/dts-v1/;

/ {
	model = "Samsung R9Q PROJECT (board-id,14)";
	compatible = "QCOM,LAHAINA-MTP", "QCOM,LAHAINA", "QCOM,MTP";
	qcom,msm-id = <0x19f 0x20001 0x1c8 0x20001 0x1f5 0x20001>;
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	qcom,board-id = <0x10008 0x0e>;
	dtbo-version = <0x00>;

	chosen {
		linux,initrd-end = <0x00 0xafffe3d0>;
		linux,initrd-start = <0x00 0xafe4a000>;
		kaslr-seed = <0x00 0x00>;
		bootargs = "log_buf_len=256K rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off console=null androidboot.hardware=qcom androidboot.memcg=1 lpm_levels.sleep_disabled=1 video=vfb:640x400,bpp=32,memsize=3072000 msm_rtb.filter=0x237 service_locator.enable=1 androidboot.usbcontroller=a600000.dwc3 swiotlb=2048 loop.max_part=7 cgroup.memory=nokmem,nosocket firmware_class.path=/vendor/firmware_mnt/image printk.devkmsg=on pcie_ports=compat cpuinfo.chipname=SM8350 panic=4 androidboot.verifiedbootstate=orange androidboot.keymaster=1  androidboot.ulcnt=1  androidboot.bootdevice=1d84000.ufshc androidboot.fstab_suffix=default androidboot.boot_devices=soc/1d84000.ufshc androidboot.serialno=R5CW2398LCZ sec_mparam.pmic_info=3 androidboot.baseband=msm msm_drm.dsi_display0=ss_dsi_panel_EA8082_AMB641ZR01_FHD: msm_drm.lcd_id=804343 sec_common_fn.lcd_id=804343 androidboot.dtbo_idx=1 androidboot.dtb_idx=0 androidboot.force_normal_boot=1   androidboot.sec_atd.tty=/dev/ttyHS8 nohyp_uart androidboot.revision=14 androidboot.subpcb=5 androidboot.slavepcb=4 androidboot.ap_serial=0xCAFB9E41 ccic_info=1 sec_mparam.fg_reset=0 sec_log=0x200000@0xF0200000 sec_dbg=0x1FF000@0xF0000000 sec_dbg_ex_info=0x1000@0xF01FF000 androidboot.debug_level=0x4f4c sec_debug.enable=0 sec_debug.enable_user=0 msm_rtb.enable=0 androidboot.cp_debug_level=0x55FF sec_debug.enable_cp_debug=0 softdog.soft_margin=100 softdog.soft_panic=1 androidboot.cp_reserved_mem=off androidboot.reserve_mem_region=0x0 androidboot.force_upload=0x0 androidboot.upload_offset=9438196 sec_debug.dump_sink=0x0 sec_debug.reboot_multicmd=0x1 signoff=0x7277 androidboot.boot_recovery=0 androidboot.carrierid.param.offset=9437644 androidboot.carrierid=EUX androidboot.sales.param.offset=9437648 androidboot.sales_code=EUX androidboot.prototype.param.offset=9437660 androidboot.im.param.offset=9437232 androidboot.me.param.offset=9437312 androidboot.sn.param.offset=9437392 androidboot.pr.param.offset=9437472 androidboot.sku.param.offset=9437552 androidboot.prodcode.param.offset=9445416 androidboot.windowcolor.param.offset=9445496 androidboot.kg=0x1 androidboot.kg.bit=00 androidboot.kg.ap=AAAA00000000000000000000CAFB9E41 androidboot.fastbootd=false androidboot.warranty_bit=1 androidboot.wb.hs=E03 androidboot.wb.snapQB=CUSTOM androidboot.ucs_mode=0 androidboot.swp_config=0 androidboot.rp=8 androidboot.svb.ver=SVB1.0 androidboot.em.did=20041DCAFB9E4111 androidboot.em.model=SM-G990B2 androidboot.em.status=0x0 androidboot.sb.debug0=0x0,0,0,0 androidboot.em.rdx_dump=false androidboot.bootloader=G990B2XXS8GXF3 androidboot.edtbo_ver=0 sec_mparam.charging_mode=0x3030 androidboot.cm.param.offset=9437632 sapa=0 androidboot.hdm_status=NONE androidboot.ddr_start_type=1 androidboot.dram_info=01,08,00,6G sec_mparam.wireless_ic=0x20015120 androidboot.wc.param.offset=9437228 androidboot.edtbo_offset=9438216";
	};

	memory {
		ddr_device_type = <0x08>;
		device_type = "memory";
		reg = <0x00 0x80000000 0x00 0x3a800000 0x00 0xc0000000 0x01 0x40000000 0x00 0xbae00000 0x00 0x1e00000>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x2c7>;

		uh_guest_region {
			reg = <0x00 0xb0400000 0x00 0x1200000>;
		};

		uh_heap_region {
			reg = <0x00 0xb0200000 0x00 0x200000>;
		};

		hyp_region@80000000 {
			no-map;
			reg = <0x00 0x80000000 0x00 0x600000>;
			phandle = <0x2c8>;
		};

		xbl_aop_region@80700000 {
			no-map;
			reg = <0x00 0x80700000 0x00 0x160000>;
			phandle = <0x2c9>;
		};

		reserved-memory@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			reg = <0x00 0x80860000 0x00 0x20000>;
			phandle = <0x2ca>;
		};

		res_xbl_uefi_log_region@80880000 {
			no-map;
			reg = <0x00 0x80880000 0x00 0x14000>;
			phandle = <0x2cb>;
		};

		smem_region@80900000 {
			no-map;
			reg = <0x00 0x80900000 0x00 0x200000>;
			phandle = <0x94>;
		};

		cpucp_fw_region@80b00000 {
			no-map;
			reg = <0x00 0x80b00000 0x00 0x100000>;
			phandle = <0x2cc>;
		};

		cdsp_secure_heap@80c00000 {
			no-map;
			reg = <0x00 0x80c00000 0x00 0x600000>;
			phandle = <0xe2>;
		};

		pil_camera_region@85200000 {
			no-map;
			reg = <0x00 0x9b800000 0x00 0x500000>;
			phandle = <0x2ac>;
		};

		pil_video_region@85700000 {
			no-map;
			reg = <0x00 0x9bd00000 0x00 0x500000>;
			phandle = <0xc7>;
		};

		pil_cvp_region@85c00000 {
			no-map;
			reg = <0x00 0x9c200000 0x00 0x500000>;
			phandle = <0xcb>;
		};

		pil_adsp_region@86100000 {
			no-map;
			reg = <0x00 0x85200000 0x00 0x3000000>;
			phandle = <0xbe>;
		};

		pil_slpi_region@88200000 {
			no-map;
			reg = <0x00 0x9c700000 0x00 0x1600000>;
			phandle = <0xcd>;
		};

		pil_cdsp_region@89700000 {
			no-map;
			reg = <0x00 0x89700000 0x00 0x1e00000>;
			phandle = <0xc1>;
		};

		pil_ipa_fw_region@8b500000 {
			no-map;
			reg = <0x00 0x8b500000 0x00 0x10000>;
			phandle = <0x2cd>;
		};

		pil_ipa_gsi_region@8b510000 {
			no-map;
			reg = <0x00 0x8b510000 0x00 0xa000>;
			phandle = <0xc8>;
		};

		pil_gpu_region@8b51a000 {
			no-map;
			reg = <0x00 0x8b51a000 0x00 0x2000>;
			phandle = <0x299>;
		};

		pil_spss_region@8b600000 {
			no-map;
			reg = <0x00 0x8b51c000 0x00 0x100000>;
			phandle = <0xd0>;
		};

		modem_region@8b800000 {
			no-map;
			reg = <0x00 0x8b800000 0x00 0xf600000>;
			phandle = <0xb9>;
		};

		qheebsp_dbg_vm_hyp_region@d0000000 {
			no-map;
			reg = <0x00 0xd0000000 0x00 0x800000>;
			phandle = <0x2ce>;
			status = "disabled";
		};

		pil_trustedvm_region@d0800000 {
			no-map;
			reg = <0x00 0xd0800000 0x00 0x76f7000>;
			phandle = <0xd1>;
			status = "disabled";
		};

		qrtr-shmem {
			no-map;
			reg = <0x00 0xd7ef7000 0x00 0x9000>;
			phandle = <0x2d>;
		};

		neuron_block@0 {
			no-map;
			reg = <0x00 0xd7f00000 0x00 0x80000>;
			phandle = <0x2a>;
		};

		neuron_block@1 {
			no-map;
			reg = <0x00 0xd7f80000 0x00 0x80000>;
			phandle = <0x2b>;
		};

		removed_region@d8800000 {
			no-map;
			reg = <0x00 0xd8800000 0x00 0x7d00000>;
			phandle = <0x2cf>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xc00000>;
			phandle = <0x98>;
		};

		sdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x800000>;
			phandle = <0xe1>;
		};

		cdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x400000>;
			phandle = <0x288>;
		};

		user_contig_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xe4>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1c00000>;
			phandle = <0xd2>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			phandle = <0xe5>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xd400000>;
			phandle = <0xe6>;
		};

		cnss_wlan_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			phandle = <0x291>;
			status = "ok";
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xdfffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			linux,cma-default;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x3000000>;
			phandle = <0xcc>;
		};

		sp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xe3>;
		};

		audio_cma_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1c00000>;
			phandle = <0xe7>;
		};

		splash_region {
			reg = <0x00 0xe4000000 0x00 0x2300000>;
			label = "cont_splash_region";
			phandle = <0x2d0>;
		};

		demura_region_0 {
			reg = <0x00 0x00 0x00 0x00>;
			label = "demura hfc region 0";
			phandle = <0x2d1>;
		};

		demura_region_1 {
			reg = <0x00 0x00 0x00 0x00>;
			label = "demura hfc region 1";
			phandle = <0x2d2>;
		};

		dfps_data_region {
			reg = <0x00 0xe6300000 0x00 0x100000>;
			label = "dfps_data_region";
			phandle = <0x29e>;
		};

		non_secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x6400000>;
			status = "disabled";
			phandle = <0xe8>;
		};

		memshare_region {
			compatible = "shared-dma-pool";
			no-map;
			alloc-ranges = <0x00 0x00 0x00 0xdfffffff>;
			alignment = <0x00 0x100000>;
			size = <0x00 0x800000>;
			phandle = <0x2f>;
		};

		sec_debug_region@F0000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xf0000000 0x00 0x900000>;
			phandle = <0x70c>;
		};

		sec_debug_rdx_bootdev@0 {
			no-ship;
			reg = <0x01 0x00 0x00 0xad00000>;
			phandle = <0x70d>;
		};

		ss_plog@1B0900000 {
			compatible = "ss_plog";
			no-map;
			reg = <0x00 0xf0900000 0x00 0x200000>;
		};

		tima_region@B0100000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xb0100000 0x00 0x100000>;
			phandle = <0x70e>;
		};

		ramoops@1B0B00000 {
			compatible = "ramoops";
			reg = <0x00 0xf0b00000 0x00 0x100000>;
			record-size = <0x40000>;
			console-size = <0x40000>;
			ftrace-size = <0x40000>;
			pmsg-size = <0x40000>;
		};

		kaslr_region@A0001000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xa0001000 0x00 0x1000>;
			phandle = <0x70f>;
		};

		hdm_region@9FB00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x9fb00000 0x00 0x1000>;
			phandle = <0x60e>;
		};

		camera_heap {
			alloc-ranges = <0x01 0x80000000 0x00 0x80000000>;
			alignment = <0x00 0x2000000>;
			size = <0x00 0x1f400000>;
			ion,recyclable;
			phandle = <0x645>;
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x01 0x40000000 0x00 0x40000000 0x01 0xc0000000 0x00 0x80000000 0x02 0xc0000000 0x01 0x40000000>;
		granule = <0x400>;
		mboxes = <0x02 0x00>;
	};

	aliases {
		ufshc1 = "/soc/ufshc@1d84000";
		sdhc1 = "/soc/sdhci@8804000";
		serial0 = "/soc/qcom,qup_uart@98c000";
		hsuart0 = "/soc/qcom,qup_uart@890000";
		pci-domain0 = "/soc/qcom,pcie@1c00000";
		pci-domain1 = "/soc/qcom,pcie@1c08000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		usb0 = "/soc/ssusb@a600000";
		usb1 = "/soc/ssusb@a800000";
		phandle = <0x2d3>;
		i2c31 = "/i2c@31";
		i2c30 = "/i2c@30";
		i2c32 = "/i2c@32";
		hsuart8 = "/soc/qcom,qup_hsuart@98c000";
		i2c18 = "/soc/i2c@994000";
	};

	firmware {
		phandle = <0x2d4>;

		scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x03 0x13000>;
		};

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,product,odm,prism,optics,vbmeta_system,vendor_boot,recovery,abl,xbl,tz,hyp";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,slotselect,avb";
					status = "ok";
				};
			};
		};
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x00>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x00 0x04>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-idle-states = <0x05>;
			next-level-cache = <0x06>;
			#cooling-cells = <0x02>;
			phandle = <0x10>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x06>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x03>;
					phandle = <0x07>;
				};
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x100>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x00 0x04>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-idle-states = <0x05>;
			next-level-cache = <0x08>;
			#cooling-cells = <0x02>;
			phandle = <0x11>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x08>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x200>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x00 0x04>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-idle-states = <0x05>;
			next-level-cache = <0x09>;
			#cooling-cells = <0x02>;
			phandle = <0x12>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x09>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x300>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x00 0x04>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-idle-states = <0x05>;
			next-level-cache = <0x0a>;
			#cooling-cells = <0x02>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x0a>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x400>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x01 0x04>;
			capacity-dmips-mhz = <0x79a>;
			dynamic-power-coefficient = <0x1f3>;
			cpu-idle-states = <0x0b>;
			next-level-cache = <0x0c>;
			#cooling-cells = <0x02>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x0c>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x500>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x01 0x04>;
			capacity-dmips-mhz = <0x79a>;
			dynamic-power-coefficient = <0x1f3>;
			cpu-idle-states = <0x0b>;
			next-level-cache = <0x0d>;
			#cooling-cells = <0x02>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x0d>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x600>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x01 0x04>;
			capacity-dmips-mhz = <0x79a>;
			dynamic-power-coefficient = <0x1f3>;
			cpu-idle-states = <0x0b>;
			next-level-cache = <0x0e>;
			#cooling-cells = <0x02>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x0e>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x700>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x02 0x04>;
			capacity-dmips-mhz = <0x800>;
			dynamic-power-coefficient = <0x2f8>;
			cpu-idle-states = <0x0b>;
			next-level-cache = <0x0f>;
			#cooling-cells = <0x02>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x0f>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x10>;
				};

				core1 {
					cpu = <0x11>;
				};

				core2 {
					cpu = <0x12>;
				};

				core3 {
					cpu = <0x13>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x14>;
				};

				core1 {
					cpu = <0x15>;
				};

				core2 {
					cpu = <0x16>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x17>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x2d5>;

		sec_hw_param {
			doub = <0x01>;
			dour = <0x01>;
			soc_rev = <0x02>;
			ddi = <0x30e>;
			wb = <0x01>;
			olv_perf_t = <0x3c4>;
			g_iddq = <0x5e>;
			s_iddq = <0x19>;
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";
		};

		rsc@18200000 {
			label = "apps_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0x18200000 0x10000 0x18210000 0x10000 0x18220000 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2";
			interrupts = <0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04>;
			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x02 0x00 0x03 0x01 0x03 0x03 0x00>;
			phandle = <0x2d6>;

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x89>;
			};

			system_pm {
				compatible = "qcom,system-pm";
			};

			qcom,rpmhclk {
				compatible = "qcom,lahaina-rpmh-clk";
				#clock-cells = <0x01>;
				phandle = <0x37>;
			};

			rpmh-regulator-mxclvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mxc.lvl";
				proxy-supply = <0x18>;

				regulator-pm8350-s9-level {
					regulator-name = "pm8350_s9_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x18>;
				};

				regulator-pm8350-s9-level-ao {
					regulator-name = "pm8350_s9_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x1b>;
				};

				regulator-pm8350-s9-mmcx-sup-level {
					regulator-name = "pm8350_s9_mmcx_sup_level";
					qcom,set = <0x03>;
					vin-supply = <0x19>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x1c>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mx.lvl";
				proxy-supply = <0x1a>;

				regulator-pm8350-s5-level {
					regulator-name = "pm8350_s5_level";
					qcom,set = <0x03>;
					pm8350_s5_level-parent-supply = <0x18>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x1a>;
				};

				regulator-pm8350-s5-level-ao {
					regulator-name = "pm8350_s5_lvl_ao";
					qcom,set = <0x01>;
					pm8350_s5_lvl_ao-parent-supply = <0x1b>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x21>;
				};

				regulator-pm8350-s5-mmcx-sup-level {
					regulator-name = "pm8350_s5_mmcx_sup_level";
					qcom,set = <0x03>;
					vin-supply = <0x1c>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x23>;
				};
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				regulator-pm8350-s6-level {
					regulator-name = "pm8350_s6_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x3f>;
				};
			};

			rpmh-regulator-smpb10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb10";

				regulator-pm8350-s10 {
					regulator-name = "pm8350_s10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0xd9>;
				};
			};

			rpmh-regulator-smpb11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb11";

				regulator-pm8350-s11 {
					regulator-name = "pm8350_s11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xb7980>;
					regulator-max-microvolt = <0xf7120>;
					qcom,init-voltage = <0xe86c0>;
					phandle = <0xd8>;
				};
			};

			rpmh-regulator-smpb12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb12";
				qcom,regulator-type = "pmic5-hfsmps";
				qcom,supported-modes = <0x01 0x03>;
				qcom,mode-threshold-currents = <0x00 0x30d40>;

				regulator-pm8350-s12 {
					regulator-name = "pm8350_s12";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x12ad40>;
					regulator-max-microvolt = <0x14c080>;
					qcom,init-voltage = <0x132a40>;
					qcom,init-mode = <0x01>;
					phandle = <0xdb>;
				};
			};

			rpmh-regulator-ldob1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350-l1 {
					regulator-name = "pm8350_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xdea80>;
					regulator-max-microvolt = <0xe09c0>;
					qcom,init-voltage = <0xdea80>;
					qcom,init-mode = <0x04>;
					phandle = <0xf2>;
				};
			};

			rpmh-regulator-ldob2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				proxy-supply = <0x1d>;

				regulator-pm8350-l2 {
					regulator-name = "pm8350_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2ee000>;
					regulator-max-microvolt = <0x2ee000>;
					qcom,init-voltage = <0x2ee000>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x186a0>;
					phandle = <0x1d>;
				};
			};

			rpmh-regulator-ldob3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350-l3 {
					regulator-name = "pm8350_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xdcb40>;
					regulator-max-microvolt = <0xdcb40>;
					qcom,init-voltage = <0xdcb40>;
					qcom,init-mode = <0x04>;
					phandle = <0x2d7>;
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm8350-l4-level {
					regulator-name = "pm8350_l4_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0xbd>;
				};
			};

			rpmh-regulator-ldob5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				proxy-supply = <0x1e>;

				regulator-pm8350-l5 {
					regulator-name = "pm8350_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xd8cc0>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x186a0>;
					phandle = <0x1e>;
				};

				regulator-pm8350-l5-ao {
					regulator-name = "pm8350_l5_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xd6d80>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x02>;
					phandle = <0x38>;
				};

				regulator-pm8350-l5-so {
					regulator-name = "pm8350_l5_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xd6d80>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x02>;
					qcom,init-enable = <0x00>;
				};
			};

			rpmh-regulator-ldob6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				proxy-supply = <0x1f>;

				regulator-pm8350-l6 {
					regulator-name = "pm8350_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x126ec0>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x186a0>;
					phandle = <0x1f>;
				};
			};

			rpmh-regulator-ldob7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350-l7 {
					regulator-name = "pm8350_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x249f00>;
					regulator-max-microvolt = <0x2de600>;
					qcom,init-voltage = <0x263540>;
					qcom,init-mode = <0x04>;
					phandle = <0x2d8>;
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm8350-l8-level {
					regulator-name = "pm8350_l8_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0xbc>;
				};
			};

			rpmh-regulator-ldob9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350-l9 {
					regulator-name = "pm8350_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2d9>;
				};
			};

			rpmh-regulator-smpc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc1";
				qcom,regulator-type = "pmic5-hfsmps";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x1e8480>;

				regulator-pm8350c-s1 {
					regulator-name = "pm8350c_s1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1e4600>;
					regulator-max-microvolt = <0x1e4600>;
					qcom,init-voltage = <0x1e4600>;
					phandle = <0x64c>;
					qcom,send-defaults;
					qcom,init-mode = <0x02>;
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm8350c-s2-level {
					regulator-name = "pm8350c_s2_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x2da>;
				};
			};

			rpmh-regulator-smpc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc3";

				regulator-pm8350c-s3 {
					regulator-name = "pm8350c_s3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0xabe00>;
					qcom,init-voltage = <0x79180>;
					phandle = <0x2db>;
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm8350c-s4-level {
					regulator-name = "pm8350c_s4_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0xb8>;
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "cx.lvl";
				proxy-supply = <0x20>;

				regulator-pm8350c-s6-level {
					regulator-name = "pm8350c_s6_level";
					qcom,set = <0x03>;
					pm8350c_s6_level-parent-supply = <0x1a>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x20>;
				};

				regulator-pm8350c-s6-level-ao {
					regulator-name = "pm8350c_s6_level_ao";
					qcom,set = <0x01>;
					vin-supply = <0x21>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x2dc>;
				};

				regulator-pm8350c-s6-mmcx-sup-level {
					regulator-name = "pm8350c_s6_mmcx_sup_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x30>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x30>;
					phandle = <0x19>;
				};
			};

			rpmh-regulator-mmcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mmcx.lvl";
				proxy-supply = <0x22>;

				regulator-pm8350c-s8-level {
					regulator-name = "pm8350c_s8_level";
					qcom,set = <0x03>;
					pm8350c_s8_level-parent-supply = <0x23>;
					regulator-min-microvolt = <0x40>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x22>;
				};

				regulator-pm8350c-s8-level-ao {
					regulator-name = "pm8350c_s8_level_ao";
					qcom,set = <0x01>;
					vin-supply = <0x21>;
					regulator-min-microvolt = <0x40>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x40>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x2dd>;
				};

				regulator-pm8350c-s8-level-so {
					regulator-name = "pm8350c_s8_level_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0x40>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x40>;
				};
			};

			rpmh-regulator-smpc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc10";

				regulator-pm8350c-s10 {
					regulator-name = "pm8350c_s10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xffdc0>;
					regulator-max-microvolt = <0x113640>;
					qcom,init-voltage = <0xffdc0>;
					phandle = <0x2de>;
				};
			};

			rpmh-regulator-ldoc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				proxy-supply = <0x24>;

				regulator-pm8350c-l1 {
					regulator-name = "pm8350c_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x186a0>;
					phandle = <0x24>;
				};

				regulator-pm8350c-l1-ao {
					regulator-name = "pm8350c_l1_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x02>;
					phandle = <0x39>;
				};

				regulator-pm8350c-l1-so {
					regulator-name = "pm8350c_l1_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x02>;
					qcom,init-enable = <0x00>;
				};
			};

			rpmh-regulator-ldoc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l2 {
					regulator-name = "pm8350c_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x2df>;
				};
			};

			rpmh-regulator-ldoc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l3 {
					regulator-name = "pm8350c_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x2de600>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e0>;
				};
			};

			rpmh-regulator-ldoc4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l4 {
					regulator-name = "pm8350c_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x1b9680>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e1>;
				};
			};

			rpmh-regulator-ldoc5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l5 {
					regulator-name = "pm8350c_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x1b9680>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e2>;
				};
			};

			rpmh-regulator-ldoc6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				proxy-supply = <0x25>;

				regulator-pm8350c-l6 {
					regulator-name = "pm8350c_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x02>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x55f0>;
					phandle = <0x25>;
				};
			};

			rpmh-regulator-ldoc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l7 {
					regulator-name = "pm8350c_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x325aa0>;
					qcom,init-mode = <0x04>;
					phandle = <0x71f>;
					regulator-always-on;
				};
			};

			rpmh-regulator-ldoc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l8 {
					regulator-name = "panel_vddi";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e4>;
					regulator-boot-on;
				};
			};

			rpmh-regulator-ldoc9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				proxy-supply = <0x26>;

				regulator-pm8350c-l9 {
					regulator-name = "pm8350c_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = "", "\f5";
					phandle = <0x5e5>;
					regulator-always-on;
				};
			};

			rpmh-regulator-ldoc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc10";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l10 {
					regulator-name = "pm8350c_l10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e5>;
				};
			};

			rpmh-regulator-ldoc11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l11 {
					regulator-name = "pm8350c_l11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x263540>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e6>;
				};
			};

			rpmh-regulator-ldoc12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				proxy-supply = <0x27>;

				regulator-pm8350c-l12 {
					regulator-name = "pm8350c_l12";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x3b538>;
					phandle = <0x27>;
					regulator-always-on;
				};
			};

			rpmh-regulator-ldoc13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l13 {
					regulator-name = "pm8350c_l13";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e7>;
				};
			};

			rpmh-regulator-bobc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "bobc1";

				regulator-pm8350c-bob {
					regulator-name = "pm8350c_bob";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x3c6cc0>;
					qcom,init-voltage = <0x2de600>;
					phandle = <0x2e8>;
				};
			};

			rpmh-regulator-smpe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe1";

				regulator-pmr735a-s1 {
					regulator-name = "pmr735a_s1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x138800>;
					qcom,init-voltage = <0x132a40>;
					phandle = <0x2e9>;
				};
			};

			rpmh-regulator-smpe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe2";

				regulator-pmr735a-s2 {
					regulator-name = "pmr735a_s2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0xf9060>;
					qcom,init-voltage = <0xd0020>;
					phandle = <0xd7>;
				};
			};

			rpmh-regulator-smpe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe3";

				regulator-pmr735a-s3 {
					regulator-name = "pmr735a_s3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2191c0>;
					regulator-max-microvolt = <0x23e380>;
					qcom,init-voltage = <0x2191c0>;
					phandle = <0x2ea>;
				};
			};

			rpmh-regulator-ldoe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l1 {
					regulator-name = "pmr735a_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xdea80>;
					regulator-max-microvolt = <0xdea80>;
					qcom,init-voltage = <0xdea80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2eb>;
				};
			};

			rpmh-regulator-ldoe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l2 {
					regulator-name = "pmr735a_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ec>;
				};
			};

			rpmh-regulator-ldoe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l3 {
					regulator-name = "pmr735a_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ed>;
				};
			};

			rpmh-regulator-ldoe4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pmr735a-l4 {
					regulator-name = "pmr735a_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b1980>;
					regulator-max-microvolt = <0x1c9080>;
					qcom,init-voltage = <0x1b1980>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ee>;
				};
			};

			rpmh-regulator-ldoe5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l5 {
					regulator-name = "pmr735a_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = "", "\f5";
					regulator-max-microvolt = "", "\f5";
					qcom,init-voltage = "", "\f5";
					qcom,init-mode = <0x04>;
					phandle = <0x2ef>;
				};
			};

			rpmh-regulator-ldoe6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l6 {
					regulator-name = "pmr735a_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = "", "\aS";
					regulator-max-microvolt = <0xdcb40>;
					qcom,init-voltage = "", "\f5";
					qcom,init-mode = <0x04>;
					phandle = <0x2f0>;
				};
			};

			rpmh-regulator-ldoe7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pmr735a-l7 {
					regulator-name = "pmr735a_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					qcom,init-voltage = <0x2ab980>;
					qcom,init-mode = <0x04>;
					phandle = <0xdc>;
				};
			};

			rpmh-regulator-vregsp {
				compatible = "qcom,rpmh-xob-regulator";
				qcom,resource-name = "vreg.sp";

				regulator-spss-vreg {
					regulator-name = "spss_vreg";
					qcom,set = <0x03>;
					phandle = <0xd3>;
				};
			};

			rpmh-regulator-gpiosp {
				compatible = "qcom,rpmh-xob-regulator";
				qcom,resource-name = "gpio.sp";

				regulator-spss-gpio-vreg {
					regulator-name = "spss_gpio_vreg";
					qcom,set = <0x03>;
					phandle = <0xd4>;
				};
			};
		};

		slim@3ac0000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			reg = <0x3ac0000 0x2c000 0x3a84000 0x22000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x00 0xa3 0x04 0x00 0xa4 0x04>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x00>;
			qcom,ea-pc = <0x350>;
			iommus = <0x28 0x1826 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			status = "ok";
			phandle = <0x2f1>;

			qca6490 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 21 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 21 02 17 02];
				phandle = <0x2f2>;
			};
		};

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x01 0x09 0x04>;
			phandle = <0x01>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x0d 0xff08 0x01 0x0e 0xff08 0x01 0x0b 0xff08 0x01 0x0c 0xff08>;
			clock-frequency = <0x124f800>;
			phandle = <0x2f3>;
			always-on;
		};

		timer@17c20000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;
			phandle = <0x2f4>;

			frame@17c21000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		dcc_v2@117f000 {
			compatible = "qcom,dcc-v2";
			reg = <0x117f000 0x1000 0x1112000 0x6000>;
			qcom,transaction_timeout = <0x00>;
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0x12000>;
			phandle = <0x2f5>;

			link_list1 {
				qcom,curr-link-list = <0xff>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x01 0x18080010 0x01 0x00 0x00 0x144018 0x01 0x00 0x01 0x144018 0x01 0x00 0x00 0x144018 0x01 0x00 0x00 0x91a9020 0x01 0x00 0x03 0x05 0x01 0x00 0x00 0x9102008 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9142008 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9102408 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9142408 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9103808 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x9103810 0x01 0x00 0x00 0x9103814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103888 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x9103890 0x01 0x00 0x00 0x9103894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143808 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x9143810 0x01 0x00 0x00 0x9143814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143888 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x9143890 0x01 0x00 0x00 0x9143894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182808 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x9182810 0x01 0x00 0x00 0x9182814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182888 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x9182890 0x01 0x00 0x00 0x9182894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103008 0x01 0x00 0x00 0x910300c 0x01 0x00 0x01 0x9103028 0x01 0x01 0x02 0x29 0x00 0x00 0x00 0x9103010 0x01 0x00 0x00 0x9103014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103408 0x01 0x00 0x00 0x910340c 0x01 0x00 0x01 0x9103428 0x01 0x01 0x02 0x29 0x00 0x00 0x00 0x9103410 0x01 0x00 0x00 0x9103414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143008 0x01 0x00 0x00 0x914300c 0x01 0x00 0x01 0x9143028 0x01 0x01 0x02 0x29 0x00 0x00 0x00 0x9143010 0x01 0x00 0x00 0x9143014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143408 0x01 0x00 0x00 0x914340c 0x01 0x00 0x01 0x9143428 0x01 0x01 0x02 0x29 0x00 0x00 0x00 0x9143410 0x01 0x00 0x00 0x9143414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182008 0x01 0x00 0x00 0x918200c 0x01 0x00 0x01 0x9182028 0x01 0x01 0x02 0x0b 0x00 0x00 0x00 0x9182010 0x01 0x00 0x00 0x9182014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182408 0x01 0x00 0x00 0x918240c 0x01 0x00 0x01 0x9182428 0x01 0x01 0x02 0x0b 0x00 0x00 0x00 0x9182410 0x01 0x00 0x00 0x9182414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x18000024 0x01 0x00 0x00 0x18000040 0x04 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010040 0x04 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020040 0x04 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030040 0x04 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040040 0x04 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050040 0x04 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060040 0x04 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070040 0x04 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080040 0x03 0x00 0x00 0x180800f8 0x01 0x00 0x00 0x18080104 0x01 0x00 0x00 0x1808011c 0x01 0x00 0x00 0x18080128 0x01 0x00 0x00 0x18080168 0x01 0x00 0x00 0x18080198 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x9050110 0x08 0x00 0x00 0x9080058 0x02 0x00 0x00 0x90800c8 0x01 0x00 0x00 0x90800d4 0x01 0x00 0x00 0x90800e0 0x01 0x00 0x00 0x90800ec 0x01 0x00 0x00 0x90800f8 0x01 0x00 0x00 0x9084030 0x01 0x00 0x00 0x9084038 0x02 0x00 0x00 0x90840e4 0x01 0x00 0x00 0x90840f4 0x01 0x00 0x00 0x9084104 0x02 0x00 0x00 0x9084194 0x01 0x00 0x00 0x9084804 0x01 0x00 0x00 0x908480c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x9084850 0x02 0x00 0x00 0x9084860 0x03 0x00 0x00 0x9084888 0x01 0x00 0x00 0x908488c 0x01 0x00 0x00 0x9084900 0x01 0x00 0x00 0x908409c 0x01 0x00 0x00 0x90840a0 0x01 0x00 0x00 0x908426c 0x01 0x00 0x00 0x908439c 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x90ba280 0x01 0x00 0x00 0x90ba288 0x07 0x00 0x00 0x9258610 0x04 0x00 0x00 0x92d8610 0x04 0x00 0x00 0x9358610 0x04 0x00 0x00 0x93d8610 0x04 0x00 0x00 0x9220344 0x08 0x00 0x00 0x9220370 0x06 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9222400 0x01 0x00 0x00 0x922240c 0x01 0x00 0x00 0x9223214 0x02 0x00 0x00 0x9223220 0x03 0x00 0x00 0x9223308 0x01 0x00 0x00 0x9223318 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9236040 0x06 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x923a004 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9242044 0x03 0x00 0x00 0x9242070 0x01 0x00 0x00 0x9248030 0x01 0x00 0x00 0x9248048 0x08 0x00 0x00 0x92a0344 0x08 0x00 0x00 0x92a0370 0x06 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92a2400 0x01 0x00 0x00 0x92a240c 0x01 0x00 0x00 0x92a3214 0x02 0x00 0x00 0x92a3220 0x03 0x00 0x00 0x92a3308 0x01 0x00 0x00 0x92a3318 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6040 0x06 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92ba004 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c2044 0x03 0x00 0x00 0x92c2070 0x01 0x00 0x00 0x92c8030 0x01 0x00 0x00 0x92c8048 0x08 0x00 0x00 0x9320344 0x08 0x00 0x00 0x9320370 0x06 0x00 0x00 0x9320480 0x01 0x00 0x00 0x9322400 0x01 0x00 0x00 0x932240c 0x01 0x00 0x00 0x9323214 0x02 0x00 0x00 0x9323220 0x03 0x00 0x00 0x9323308 0x01 0x00 0x00 0x9323318 0x01 0x00 0x00 0x9332100 0x01 0x00 0x00 0x9336040 0x06 0x00 0x00 0x93360b0 0x01 0x00 0x00 0x933a004 0x04 0x00 0x00 0x933e030 0x02 0x00 0x00 0x9341000 0x01 0x00 0x00 0x9342028 0x01 0x00 0x00 0x9342044 0x03 0x00 0x00 0x9342070 0x01 0x00 0x00 0x9348030 0x01 0x00 0x00 0x9348048 0x08 0x00 0x00 0x93a0344 0x08 0x00 0x00 0x93a0370 0x06 0x00 0x00 0x93a0480 0x01 0x00 0x00 0x93a2400 0x01 0x00 0x00 0x93a240c 0x01 0x00 0x00 0x93a3214 0x02 0x00 0x00 0x93a3220 0x03 0x00 0x00 0x93a3308 0x01 0x00 0x00 0x93a3318 0x01 0x00 0x00 0x93b2100 0x01 0x00 0x00 0x93b6040 0x06 0x00 0x00 0x93b60b0 0x01 0x00 0x00 0x93ba004 0x04 0x00 0x00 0x93be030 0x02 0x00 0x00 0x93c1000 0x01 0x00 0x00 0x93c2028 0x01 0x00 0x00 0x93c2044 0x03 0x00 0x00 0x93c2070 0x01 0x00 0x00 0x93c8030 0x01 0x00 0x00 0x93c8048 0x08 0x00 0x00 0x9270080 0x01 0x00 0x00 0x9270310 0x01 0x00 0x00 0x9270400 0x01 0x00 0x00 0x9270410 0x06 0x00 0x00 0x9270430 0x01 0x00 0x00 0x9270440 0x01 0x00 0x00 0x9270448 0x01 0x00 0x00 0x92704a0 0x01 0x00 0x00 0x92704b0 0x01 0x00 0x00 0x92704b8 0x02 0x00 0x00 0x92704d0 0x02 0x00 0x00 0x9271400 0x01 0x00 0x00 0x9271408 0x01 0x00 0x00 0x927341c 0x01 0x00 0x00 0x92753b0 0x01 0x00 0x00 0x9275804 0x01 0x00 0x00 0x9275c1c 0x01 0x00 0x00 0x9275c2c 0x01 0x00 0x00 0x9275c38 0x01 0x00 0x00 0x9276418 0x02 0x00 0x00 0x9279100 0x01 0x00 0x00 0x9279110 0x01 0x00 0x00 0x9279120 0x01 0x00 0x00 0x9279180 0x02 0x00 0x00 0x92f0080 0x01 0x00 0x00 0x92f0310 0x01 0x00 0x00 0x92f0400 0x01 0x00 0x00 0x92f0410 0x06 0x00 0x00 0x92f0430 0x01 0x00 0x00 0x92f0440 0x01 0x00 0x00 0x92f0448 0x01 0x00 0x00 0x92f04a0 0x01 0x00 0x00 0x92f04b0 0x01 0x00 0x00 0x92f04b8 0x02 0x00 0x00 0x92f04d0 0x02 0x00 0x00 0x92f1400 0x01 0x00 0x00 0x92f1408 0x01 0x00 0x00 0x92f341c 0x01 0x00 0x00 0x92f53b0 0x01 0x00 0x00 0x92f5804 0x01 0x00 0x00 0x92f5c1c 0x01 0x00 0x00 0x92f5c2c 0x01 0x00 0x00 0x92f5c38 0x01 0x00 0x00 0x92f6418 0x02 0x00 0x00 0x92f9100 0x01 0x00 0x00 0x92f9110 0x01 0x00 0x00 0x92f9120 0x01 0x00 0x00 0x92f9180 0x02 0x00 0x00 0x9370080 0x01 0x00 0x00 0x9370310 0x01 0x00 0x00 0x9370400 0x01 0x00 0x00 0x9370410 0x06 0x00 0x00 0x9370430 0x01 0x00 0x00 0x9370440 0x01 0x00 0x00 0x9370448 0x01 0x00 0x00 0x93704a0 0x01 0x00 0x00 0x93704b0 0x01 0x00 0x00 0x93704b8 0x02 0x00 0x00 0x93704d0 0x02 0x00 0x00 0x9371400 0x01 0x00 0x00 0x9371408 0x01 0x00 0x00 0x937341c 0x01 0x00 0x00 0x93753b0 0x01 0x00 0x00 0x9375804 0x01 0x00 0x00 0x9375c1c 0x01 0x00 0x00 0x9375c2c 0x01 0x00 0x00 0x9375c38 0x01 0x00 0x00 0x9376418 0x02 0x00 0x00 0x9379100 0x01 0x00 0x00 0x9379110 0x01 0x00 0x00 0x9379120 0x01 0x00 0x00 0x9379180 0x02 0x00 0x00 0x93f0080 0x01 0x00 0x00 0x93f0310 0x01 0x00 0x00 0x93f0400 0x01 0x00 0x00 0x93f0410 0x06 0x00 0x00 0x93f0430 0x01 0x00 0x00 0x93f0440 0x01 0x00 0x00 0x93f0448 0x01 0x00 0x00 0x93f04a0 0x01 0x00 0x00 0x93f04b0 0x01 0x00 0x00 0x93f04b8 0x02 0x00 0x00 0x93f04d0 0x02 0x00 0x00 0x93f1400 0x01 0x00 0x00 0x93f1408 0x01 0x00 0x00 0x93f341c 0x01 0x00 0x00 0x93f53b0 0x01 0x00 0x00 0x93f5804 0x01 0x00 0x00 0x93f5c1c 0x01 0x00 0x00 0x93f5c2c 0x01 0x00 0x00 0x93f5c38 0x01 0x00 0x00 0x93f6418 0x02 0x00 0x00 0x93f9100 0x01 0x00 0x00 0x93f9110 0x01 0x00 0x00 0x93f9120 0x01 0x00 0x00 0x93f9180 0x02 0x00 0x00 0x9260080 0x01 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604b8 0x02 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261400 0x01 0x00 0x00 0x9263410 0x01 0x00 0x00 0x92653b0 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9265b1c 0x01 0x00 0x00 0x9265b2c 0x01 0x00 0x00 0x9265b38 0x01 0x00 0x00 0x9269100 0x01 0x00 0x00 0x9269108 0x01 0x00 0x00 0x9269110 0x01 0x00 0x00 0x9269118 0x01 0x00 0x00 0x9269120 0x01 0x00 0x00 0x9269180 0x02 0x00 0x00 0x92e0080 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04b8 0x02 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x92e1400 0x01 0x00 0x00 0x92e3410 0x01 0x00 0x00 0x92e53b0 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e5b1c 0x01 0x00 0x00 0x92e5b2c 0x01 0x00 0x00 0x92e5b38 0x01 0x00 0x00 0x92e9100 0x01 0x00 0x00 0x92e9108 0x01 0x00 0x00 0x92e9110 0x01 0x00 0x00 0x92e9118 0x01 0x00 0x00 0x92e9120 0x01 0x00 0x00 0x92e9180 0x02 0x00 0x00 0x9360080 0x01 0x00 0x00 0x9360400 0x01 0x00 0x00 0x9360410 0x03 0x00 0x00 0x9360420 0x02 0x00 0x00 0x9360430 0x01 0x00 0x00 0x9360440 0x01 0x00 0x00 0x9360448 0x01 0x00 0x00 0x93604a0 0x01 0x00 0x00 0x93604b0 0x01 0x00 0x00 0x93604b8 0x02 0x00 0x00 0x93604d0 0x02 0x00 0x00 0x9361400 0x01 0x00 0x00 0x9363410 0x01 0x00 0x00 0x93653b0 0x01 0x00 0x00 0x9365804 0x01 0x00 0x00 0x9365b1c 0x01 0x00 0x00 0x9365b2c 0x01 0x00 0x00 0x9365b38 0x01 0x00 0x00 0x9369100 0x01 0x00 0x00 0x9369108 0x01 0x00 0x00 0x9369110 0x01 0x00 0x00 0x9369118 0x01 0x00 0x00 0x9369120 0x01 0x00 0x00 0x9369180 0x02 0x00 0x00 0x93e0080 0x01 0x00 0x00 0x93e0400 0x01 0x00 0x00 0x93e0410 0x03 0x00 0x00 0x93e0420 0x02 0x00 0x00 0x93e0430 0x01 0x00 0x00 0x93e0440 0x01 0x00 0x00 0x93e0448 0x01 0x00 0x00 0x93e04a0 0x01 0x00 0x00 0x93e04b0 0x01 0x00 0x00 0x93e04b8 0x02 0x00 0x00 0x93e04d0 0x02 0x00 0x00 0x93e1400 0x01 0x00 0x00 0x93e3410 0x01 0x00 0x00 0x93e53b0 0x01 0x00 0x00 0x93e5804 0x01 0x00 0x00 0x93e5b1c 0x01 0x00 0x00 0x93e5b2c 0x01 0x00 0x00 0x93e5b38 0x01 0x00 0x00 0x93e9100 0x01 0x00 0x00 0x93e9108 0x01 0x00 0x00 0x93e9110 0x01 0x00 0x00 0x93e9118 0x01 0x00 0x00 0x93e9120 0x01 0x00 0x00 0x93e9180 0x02 0x00 0x00 0x96b0868 0x01 0x00 0x00 0x96b0870 0x01 0x00 0x00 0x96b1004 0x01 0x00 0x00 0x96b100c 0x01 0x00 0x00 0x96b1014 0x01 0x00 0x00 0x96b1204 0x01 0x00 0x00 0x96b120c 0x01 0x00 0x00 0x96b1214 0x01 0x00 0x00 0x96b1504 0x01 0x00 0x00 0x96b150c 0x01 0x00 0x00 0x96b1514 0x01 0x00 0x00 0x96b1604 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96b813c 0x01 0x00 0x00 0x96b8500 0x01 0x00 0x00 0x96b853c 0x01 0x00 0x00 0x96b8a04 0x01 0x00 0x00 0x96b8a18 0x01 0x00 0x00 0x96b8ea8 0x01 0x00 0x00 0x96b9044 0x01 0x00 0x00 0x96b904c 0x01 0x00 0x00 0x96b9054 0x01 0x00 0x00 0x96b905c 0x01 0x00 0x00 0x96b910c 0x02 0x00 0x00 0x96b9204 0x01 0x00 0x00 0x96b920c 0x01 0x00 0x00 0x96b9238 0x01 0x00 0x00 0x96b9240 0x01 0x00 0x00 0x96b926c 0x01 0x00 0x00 0x96b9394 0x01 0x00 0x00 0x96b939c 0x01 0x00 0x00 0x96b9704 0x01 0x00 0x00 0x96b970c 0x01 0x00 0x00 0x96f0868 0x01 0x00 0x00 0x96f0870 0x01 0x00 0x00 0x96f1004 0x01 0x00 0x00 0x96f100c 0x01 0x00 0x00 0x96f1014 0x01 0x00 0x00 0x96f1204 0x01 0x00 0x00 0x96f120c 0x01 0x00 0x00 0x96f1214 0x01 0x00 0x00 0x96f1504 0x01 0x00 0x00 0x96f150c 0x01 0x00 0x00 0x96f1514 0x01 0x00 0x00 0x96f1604 0x01 0x00 0x00 0x96f8100 0x01 0x00 0x00 0x96f813c 0x01 0x00 0x00 0x96f8500 0x01 0x00 0x00 0x96f853c 0x01 0x00 0x00 0x96f8a04 0x01 0x00 0x00 0x96f8a18 0x01 0x00 0x00 0x96f8ea8 0x01 0x00 0x00 0x96f9044 0x01 0x00 0x00 0x96f904c 0x01 0x00 0x00 0x96f9054 0x01 0x00 0x00 0x96f905c 0x01 0x00 0x00 0x96f910c 0x02 0x00 0x00 0x96f9204 0x01 0x00 0x00 0x96f920c 0x01 0x00 0x00 0x96f9238 0x01 0x00 0x00 0x96f9240 0x01 0x00 0x00 0x96f926c 0x01 0x00 0x00 0x96f9394 0x01 0x00 0x00 0x96f939c 0x01 0x00 0x00 0x96f9704 0x01 0x00 0x00 0x96f970c 0x01 0x00 0x00 0x9730868 0x01 0x00 0x00 0x9730870 0x01 0x00 0x00 0x9731004 0x01 0x00 0x00 0x973100c 0x01 0x00 0x00 0x9731014 0x01 0x00 0x00 0x9731204 0x01 0x00 0x00 0x973120c 0x01 0x00 0x00 0x9731214 0x01 0x00 0x00 0x9731504 0x01 0x00 0x00 0x973150c 0x01 0x00 0x00 0x9731514 0x01 0x00 0x00 0x9731604 0x01 0x00 0x00 0x9738100 0x01 0x00 0x00 0x973813c 0x01 0x00 0x00 0x9738500 0x01 0x00 0x00 0x973853c 0x01 0x00 0x00 0x9738a04 0x01 0x00 0x00 0x9738a18 0x01 0x00 0x00 0x9738ea8 0x01 0x00 0x00 0x9739044 0x01 0x00 0x00 0x973904c 0x01 0x00 0x00 0x9739054 0x01 0x00 0x00 0x973905c 0x01 0x00 0x00 0x973910c 0x02 0x00 0x00 0x9739204 0x01 0x00 0x00 0x973920c 0x01 0x00 0x00 0x9739238 0x01 0x00 0x00 0x9739240 0x01 0x00 0x00 0x973926c 0x01 0x00 0x00 0x9739394 0x01 0x00 0x00 0x973939c 0x01 0x00 0x00 0x9739704 0x01 0x00 0x00 0x973970c 0x01 0x00 0x00 0x9770868 0x01 0x00 0x00 0x9770870 0x01 0x00 0x00 0x9771004 0x01 0x00 0x00 0x977100c 0x01 0x00 0x00 0x9771014 0x01 0x00 0x00 0x9771204 0x01 0x00 0x00 0x977120c 0x01 0x00 0x00 0x9771214 0x01 0x00 0x00 0x9771504 0x01 0x00 0x00 0x977150c 0x01 0x00 0x00 0x9771514 0x01 0x00 0x00 0x9771604 0x01 0x00 0x00 0x9778100 0x01 0x00 0x00 0x977813c 0x01 0x00 0x00 0x9778500 0x01 0x00 0x00 0x977853c 0x01 0x00 0x00 0x9778a04 0x01 0x00 0x00 0x9778a18 0x01 0x00 0x00 0x9778ea8 0x01 0x00 0x00 0x9779044 0x01 0x00 0x00 0x977904c 0x01 0x00 0x00 0x9779054 0x01 0x00 0x00 0x977905c 0x01 0x00 0x00 0x977910c 0x02 0x00 0x00 0x9779204 0x01 0x00 0x00 0x977920c 0x01 0x00 0x00 0x9779238 0x01 0x00 0x00 0x9779240 0x01 0x00 0x00 0x977926c 0x01 0x00 0x00 0x9779394 0x01 0x00 0x00 0x977939c 0x01 0x00 0x00 0x9779704 0x01 0x00 0x00 0x977970c 0x01 0x00 0x00 0x910d100 0x03 0x00 0x00 0x914d100 0x03 0x00 0x00 0x918d100 0x04 0x00 0x00 0x91a5100 0x01 0x00 0x00 0x91ad100 0x01 0x00 0x00 0x610110 0x05 0x00 0x01 0x6e0a00c 0x600007 0x01 0x01 0x6e0a01c 0x136800 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136810 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136820 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136830 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136840 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136850 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136860 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136870 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3e9a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c0a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d1a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3e8a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3eea0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b1a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a014 0x2000c 0x01 0x01 0x6e0a01c 0x368b0 0x01 0x01 0x6e0a01c 0xba8 0x01 0x01 0x6e0a01c 0x13b6a0 0x01 0x01 0x6e0a01c 0xf1e000 0x01 0x01 0x6e0a008 0x07 0x01 0x00 0x9067e00 0x7c 0x00>;
			};

			link_list2 {
				qcom,curr-link-list = <0xff>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x9050078 0x01 0x00 0x00 0x9050110 0x08 0x00 0x00 0x9080058 0x02 0x00 0x00 0x90800c8 0x01 0x00 0x00 0x90800d4 0x01 0x00 0x00 0x90800e0 0x01 0x00 0x00 0x90800ec 0x01 0x00 0x00 0x90800f8 0x01 0x00 0x00 0x9084030 0x01 0x00 0x00 0x9084038 0x02 0x00 0x00 0x90840e4 0x01 0x00 0x00 0x90840f4 0x01 0x00 0x00 0x9084104 0x02 0x00 0x00 0x9084194 0x01 0x00 0x00 0x9084804 0x01 0x00 0x00 0x908480c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x9084850 0x02 0x00 0x00 0x9084860 0x03 0x00 0x00 0x9084888 0x01 0x00 0x00 0x908488c 0x01 0x00 0x00 0x9084900 0x01 0x00 0x00 0x908409c 0x01 0x00 0x00 0x90840a0 0x01 0x00 0x00 0x908426c 0x01 0x00 0x00 0x908439c 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x90ba280 0x01 0x00 0x00 0x90ba288 0x07 0x00 0x00 0x9258610 0x04 0x00 0x00 0x92d8610 0x04 0x00 0x00 0x9358610 0x04 0x00 0x00 0x93d8610 0x04 0x00 0x00 0x9220344 0x08 0x00 0x00 0x9220370 0x06 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9222400 0x01 0x00 0x00 0x922240c 0x01 0x00 0x00 0x9223214 0x02 0x00 0x00 0x9223220 0x03 0x00 0x00 0x9223308 0x01 0x00 0x00 0x9223318 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9236040 0x06 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x923a004 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9242044 0x03 0x00 0x00 0x9242070 0x01 0x00 0x00 0x9248030 0x01 0x00 0x00 0x9248048 0x08 0x00 0x00 0x92a0344 0x08 0x00 0x00 0x92a0370 0x06 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92a2400 0x01 0x00 0x00 0x92a240c 0x01 0x00 0x00 0x92a3214 0x02 0x00 0x00 0x92a3220 0x03 0x00 0x00 0x92a3308 0x01 0x00 0x00 0x92a3318 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6040 0x06 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92ba004 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c2044 0x03 0x00 0x00 0x92c2070 0x01 0x00 0x00 0x92c8030 0x01 0x00 0x00 0x92c8048 0x08 0x00 0x00 0x9320344 0x08 0x00 0x00 0x9320370 0x06 0x00 0x00 0x9320480 0x01 0x00 0x00 0x9322400 0x01 0x00 0x00 0x932240c 0x01 0x00 0x00 0x9323214 0x02 0x00 0x00 0x9323220 0x03 0x00 0x00 0x9323308 0x01 0x00 0x00 0x9323318 0x01 0x00 0x00 0x9332100 0x01 0x00 0x00 0x9336040 0x06 0x00 0x00 0x93360b0 0x01 0x00 0x00 0x933a004 0x04 0x00 0x00 0x933e030 0x02 0x00 0x00 0x9341000 0x01 0x00 0x00 0x9342028 0x01 0x00 0x00 0x9342044 0x03 0x00 0x00 0x9342070 0x01 0x00 0x00 0x9348030 0x01 0x00 0x00 0x9348048 0x08 0x00 0x00 0x93a0344 0x08 0x00 0x00 0x93a0370 0x06 0x00 0x00 0x93a0480 0x01 0x00 0x00 0x93a2400 0x01 0x00 0x00 0x93a240c 0x01 0x00 0x00 0x93a3214 0x02 0x00 0x00 0x93a3220 0x03 0x00 0x00 0x93a3308 0x01 0x00 0x00 0x93a3318 0x01 0x00 0x00 0x93b2100 0x01 0x00 0x00 0x93b6040 0x06 0x00 0x00 0x93b60b0 0x01 0x00 0x00 0x93ba004 0x04 0x00 0x00 0x93be030 0x02 0x00 0x00 0x93c1000 0x01 0x00 0x00 0x93c2028 0x01 0x00 0x00 0x93c2044 0x03 0x00 0x00 0x93c2070 0x01 0x00 0x00 0x93c8030 0x01 0x00 0x00 0x93c8048 0x08 0x00 0x00 0x9270080 0x01 0x00 0x00 0x9270310 0x01 0x00 0x00 0x9270400 0x01 0x00 0x00 0x9270410 0x06 0x00 0x00 0x9270430 0x01 0x00 0x00 0x9270440 0x01 0x00 0x00 0x9270448 0x01 0x00 0x00 0x92704a0 0x01 0x00 0x00 0x92704b0 0x01 0x00 0x00 0x92704b8 0x02 0x00 0x00 0x92704d0 0x02 0x00 0x00 0x9271400 0x01 0x00 0x00 0x9271408 0x01 0x00 0x00 0x927341c 0x01 0x00 0x00 0x92753b0 0x01 0x00 0x00 0x9275804 0x01 0x00 0x00 0x9275c1c 0x01 0x00 0x00 0x9275c2c 0x01 0x00 0x00 0x9275c38 0x01 0x00 0x00 0x9276418 0x02 0x00 0x00 0x9279100 0x01 0x00 0x00 0x9279110 0x01 0x00 0x00 0x9279120 0x01 0x00 0x00 0x9279180 0x02 0x00 0x00 0x92f0080 0x01 0x00 0x00 0x92f0310 0x01 0x00 0x00 0x92f0400 0x01 0x00 0x00 0x92f0410 0x06 0x00 0x00 0x92f0430 0x01 0x00 0x00 0x92f0440 0x01 0x00 0x00 0x92f0448 0x01 0x00 0x00 0x92f04a0 0x01 0x00 0x00 0x92f04b0 0x01 0x00 0x00 0x92f04b8 0x02 0x00 0x00 0x92f04d0 0x02 0x00 0x00 0x92f1400 0x01 0x00 0x00 0x92f1408 0x01 0x00 0x00 0x92f341c 0x01 0x00 0x00 0x92f53b0 0x01 0x00 0x00 0x92f5804 0x01 0x00 0x00 0x92f5c1c 0x01 0x00 0x00 0x92f5c2c 0x01 0x00 0x00 0x92f5c38 0x01 0x00 0x00 0x92f6418 0x02 0x00 0x00 0x92f9100 0x01 0x00 0x00 0x92f9110 0x01 0x00 0x00 0x92f9120 0x01 0x00 0x00 0x92f9180 0x02 0x00 0x00 0x9370080 0x01 0x00 0x00 0x9370310 0x01 0x00 0x00 0x9370400 0x01 0x00 0x00 0x9370410 0x06 0x00 0x00 0x9370430 0x01 0x00 0x00 0x9370440 0x01 0x00 0x00 0x9370448 0x01 0x00 0x00 0x93704a0 0x01 0x00 0x00 0x93704b0 0x01 0x00 0x00 0x93704b8 0x02 0x00 0x00 0x93704d0 0x02 0x00 0x00 0x9371400 0x01 0x00 0x00 0x9371408 0x01 0x00 0x00 0x937341c 0x01 0x00 0x00 0x93753b0 0x01 0x00 0x00 0x9375804 0x01 0x00 0x00 0x9375c1c 0x01 0x00 0x00 0x9375c2c 0x01 0x00 0x00 0x9375c38 0x01 0x00 0x00 0x9376418 0x02 0x00 0x00 0x9379100 0x01 0x00 0x00 0x9379110 0x01 0x00 0x00 0x9379120 0x01 0x00 0x00 0x9379180 0x02 0x00 0x00 0x93f0080 0x01 0x00 0x00 0x93f0310 0x01 0x00 0x00 0x93f0400 0x01 0x00 0x00 0x93f0410 0x06 0x00 0x00 0x93f0430 0x01 0x00 0x00 0x93f0440 0x01 0x00 0x00 0x93f0448 0x01 0x00 0x00 0x93f04a0 0x01 0x00 0x00 0x93f04b0 0x01 0x00 0x00 0x93f04b8 0x02 0x00 0x00 0x93f04d0 0x02 0x00 0x00 0x93f1400 0x01 0x00 0x00 0x93f1408 0x01 0x00 0x00 0x93f341c 0x01 0x00 0x00 0x93f53b0 0x01 0x00 0x00 0x93f5804 0x01 0x00 0x00 0x93f5c1c 0x01 0x00 0x00 0x93f5c2c 0x01 0x00 0x00 0x93f5c38 0x01 0x00 0x00 0x93f6418 0x02 0x00 0x00 0x93f9100 0x01 0x00 0x00 0x93f9110 0x01 0x00 0x00 0x93f9120 0x01 0x00 0x00 0x93f9180 0x02 0x00 0x00 0x9260080 0x01 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604b8 0x02 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261400 0x01 0x00 0x00 0x9263410 0x01 0x00 0x00 0x92653b0 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9265b1c 0x01 0x00 0x00 0x9265b2c 0x01 0x00 0x00 0x9265b38 0x01 0x00 0x00 0x9269100 0x01 0x00 0x00 0x9269108 0x01 0x00 0x00 0x9269110 0x01 0x00 0x00 0x9269118 0x01 0x00 0x00 0x9269120 0x01 0x00 0x00 0x9269180 0x02 0x00 0x00 0x92e0080 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04b8 0x02 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x92e1400 0x01 0x00 0x00 0x92e3410 0x01 0x00 0x00 0x92e53b0 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e5b1c 0x01 0x00 0x00 0x92e5b2c 0x01 0x00 0x00 0x92e5b38 0x01 0x00 0x00 0x92e9100 0x01 0x00 0x00 0x92e9108 0x01 0x00 0x00 0x92e9110 0x01 0x00 0x00 0x92e9118 0x01 0x00 0x00 0x92e9120 0x01 0x00 0x00 0x92e9180 0x02 0x00 0x00 0x9360080 0x01 0x00 0x00 0x9360400 0x01 0x00 0x00 0x9360410 0x03 0x00 0x00 0x9360420 0x02 0x00 0x00 0x9360430 0x01 0x00 0x00 0x9360440 0x01 0x00 0x00 0x9360448 0x01 0x00 0x00 0x93604a0 0x01 0x00 0x00 0x93604b0 0x01 0x00 0x00 0x93604b8 0x02 0x00 0x00 0x93604d0 0x02 0x00 0x00 0x9361400 0x01 0x00 0x00 0x9363410 0x01 0x00 0x00 0x93653b0 0x01 0x00 0x00 0x9365804 0x01 0x00 0x00 0x9365b1c 0x01 0x00 0x00 0x9365b2c 0x01 0x00 0x00 0x9365b38 0x01 0x00 0x00 0x9369100 0x01 0x00 0x00 0x9369108 0x01 0x00 0x00 0x9369110 0x01 0x00 0x00 0x9369118 0x01 0x00 0x00 0x9369120 0x01 0x00 0x00 0x9369180 0x02 0x00 0x00 0x93e0080 0x01 0x00 0x00 0x93e0400 0x01 0x00 0x00 0x93e0410 0x03 0x00 0x00 0x93e0420 0x02 0x00 0x00 0x93e0430 0x01 0x00 0x00 0x93e0440 0x01 0x00 0x00 0x93e0448 0x01 0x00 0x00 0x93e04a0 0x01 0x00 0x00 0x93e04b0 0x01 0x00 0x00 0x93e04b8 0x02 0x00 0x00 0x93e04d0 0x02 0x00 0x00 0x93e1400 0x01 0x00 0x00 0x93e3410 0x01 0x00 0x00 0x93e53b0 0x01 0x00 0x00 0x93e5804 0x01 0x00 0x00 0x93e5b1c 0x01 0x00 0x00 0x93e5b2c 0x01 0x00 0x00 0x93e5b38 0x01 0x00 0x00 0x93e9100 0x01 0x00 0x00 0x93e9108 0x01 0x00 0x00 0x93e9110 0x01 0x00 0x00 0x93e9118 0x01 0x00 0x00 0x93e9120 0x01 0x00 0x00 0x93e9180 0x02 0x00 0x00 0x96b0868 0x01 0x00 0x00 0x96b0870 0x01 0x00 0x00 0x96b1004 0x01 0x00 0x00 0x96b100c 0x01 0x00 0x00 0x96b1014 0x01 0x00 0x00 0x96b1204 0x01 0x00 0x00 0x96b120c 0x01 0x00 0x00 0x96b1214 0x01 0x00 0x00 0x96b1504 0x01 0x00 0x00 0x96b150c 0x01 0x00 0x00 0x96b1514 0x01 0x00 0x00 0x96b1604 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96b813c 0x01 0x00 0x00 0x96b8500 0x01 0x00 0x00 0x96b853c 0x01 0x00 0x00 0x96b8a04 0x01 0x00 0x00 0x96b8a18 0x01 0x00 0x00 0x96b8ea8 0x01 0x00 0x00 0x96b9044 0x01 0x00 0x00 0x96b904c 0x01 0x00 0x00 0x96b9054 0x01 0x00 0x00 0x96b905c 0x01 0x00 0x00 0x96b910c 0x02 0x00 0x00 0x96b9204 0x01 0x00 0x00 0x96b920c 0x01 0x00 0x00 0x96b9238 0x01 0x00 0x00 0x96b9240 0x01 0x00 0x00 0x96b926c 0x01 0x00 0x00 0x96b9394 0x01 0x00 0x00 0x96b939c 0x01 0x00 0x00 0x96b9704 0x01 0x00 0x00 0x96b970c 0x01 0x00 0x00 0x96f0868 0x01 0x00 0x00 0x96f0870 0x01 0x00 0x00 0x96f1004 0x01 0x00 0x00 0x96f100c 0x01 0x00 0x00 0x96f1014 0x01 0x00 0x00 0x96f1204 0x01 0x00 0x00 0x96f120c 0x01 0x00 0x00 0x96f1214 0x01 0x00 0x00 0x96f1504 0x01 0x00 0x00 0x96f150c 0x01 0x00 0x00 0x96f1514 0x01 0x00 0x00 0x96f1604 0x01 0x00 0x00 0x96f8100 0x01 0x00 0x00 0x96f813c 0x01 0x00 0x00 0x96f8500 0x01 0x00 0x00 0x96f853c 0x01 0x00 0x00 0x96f8a04 0x01 0x00 0x00 0x96f8a18 0x01 0x00 0x00 0x96f8ea8 0x01 0x00 0x00 0x96f9044 0x01 0x00 0x00 0x96f904c 0x01 0x00 0x00 0x96f9054 0x01 0x00 0x00 0x96f905c 0x01 0x00 0x00 0x96f910c 0x02 0x00 0x00 0x96f9204 0x01 0x00 0x00 0x96f920c 0x01 0x00 0x00 0x96f9238 0x01 0x00 0x00 0x96f9240 0x01 0x00 0x00 0x96f926c 0x01 0x00 0x00 0x96f9394 0x01 0x00 0x00 0x96f939c 0x01 0x00 0x00 0x96f9704 0x01 0x00 0x00 0x96f970c 0x01 0x00 0x00 0x9730868 0x01 0x00 0x00 0x9730870 0x01 0x00 0x00 0x9731004 0x01 0x00 0x00 0x973100c 0x01 0x00 0x00 0x9731014 0x01 0x00 0x00 0x9731204 0x01 0x00 0x00 0x973120c 0x01 0x00 0x00 0x9731214 0x01 0x00 0x00 0x9731504 0x01 0x00 0x00 0x973150c 0x01 0x00 0x00 0x9731514 0x01 0x00 0x00 0x9731604 0x01 0x00 0x00 0x9738100 0x01 0x00 0x00 0x973813c 0x01 0x00 0x00 0x9738500 0x01 0x00 0x00 0x973853c 0x01 0x00 0x00 0x9738a04 0x01 0x00 0x00 0x9738a18 0x01 0x00 0x00 0x9738ea8 0x01 0x00 0x00 0x9739044 0x01 0x00 0x00 0x973904c 0x01 0x00 0x00 0x9739054 0x01 0x00 0x00 0x973905c 0x01 0x00 0x00 0x973910c 0x02 0x00 0x00 0x9739204 0x01 0x00 0x00 0x973920c 0x01 0x00 0x00 0x9739238 0x01 0x00 0x00 0x9739240 0x01 0x00 0x00 0x973926c 0x01 0x00 0x00 0x9739394 0x01 0x00 0x00 0x973939c 0x01 0x00 0x00 0x9739704 0x01 0x00 0x00 0x973970c 0x01 0x00 0x00 0x9770868 0x01 0x00 0x00 0x9770870 0x01 0x00 0x00 0x9771004 0x01 0x00 0x00 0x977100c 0x01 0x00 0x00 0x9771014 0x01 0x00 0x00 0x9771204 0x01 0x00 0x00 0x977120c 0x01 0x00 0x00 0x9771214 0x01 0x00 0x00 0x9771504 0x01 0x00 0x00 0x977150c 0x01 0x00 0x00 0x9771514 0x01 0x00 0x00 0x9771604 0x01 0x00 0x00 0x9778100 0x01 0x00 0x00 0x977813c 0x01 0x00 0x00 0x9778500 0x01 0x00 0x00 0x977853c 0x01 0x00 0x00 0x9778a04 0x01 0x00 0x00 0x9778a18 0x01 0x00 0x00 0x9778ea8 0x01 0x00 0x00 0x9779044 0x01 0x00 0x00 0x977904c 0x01 0x00 0x00 0x9779054 0x01 0x00 0x00 0x977905c 0x01 0x00 0x00 0x977910c 0x02 0x00 0x00 0x9779204 0x01 0x00 0x00 0x977920c 0x01 0x00 0x00 0x9779238 0x01 0x00 0x00 0x9779240 0x01 0x00 0x00 0x977926c 0x01 0x00 0x00 0x9779394 0x01 0x00 0x00 0x977939c 0x01 0x00 0x00 0x9779704 0x01 0x00 0x00 0x977970c 0x01 0x00 0x00 0x910d100 0x03 0x00 0x00 0x914d100 0x03 0x00 0x00 0x918d100 0x04 0x00 0x00 0x91a5100 0x01 0x00 0x00 0x91ad100 0x01 0x00 0x00 0x610110 0x05 0x00 0x01 0x6e0a00c 0x600007 0x01 0x01 0x6e0a01c 0x136800 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136810 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136820 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136830 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136840 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136850 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136860 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136870 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3e9a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c0a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d1a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3e8a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3eea0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b1a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a014 0x2000c 0x01 0x01 0x6e0a01c 0x368b0 0x01 0x01 0x6e0a01c 0xba8 0x01 0x01 0x6e0a01c 0x13b6a0 0x01 0x01 0x6e0a01c 0xf1e000 0x01 0x01 0x6e0a008 0x07 0x01 0x00 0x9067e00 0x7c 0x00>;
			};

			link_list3 {
				qcom,curr-link-list = <0xff>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x18200400 0x01 0x00 0x00 0x18200404 0x01 0x00 0x00 0x18200408 0x01 0x00 0x00 0x18200038 0x01 0x00 0x00 0x18200040 0x01 0x00 0x00 0x18200048 0x01 0x00 0x00 0x18220038 0x01 0x00 0x00 0x18220040 0x01 0x00 0x00 0x182200d0 0x01 0x00 0x00 0x18200030 0x01 0x00 0x00 0x18200010 0x01 0x00 0x00 0x1822000c 0x01 0x00 0x00 0x18220d14 0x01 0x00 0x00 0x18220fb4 0x01 0x00 0x00 0x18221254 0x01 0x00 0x00 0x182214f4 0x01 0x00 0x00 0x18221794 0x01 0x00 0x00 0x18221a34 0x01 0x00 0x00 0x18221cd4 0x01 0x00 0x00 0x18221f74 0x01 0x00 0x00 0x18220d18 0x01 0x00 0x00 0x18220fb8 0x01 0x00 0x00 0x18221258 0x01 0x00 0x00 0x182214f8 0x01 0x00 0x00 0x18221798 0x01 0x00 0x00 0x18221a38 0x01 0x00 0x00 0x18221cd8 0x01 0x00 0x00 0x18221f78 0x01 0x00 0x00 0x18220d00 0x01 0x00 0x00 0x18220d04 0x01 0x00 0x00 0x18220d1c 0x01 0x00 0x00 0x18220fbc 0x01 0x00 0x00 0x1822125c 0x01 0x00 0x00 0x182214fc 0x01 0x00 0x00 0x1822179c 0x01 0x00 0x00 0x18221a3c 0x01 0x00 0x00 0x18221cdc 0x01 0x00 0x00 0x18221f7c 0x01 0x00 0x00 0x18221274 0x01 0x00 0x00 0x18221288 0x01 0x00 0x00 0x1822129c 0x01 0x00 0x00 0x182212b0 0x01 0x00 0x00 0x182212c4 0x01 0x00 0x00 0x182212d8 0x01 0x00 0x00 0x182212ec 0x01 0x00 0x00 0x18221300 0x01 0x00 0x00 0x18221314 0x01 0x00 0x00 0x18221328 0x01 0x00 0x00 0x1822133c 0x01 0x00 0x00 0x18221350 0x01 0x00 0x00 0x18221364 0x01 0x00 0x00 0x18221378 0x01 0x00 0x00 0x1822138c 0x01 0x00 0x00 0x182213a0 0x01 0x00 0x00 0x18221514 0x01 0x00 0x00 0x18221528 0x01 0x00 0x00 0x1822153c 0x01 0x00 0x00 0x18221550 0x01 0x00 0x00 0x18221564 0x01 0x00 0x00 0x18221578 0x01 0x00 0x00 0x1822158c 0x01 0x00 0x00 0x182215a0 0x01 0x00 0x00 0x182215b4 0x01 0x00 0x00 0x182215c8 0x01 0x00 0x00 0x182215dc 0x01 0x00 0x00 0x182215f0 0x01 0x00 0x00 0x18221604 0x01 0x00 0x00 0x18221618 0x01 0x00 0x00 0x1822162c 0x01 0x00 0x00 0x18221640 0x01 0x00 0x00 0x182217b4 0x01 0x00 0x00 0x182217c8 0x01 0x00 0x00 0x182217dc 0x01 0x00 0x00 0x182217f0 0x01 0x00 0x00 0x18221804 0x01 0x00 0x00 0x18221818 0x01 0x00 0x00 0x1822182c 0x01 0x00 0x00 0x18221840 0x01 0x00 0x00 0x18221854 0x01 0x00 0x00 0x18221868 0x01 0x00 0x00 0x1822187c 0x01 0x00 0x00 0x18221890 0x01 0x00 0x00 0x182218a4 0x01 0x00 0x00 0x182218b8 0x01 0x00 0x00 0x182218cc 0x01 0x00 0x00 0x182218e0 0x01 0x00 0x00 0x18221a54 0x01 0x00 0x00 0x18221a68 0x01 0x00 0x00 0x18221a7c 0x01 0x00 0x00 0x18221a90 0x01 0x00 0x00 0x18221aa4 0x01 0x00 0x00 0x18221ab8 0x01 0x00 0x00 0x18221acc 0x01 0x00 0x00 0x18221ae0 0x01 0x00 0x00 0x18221af4 0x01 0x00 0x00 0x18221b08 0x01 0x00 0x00 0x18221b1c 0x01 0x00 0x00 0x18221b30 0x01 0x00 0x00 0x18221b44 0x01 0x00 0x00 0x18221b58 0x01 0x00 0x00 0x18221b6c 0x01 0x00 0x00 0x18221b80 0x01 0x00 0x00 0x18221cf4 0x01 0x00 0x00 0x18221d08 0x01 0x00 0x00 0x18221d1c 0x01 0x00 0x00 0x18221d30 0x01 0x00 0x00 0x18221d44 0x01 0x00 0x00 0x18221d58 0x01 0x00 0x00 0x18221d6c 0x01 0x00 0x00 0x18221d80 0x01 0x00 0x00 0x18221d94 0x01 0x00 0x00 0x18221da8 0x01 0x00 0x00 0x18221dbc 0x01 0x00 0x00 0x18221dd0 0x01 0x00 0x00 0x18221de4 0x01 0x00 0x00 0x18221df8 0x01 0x00 0x00 0x18221e0c 0x01 0x00 0x00 0x18221e20 0x01 0x00 0x00 0x18221f94 0x01 0x00 0x00 0x18221fa8 0x01 0x00 0x00 0x18221fbc 0x01 0x00 0x00 0x18221fd0 0x01 0x00 0x00 0x18221fe4 0x01 0x00 0x00 0x18221ff8 0x01 0x00 0x00 0x1822200c 0x01 0x00 0x00 0x18222020 0x01 0x00 0x00 0x18222034 0x01 0x00 0x00 0x18222048 0x01 0x00 0x00 0x1822205c 0x01 0x00 0x00 0x18222070 0x01 0x00 0x00 0x18222084 0x01 0x00 0x00 0x18222098 0x01 0x00 0x00 0x182220ac 0x01 0x00 0x00 0x182220c0 0x01 0x00 0x00 0x18221278 0x01 0x00 0x00 0x1822128c 0x01 0x00 0x00 0x182212a0 0x01 0x00 0x00 0x182212b4 0x01 0x00 0x00 0x182212c8 0x01 0x00 0x00 0x182212dc 0x01 0x00 0x00 0x182212f0 0x01 0x00 0x00 0x18221304 0x01 0x00 0x00 0x18221318 0x01 0x00 0x00 0x1822132c 0x01 0x00 0x00 0x18221340 0x01 0x00 0x00 0x18221354 0x01 0x00 0x00 0x18221368 0x01 0x00 0x00 0x1822137c 0x01 0x00 0x00 0x18221390 0x01 0x00 0x00 0x182213a4 0x01 0x00 0x00 0x18221518 0x01 0x00 0x00 0x1822152c 0x01 0x00 0x00 0x18221540 0x01 0x00 0x00 0x18221554 0x01 0x00 0x00 0x18221568 0x01 0x00 0x00 0x1822157c 0x01 0x00 0x00 0x18221590 0x01 0x00 0x00 0x182215a4 0x01 0x00 0x00 0x182215b8 0x01 0x00 0x00 0x182215cc 0x01 0x00 0x00 0x182215e0 0x01 0x00 0x00 0x182215f4 0x01 0x00 0x00 0x18221608 0x01 0x00 0x00 0x1822161c 0x01 0x00 0x00 0x18221630 0x01 0x00 0x00 0x18221644 0x01 0x00 0x00 0x182217b8 0x01 0x00 0x00 0x182217cc 0x01 0x00 0x00 0x182217e0 0x01 0x00 0x00 0x182217f4 0x01 0x00 0x00 0x18221808 0x01 0x00 0x00 0x1822181c 0x01 0x00 0x00 0x18221830 0x01 0x00 0x00 0x18221844 0x01 0x00 0x00 0x18221858 0x01 0x00 0x00 0x1822186c 0x01 0x00 0x00 0x18221880 0x01 0x00 0x00 0x18221894 0x01 0x00 0x00 0x182218a8 0x01 0x00 0x00 0x182218bc 0x01 0x00 0x00 0x182218d0 0x01 0x00 0x00 0x182218e4 0x01 0x00 0x00 0x18221a58 0x01 0x00 0x00 0x18221a6c 0x01 0x00 0x00 0x18221a80 0x01 0x00 0x00 0x18221a94 0x01 0x00 0x00 0x18221aa8 0x01 0x00 0x00 0x18221abc 0x01 0x00 0x00 0x18221ad0 0x01 0x00 0x00 0x18221ae4 0x01 0x00 0x00 0x18221af8 0x01 0x00 0x00 0x18221b0c 0x01 0x00 0x00 0x18221b20 0x01 0x00 0x00 0x18221b34 0x01 0x00 0x00 0x18221b48 0x01 0x00 0x00 0x18221b5c 0x01 0x00 0x00 0x18221b70 0x01 0x00 0x00 0x18221b84 0x01 0x00 0x00 0x18221cf8 0x01 0x00 0x00 0x18221d0c 0x01 0x00 0x00 0x18221d20 0x01 0x00 0x00 0x18221d34 0x01 0x00 0x00 0x18221d48 0x01 0x00 0x00 0x18221d5c 0x01 0x00 0x00 0x18221d70 0x01 0x00 0x00 0x18221d84 0x01 0x00 0x00 0x18221d98 0x01 0x00 0x00 0x18221dac 0x01 0x00 0x00 0x18221dc0 0x01 0x00 0x00 0x18221dd4 0x01 0x00 0x00 0x18221de8 0x01 0x00 0x00 0x18221dfc 0x01 0x00 0x00 0x18221e10 0x01 0x00 0x00 0x18221e24 0x01 0x00 0x00 0x18221f98 0x01 0x00 0x00 0x18221fac 0x01 0x00 0x00 0x18221fc0 0x01 0x00 0x00 0x18221fd4 0x01 0x00 0x00 0x18221fe8 0x01 0x00 0x00 0x18221ffc 0x01 0x00 0x00 0x18222010 0x01 0x00 0x00 0x18222024 0x01 0x00 0x00 0x18222038 0x01 0x00 0x00 0x1822204c 0x01 0x00 0x00 0x18222060 0x01 0x00 0x00 0x18222074 0x01 0x00 0x00 0x18222088 0x01 0x00 0x00 0x1822209c 0x01 0x00 0x00 0x182220b0 0x01 0x00 0x00 0x182220c4 0x01 0x00>;
			};

			link_list@6 {
				qcom,data-sink = "sram";
				qcom,curr-link-list = <0x06>;
				qcom,link-list = <0x01 0x18080010 0x01 0x00 0x00 0x144018 0x01 0x00 0x01 0x144018 0x01 0x00 0x00 0x144018 0x01 0x00 0x00 0x1800005c 0x01 0x00 0x00 0x1801005c 0x01 0x00 0x00 0x1802005c 0x01 0x00 0x00 0x1803005c 0x01 0x00 0x00 0x1804005c 0x01 0x00 0x00 0x1805005c 0x01 0x00 0x00 0x1806005c 0x01 0x00 0x00 0x1807005c 0x01 0x00 0x00 0x18101908 0x01 0x00 0x00 0x18101c18 0x01 0x00 0x00 0x18390810 0x01 0x00 0x00 0x18390c50 0x01 0x00 0x00 0x18390814 0x01 0x00 0x00 0x18390c54 0x01 0x00 0x00 0x18390818 0x01 0x00 0x00 0x18390c58 0x01 0x00 0x00 0x18393a84 0x02 0x00 0x00 0x18100908 0x01 0x00 0x00 0x18100c18 0x01 0x00 0x00 0x183a0810 0x01 0x00 0x00 0x183a0c50 0x01 0x00 0x00 0x183a0814 0x01 0x00 0x00 0x183a0c54 0x01 0x00 0x00 0x183a0818 0x01 0x00 0x00 0x183a0c58 0x01 0x00 0x00 0x183a3a84 0x02 0x00 0x00 0x18393500 0x01 0x00 0x00 0x18393580 0x01 0x00 0x00 0x183a3500 0x01 0x00 0x00 0x183a3580 0x01 0x00 0x00 0x18282000 0x04 0x00 0x00 0x18282028 0x01 0x00 0x00 0x18282038 0x01 0x00 0x00 0x18282080 0x05 0x00 0x00 0x18286000 0x04 0x00 0x00 0x18286028 0x01 0x00 0x00 0x18286038 0x01 0x00 0x00 0x18286080 0x05 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x1829208c 0x01 0x00 0x01 0x1829209c 0x78 0x00 0x01 0x1829209c 0x00 0x00 0x01 0x18292048 0x01 0x00 0x01 0x18292090 0x00 0x00 0x01 0x18292090 0x25 0x00 0x00 0x18292098 0x01 0x00 0x01 0x18292048 0x1d 0x00 0x01 0x18292090 0x00 0x00 0x01 0x18292090 0x25 0x00 0x00 0x18292098 0x01 0x00 0x00 0x1829608c 0x01 0x00 0x01 0x1829609c 0x78 0x00 0x01 0x1829609c 0x00 0x00 0x01 0x18296048 0x01 0x00 0x01 0x18296090 0x00 0x00 0x01 0x18296090 0x25 0x00 0x00 0x18296098 0x01 0x00 0x01 0x18296048 0x1d 0x00 0x01 0x18296090 0x00 0x00 0x01 0x18296090 0x25 0x00 0x00 0x18296098 0x01 0x00 0x00 0x784184 0x01 0x00 0x00 0x91a9020 0x01 0x00 0x03 0x05 0x01 0x00 0x00 0x9102008 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9142008 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9102408 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9142408 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9103808 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9103810 0x01 0x00 0x00 0x9103814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103888 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9103890 0x01 0x00 0x00 0x9103894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143808 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9143810 0x01 0x00 0x00 0x9143814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143888 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9143890 0x01 0x00 0x00 0x9143894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182808 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x9182810 0x01 0x00 0x00 0x9182814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182888 0x01 0x00 0x02 0x10 0x00 0x00 0x00 0x9182890 0x01 0x00 0x00 0x9182894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103008 0x01 0x00 0x00 0x910300c 0x01 0x00 0x01 0x9103028 0x01 0x01 0x02 0x41 0x00 0x00 0x00 0x9103010 0x01 0x00 0x00 0x9103014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103408 0x01 0x00 0x00 0x910340c 0x01 0x00 0x01 0x9103428 0x01 0x01 0x02 0x41 0x00 0x00 0x00 0x9103410 0x01 0x00 0x00 0x9103414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143008 0x01 0x00 0x00 0x914300c 0x01 0x00 0x01 0x9143028 0x01 0x01 0x02 0x41 0x00 0x00 0x00 0x9143010 0x01 0x00 0x00 0x9143014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143408 0x01 0x00 0x00 0x914340c 0x01 0x00 0x01 0x9143428 0x01 0x01 0x02 0x41 0x00 0x00 0x00 0x9143410 0x01 0x00 0x00 0x9143414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182008 0x01 0x00 0x00 0x918200c 0x01 0x00 0x01 0x9182028 0x01 0x01 0x02 0x11 0x00 0x00 0x00 0x9182010 0x01 0x00 0x00 0x9182014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182408 0x01 0x00 0x00 0x918240c 0x01 0x00 0x01 0x9182428 0x01 0x01 0x02 0x11 0x00 0x00 0x00 0x9182410 0x01 0x00 0x00 0x9182414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x18000010 0x01 0x00 0x00 0x18000024 0x01 0x00 0x00 0x18000038 0x01 0x00 0x00 0x1800003c 0x01 0x00 0x00 0x18000040 0x01 0x00 0x00 0x18000044 0x01 0x00 0x00 0x18000048 0x01 0x00 0x00 0x1800004c 0x01 0x00 0x00 0x18000058 0x01 0x00 0x00 0x1800005c 0x01 0x00 0x00 0x18000060 0x01 0x00 0x00 0x18000064 0x01 0x00 0x00 0x1800006c 0x01 0x00 0x00 0x180000f0 0x01 0x00 0x00 0x180000f4 0x01 0x00 0x00 0x18010010 0x01 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010038 0x01 0x00 0x00 0x1801003c 0x01 0x00 0x00 0x18010040 0x01 0x00 0x00 0x18010044 0x01 0x00 0x00 0x18010048 0x01 0x00 0x00 0x1801004c 0x01 0x00 0x00 0x18010058 0x01 0x00 0x00 0x1801005c 0x01 0x00 0x00 0x18010060 0x01 0x00 0x00 0x18010064 0x01 0x00 0x00 0x1801006c 0x01 0x00 0x00 0x180100f0 0x01 0x00 0x00 0x180100f4 0x01 0x00 0x00 0x18020010 0x01 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020038 0x01 0x00 0x00 0x1802003c 0x01 0x00 0x00 0x18020040 0x01 0x00 0x00 0x18020044 0x01 0x00 0x00 0x18020048 0x01 0x00 0x00 0x1802004c 0x01 0x00 0x00 0x18020058 0x01 0x00 0x00 0x1802005c 0x01 0x00 0x00 0x18020060 0x01 0x00 0x00 0x18020064 0x01 0x00 0x00 0x1802006c 0x01 0x00 0x00 0x180200f0 0x01 0x00 0x00 0x180200f4 0x01 0x00 0x00 0x18030010 0x01 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030038 0x01 0x00 0x00 0x1803003c 0x01 0x00 0x00 0x18030040 0x01 0x00 0x00 0x18030044 0x01 0x00 0x00 0x18030048 0x01 0x00 0x00 0x1803004c 0x01 0x00 0x00 0x18030058 0x01 0x00 0x00 0x1803005c 0x01 0x00 0x00 0x18030060 0x01 0x00 0x00 0x18030064 0x01 0x00 0x00 0x1803006c 0x01 0x00 0x00 0x180300f0 0x01 0x00 0x00 0x180300f4 0x01 0x00 0x00 0x18040010 0x01 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040038 0x01 0x00 0x00 0x1804003c 0x01 0x00 0x00 0x18040040 0x01 0x00 0x00 0x18040044 0x01 0x00 0x00 0x18040048 0x01 0x00 0x00 0x1804004c 0x01 0x00 0x00 0x18040058 0x01 0x00 0x00 0x1804005c 0x01 0x00 0x00 0x18040060 0x01 0x00 0x00 0x18040064 0x01 0x00 0x00 0x1804006c 0x01 0x00 0x00 0x180400f0 0x01 0x00 0x00 0x180400f4 0x01 0x00 0x00 0x18050010 0x01 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050038 0x01 0x00 0x00 0x1805003c 0x01 0x00 0x00 0x18050040 0x01 0x00 0x00 0x18050044 0x01 0x00 0x00 0x18050048 0x01 0x00 0x00 0x1805004c 0x01 0x00 0x00 0x18050058 0x01 0x00 0x00 0x1805005c 0x01 0x00 0x00 0x18050060 0x01 0x00 0x00 0x18050064 0x01 0x00 0x00 0x1805006c 0x01 0x00 0x00 0x180500f0 0x01 0x00 0x00 0x180500f4 0x01 0x00 0x00 0x18060010 0x01 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060038 0x01 0x00 0x00 0x1806003c 0x01 0x00 0x00 0x18060040 0x01 0x00 0x00 0x18060044 0x01 0x00 0x00 0x18060048 0x01 0x00 0x00 0x1806004c 0x01 0x00 0x00 0x18060058 0x01 0x00 0x00 0x1806005c 0x01 0x00 0x00 0x18060060 0x01 0x00 0x00 0x18060064 0x01 0x00 0x00 0x1806006c 0x01 0x00 0x00 0x180600f0 0x01 0x00 0x00 0x180600f4 0x01 0x00 0x00 0x18070010 0x01 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070038 0x01 0x00 0x00 0x1807003c 0x01 0x00 0x00 0x18070040 0x01 0x00 0x00 0x18070044 0x01 0x00 0x00 0x18070048 0x01 0x00 0x00 0x1807004c 0x01 0x00 0x00 0x18070058 0x01 0x00 0x00 0x1807005c 0x01 0x00 0x00 0x18070060 0x01 0x00 0x00 0x18070064 0x01 0x00 0x00 0x1807006c 0x01 0x00 0x00 0x180700f0 0x01 0x00 0x00 0x180700f4 0x01 0x00 0x00 0x18080010 0x01 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080038 0x01 0x00 0x00 0x1808003c 0x01 0x00 0x00 0x18080040 0x01 0x00 0x00 0x18080044 0x01 0x00 0x00 0x18080048 0x01 0x00 0x00 0x1808004c 0x01 0x00 0x00 0x1808006c 0x01 0x00 0x00 0x18080070 0x01 0x00 0x00 0x18080074 0x01 0x00 0x00 0x18080078 0x01 0x00 0x00 0x1808007c 0x01 0x00 0x00 0x18080084 0x01 0x00 0x00 0x180800f4 0x01 0x00 0x00 0x180800f8 0x01 0x00 0x00 0x180800fc 0x01 0x00 0x00 0x18080100 0x01 0x00 0x00 0x18080104 0x01 0x00 0x00 0x18080118 0x01 0x00 0x00 0x1808011c 0x01 0x00 0x00 0x18080120 0x01 0x00 0x00 0x18080124 0x01 0x00 0x00 0x18080128 0x01 0x00 0x00 0x1808012c 0x01 0x00 0x00 0x18080130 0x01 0x00 0x00 0x18080134 0x01 0x00 0x00 0x18080138 0x01 0x00 0x00 0x18080158 0x01 0x00 0x00 0x1808015c 0x01 0x00 0x00 0x18080160 0x01 0x00 0x00 0x18080164 0x01 0x00 0x00 0x18080168 0x01 0x00 0x00 0x18080170 0x01 0x00 0x00 0x18080174 0x01 0x00 0x00 0x18080188 0x01 0x00 0x00 0x1808018c 0x01 0x00 0x00 0x18080190 0x01 0x00 0x00 0x18080194 0x01 0x00 0x00 0x18080198 0x01 0x00 0x00 0x180801ac 0x01 0x00 0x00 0x180801b0 0x01 0x00 0x00 0x180801b4 0x01 0x00 0x00 0x180801b8 0x01 0x00 0x00 0x180801bc 0x01 0x00 0x00 0x180801c0 0x01 0x00 0x00 0x180801c8 0x01 0x00 0x00 0x18598020 0x01 0x00 0x00 0x1859001c 0x01 0x00 0x00 0x18590020 0x01 0x00 0x00 0x18590064 0x01 0x00 0x00 0x18590068 0x01 0x00 0x00 0x1859006c 0x01 0x00 0x00 0x18590070 0x01 0x00 0x00 0x18590074 0x01 0x00 0x00 0x18590078 0x01 0x00 0x00 0x1859008c 0x01 0x00 0x00 0x185900dc 0x01 0x00 0x00 0x185900e8 0x01 0x00 0x00 0x185900ec 0x01 0x00 0x00 0x185900f0 0x01 0x00 0x00 0x18590300 0x01 0x00 0x00 0x1859030c 0x01 0x00 0x00 0x18590320 0x01 0x00 0x00 0x1859034c 0x01 0x00 0x00 0x185903bc 0x01 0x00 0x00 0x185903c0 0x01 0x00 0x00 0x1859101c 0x01 0x00 0x00 0x18591020 0x01 0x00 0x00 0x18591064 0x01 0x00 0x00 0x18591068 0x01 0x00 0x00 0x1859106c 0x01 0x00 0x00 0x18591070 0x01 0x00 0x00 0x18591074 0x01 0x00 0x00 0x18591078 0x01 0x00 0x00 0x1859108c 0x01 0x00 0x00 0x185910dc 0x01 0x00 0x00 0x185910e8 0x01 0x00 0x00 0x185910ec 0x01 0x00 0x00 0x185910f0 0x01 0x00 0x00 0x18591300 0x01 0x00 0x00 0x1859130c 0x01 0x00 0x00 0x18591320 0x01 0x00 0x00 0x1859134c 0x01 0x00 0x00 0x185913bc 0x01 0x00 0x00 0x185913c0 0x01 0x00 0x00 0x1859201c 0x01 0x00 0x00 0x18592020 0x01 0x00 0x00 0x18592064 0x01 0x00 0x00 0x18592068 0x01 0x00 0x00 0x1859206c 0x01 0x00 0x00 0x18592070 0x01 0x00 0x00 0x18592074 0x01 0x00 0x00 0x18592078 0x01 0x00 0x00 0x1859208c 0x01 0x00 0x00 0x185920dc 0x01 0x00 0x00 0x185920e8 0x01 0x00 0x00 0x185920ec 0x01 0x00 0x00 0x185920f0 0x01 0x00 0x00 0x18592300 0x01 0x00 0x00 0x1859230c 0x01 0x00 0x00 0x18592320 0x01 0x00 0x00 0x1859234c 0x01 0x00 0x00 0x185923bc 0x01 0x00 0x00 0x185923c0 0x01 0x00 0x00 0x1859301c 0x01 0x00 0x00 0x18593020 0x01 0x00 0x00 0x18593064 0x01 0x00 0x00 0x18593068 0x01 0x00 0x00 0x1859306c 0x01 0x00 0x00 0x18593070 0x01 0x00 0x00 0x18593074 0x01 0x00 0x00 0x18593078 0x01 0x00 0x00 0x1859308c 0x01 0x00 0x00 0x185930dc 0x01 0x00 0x00 0x185930e8 0x01 0x00 0x00 0x185930ec 0x01 0x00 0x00 0x185930f0 0x01 0x00 0x00 0x18593300 0x01 0x00 0x00 0x1859330c 0x01 0x00 0x00 0x18593320 0x01 0x00 0x00 0x1859334c 0x01 0x00 0x00 0x185933bc 0x01 0x00 0x00 0x185933c0 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x1830000c 0x01 0x00 0x00 0x18300018 0x01 0x00 0x00 0x17c21000 0x01 0x00 0x00 0x17c21004 0x01 0x00 0x00 0x18393a84 0x01 0x00 0x00 0x18393a88 0x01 0x00 0x00 0x183a3a84 0x01 0x00 0x00 0x183a3a88 0x01 0x00 0x00 0x9222408 0x01 0x00 0x00 0x92a2408 0x01 0x00 0x00 0x9322408 0x01 0x00 0x00 0x93a2408 0x01 0x00 0x00 0x9222404 0x01 0x00 0x00 0x92a2404 0x01 0x00 0x00 0x9322404 0x01 0x00 0x00 0x93a2404 0x01 0x00 0x00 0x9222330 0x01 0x00 0x00 0x92a2330 0x01 0x00 0x00 0x9322330 0x01 0x00 0x00 0x93a2330 0x01 0x00 0x00 0x9222334 0x01 0x00 0x00 0x92a2334 0x01 0x00 0x00 0x9322334 0x01 0x00 0x00 0x93a2334 0x01 0x00 0x00 0x9222410 0x01 0x00 0x00 0x92a2410 0x01 0x00 0x00 0x9322410 0x01 0x00 0x00 0x93a2410 0x01 0x00 0x00 0x9222414 0x01 0x00 0x00 0x92a2414 0x01 0x00 0x00 0x9322414 0x01 0x00 0x00 0x93a2414 0x01 0x00 0x00 0x9275050 0x01 0x00 0x00 0x92f5050 0x01 0x00 0x00 0x9375050 0x01 0x00 0x00 0x93f5050 0x01 0x00 0x00 0x9273164 0x01 0x00 0x00 0x9273030 0x01 0x00 0x00 0x9273080 0x01 0x00 0x00 0x9273084 0x01 0x00 0x00 0x9273088 0x01 0x00 0x00 0x927308c 0x01 0x00 0x00 0x92721bc 0x01 0x00 0x00 0x92721cc 0x01 0x00 0x00 0x92721dc 0x01 0x00 0x00 0x92721ec 0x01 0x00 0x00 0x9272290 0x01 0x00 0x00 0x927242c 0x01 0x00 0x00 0x92f242c 0x01 0x00 0x00 0x937242c 0x01 0x00 0x00 0x93f242c 0x01 0x00 0x00 0x9272430 0x01 0x00 0x00 0x92f2430 0x01 0x00 0x00 0x9372430 0x01 0x00 0x00 0x93f2430 0x01 0x00 0x00 0x9272434 0x01 0x00 0x00 0x92f2434 0x01 0x00 0x00 0x9372434 0x01 0x00 0x00 0x93f2434 0x01 0x00 0x00 0x9272440 0x01 0x00 0x00 0x92f2440 0x01 0x00 0x00 0x9372440 0x01 0x00 0x00 0x93f2440 0x01 0x00 0x00 0x9272444 0x01 0x00 0x00 0x92f2444 0x01 0x00 0x00 0x9372444 0x01 0x00 0x00 0x93f2444 0x01 0x00 0x00 0x9272448 0x01 0x00 0x00 0x92f2448 0x01 0x00 0x00 0x9372448 0x01 0x00 0x00 0x93f2448 0x01 0x00 0x00 0x9272420 0x01 0x00 0x00 0x92f2420 0x01 0x00 0x00 0x9372420 0x01 0x00 0x00 0x93f2420 0x01 0x00 0x00 0x9273408 0x01 0x00 0x00 0x92f3408 0x01 0x00 0x00 0x9373408 0x01 0x00 0x00 0x93f3408 0x01 0x00 0x00 0x927340c 0x01 0x00 0x00 0x92f340c 0x01 0x00 0x00 0x937340c 0x01 0x00 0x00 0x93f340c 0x01 0x00 0x00 0x9050948 0x01 0x00 0x00 0x9270404 0x01 0x00 0x00 0x92f0404 0x01 0x00 0x00 0x9370404 0x01 0x00 0x00 0x93f0404 0x01 0x00 0x00 0x9275c04 0x01 0x00 0x00 0x92f5c04 0x01 0x00 0x00 0x9375c04 0x01 0x00 0x00 0x93f5c04 0x01 0x00 0x00 0x92721b4 0x01 0x00 0x00 0x92721c4 0x01 0x00 0x00 0x92721d4 0x01 0x00 0x00 0x92721e4 0x01 0x00 0x00 0x9272138 0x01 0x00 0x00 0x9272148 0x01 0x00 0x00 0x9272158 0x01 0x00 0x00 0x9272168 0x01 0x00 0x00 0x9272400 0x01 0x00 0x00 0x92f2400 0x01 0x00 0x00 0x9372400 0x01 0x00 0x00 0x93f2400 0x01 0x00 0x00 0x9272404 0x01 0x00 0x00 0x92f2404 0x01 0x00 0x00 0x9372404 0x01 0x00 0x00 0x93f2404 0x01 0x00 0x00 0x927244c 0x01 0x00 0x00 0x92f244c 0x01 0x00 0x00 0x937244c 0x01 0x00 0x00 0x93f244c 0x01 0x00 0x00 0x9272030 0x01 0x00 0x00 0x9272438 0x01 0x00 0x00 0x92f2438 0x01 0x00 0x00 0x9372438 0x01 0x00 0x00 0x93f2438 0x01 0x00 0x00 0x9272458 0x01 0x00 0x00 0x92f2458 0x01 0x00 0x00 0x9372458 0x01 0x00 0x00 0x93f2458 0x01 0x00 0x00 0x9273120 0x01 0x00 0x00 0x9273124 0x01 0x00 0x00 0x9273128 0x01 0x00 0x00 0x927312c 0x01 0x00 0x00 0x927314c 0x01 0x00 0x00 0x9273418 0x01 0x00 0x00 0x92f3418 0x01 0x00 0x00 0x9373418 0x01 0x00 0x00 0x93f3418 0x01 0x00 0x00 0x9273420 0x01 0x00 0x00 0x92f3420 0x01 0x00 0x00 0x9373420 0x01 0x00 0x00 0x93f3420 0x01 0x00 0x00 0x9273164 0x01 0x00 0x00 0x9273400 0x01 0x00 0x00 0x927244c 0x01 0x00 0x00 0x92f244c 0x01 0x00 0x00 0x937244c 0x01 0x00 0x00 0x93f244c 0x01 0x00 0x00 0x9276104 0x01 0x00 0x00 0x9276210 0x01 0x00 0x00 0x9276214 0x01 0x00 0x00 0x9276218 0x01 0x00 0x00 0x927621c 0x01 0x00 0x00 0x9276220 0x01 0x00 0x00 0x9276224 0x01 0x00 0x00 0x9276228 0x01 0x00 0x00 0x927622c 0x01 0x00 0x00 0x9276230 0x01 0x00 0x00 0x9276234 0x01 0x00 0x00 0x9276238 0x01 0x00 0x00 0x927623c 0x01 0x00 0x00 0x9276240 0x01 0x00 0x00 0x9276244 0x01 0x00 0x00 0x9276248 0x01 0x00 0x00 0x927624c 0x01 0x00 0x00 0x96b121c 0x01 0x00 0x00 0x96f121c 0x01 0x00 0x00 0x973121c 0x01 0x00 0x00 0x977121c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x90841c0 0x01 0x00 0x00 0x90841c4 0x01 0x00 0x00 0x90841c8 0x01 0x00 0x00 0x90841cc 0x01 0x00 0x00 0x92791a0 0x01 0x00 0x00 0x92f91b0 0x01 0x00 0x00 0x93791a0 0x01 0x00 0x00 0x93f91b0 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x9050110 0x08 0x00 0x00 0x9080058 0x02 0x00 0x00 0x90800c8 0x01 0x00 0x00 0x90800d4 0x01 0x00 0x00 0x90800e0 0x01 0x00 0x00 0x90800ec 0x01 0x00 0x00 0x90800f8 0x01 0x00 0x00 0x9084030 0x01 0x00 0x00 0x9084038 0x02 0x00 0x00 0x90840e4 0x01 0x00 0x00 0x90840f4 0x01 0x00 0x00 0x9084104 0x02 0x00 0x00 0x9084194 0x01 0x00 0x00 0x9084804 0x01 0x00 0x00 0x908480c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x9084850 0x02 0x00 0x00 0x9084860 0x03 0x00 0x00 0x9084888 0x01 0x00 0x00 0x908488c 0x01 0x00 0x00 0x9084900 0x01 0x00 0x00 0x908409c 0x01 0x00 0x00 0x90840a0 0x01 0x00 0x00 0x908426c 0x01 0x00 0x00 0x908439c 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x90ba280 0x01 0x00 0x00 0x90ba288 0x07 0x00 0x00 0x9258610 0x04 0x00 0x00 0x92d8610 0x04 0x00 0x00 0x9358610 0x04 0x00 0x00 0x93d8610 0x04 0x00 0x00 0x9220344 0x08 0x00 0x00 0x9220370 0x06 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9222400 0x01 0x00 0x00 0x922240c 0x01 0x00 0x00 0x9223214 0x02 0x00 0x00 0x9223220 0x03 0x00 0x00 0x9223308 0x01 0x00 0x00 0x9223318 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9236040 0x06 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x923a004 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9242044 0x03 0x00 0x00 0x9242070 0x01 0x00 0x00 0x9248030 0x01 0x00 0x00 0x9248048 0x08 0x00 0x00 0x92a0344 0x08 0x00 0x00 0x92a0370 0x06 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92a2400 0x01 0x00 0x00 0x92a240c 0x01 0x00 0x00 0x92a3214 0x02 0x00 0x00 0x92a3220 0x03 0x00 0x00 0x92a3308 0x01 0x00 0x00 0x92a3318 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6040 0x06 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92ba004 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c2044 0x03 0x00 0x00 0x92c2070 0x01 0x00 0x00 0x92c8030 0x01 0x00 0x00 0x92c8048 0x08 0x00 0x00 0x9320344 0x08 0x00 0x00 0x9320370 0x06 0x00 0x00 0x9320480 0x01 0x00 0x00 0x9322400 0x01 0x00 0x00 0x932240c 0x01 0x00 0x00 0x9323214 0x02 0x00 0x00 0x9323220 0x03 0x00 0x00 0x9323308 0x01 0x00 0x00 0x9323318 0x01 0x00 0x00 0x9332100 0x01 0x00 0x00 0x9336040 0x06 0x00 0x00 0x93360b0 0x01 0x00 0x00 0x933a004 0x04 0x00 0x00 0x933e030 0x02 0x00 0x00 0x9341000 0x01 0x00 0x00 0x9342028 0x01 0x00 0x00 0x9342044 0x03 0x00 0x00 0x9342070 0x01 0x00 0x00 0x9348030 0x01 0x00 0x00 0x9348048 0x08 0x00 0x00 0x93a0344 0x08 0x00 0x00 0x93a0370 0x06 0x00 0x00 0x93a0480 0x01 0x00 0x00 0x93a2400 0x01 0x00 0x00 0x93a240c 0x01 0x00 0x00 0x93a3214 0x02 0x00 0x00 0x93a3220 0x03 0x00 0x00 0x93a3308 0x01 0x00 0x00 0x93a3318 0x01 0x00 0x00 0x93b2100 0x01 0x00 0x00 0x93b6040 0x06 0x00 0x00 0x93b60b0 0x01 0x00 0x00 0x93ba004 0x04 0x00 0x00 0x93be030 0x02 0x00 0x00 0x93c1000 0x01 0x00 0x00 0x93c2028 0x01 0x00 0x00 0x93c2044 0x03 0x00 0x00 0x93c2070 0x01 0x00 0x00 0x93c8030 0x01 0x00 0x00 0x93c8048 0x08 0x00 0x00 0x9270080 0x01 0x00 0x00 0x9270310 0x01 0x00 0x00 0x9270400 0x01 0x00 0x00 0x9270410 0x06 0x00 0x00 0x9270430 0x01 0x00 0x00 0x9270440 0x01 0x00 0x00 0x9270448 0x01 0x00 0x00 0x92704a0 0x01 0x00 0x00 0x92704b0 0x01 0x00 0x00 0x92704b8 0x02 0x00 0x00 0x92704d0 0x02 0x00 0x00 0x9271400 0x01 0x00 0x00 0x9271408 0x01 0x00 0x00 0x927341c 0x01 0x00 0x00 0x92753b0 0x01 0x00 0x00 0x9275804 0x01 0x00 0x00 0x9275c1c 0x01 0x00 0x00 0x9275c2c 0x01 0x00 0x00 0x9275c38 0x01 0x00 0x00 0x9276418 0x02 0x00 0x00 0x9279100 0x01 0x00 0x00 0x9279110 0x01 0x00 0x00 0x9279120 0x01 0x00 0x00 0x9279180 0x02 0x00 0x00 0x92f0080 0x01 0x00 0x00 0x92f0310 0x01 0x00 0x00 0x92f0400 0x01 0x00 0x00 0x92f0410 0x06 0x00 0x00 0x92f0430 0x01 0x00 0x00 0x92f0440 0x01 0x00 0x00 0x92f0448 0x01 0x00 0x00 0x92f04a0 0x01 0x00 0x00 0x92f04b0 0x01 0x00 0x00 0x92f04b8 0x02 0x00 0x00 0x92f04d0 0x02 0x00 0x00 0x92f1400 0x01 0x00 0x00 0x92f1408 0x01 0x00 0x00 0x92f341c 0x01 0x00 0x00 0x92f53b0 0x01 0x00 0x00 0x92f5804 0x01 0x00 0x00 0x92f5c1c 0x01 0x00 0x00 0x92f5c2c 0x01 0x00 0x00 0x92f5c38 0x01 0x00 0x00 0x92f6418 0x02 0x00 0x00 0x92f9100 0x01 0x00 0x00 0x92f9110 0x01 0x00 0x00 0x92f9120 0x01 0x00 0x00 0x92f9180 0x02 0x00 0x00 0x9370080 0x01 0x00 0x00 0x9370310 0x01 0x00 0x00 0x9370400 0x01 0x00 0x00 0x9370410 0x06 0x00 0x00 0x9370430 0x01 0x00 0x00 0x9370440 0x01 0x00 0x00 0x9370448 0x01 0x00 0x00 0x93704a0 0x01 0x00 0x00 0x93704b0 0x01 0x00 0x00 0x93704b8 0x02 0x00 0x00 0x93704d0 0x02 0x00 0x00 0x9371400 0x01 0x00 0x00 0x9371408 0x01 0x00 0x00 0x937341c 0x01 0x00 0x00 0x93753b0 0x01 0x00 0x00 0x9375804 0x01 0x00 0x00 0x9375c1c 0x01 0x00 0x00 0x9375c2c 0x01 0x00 0x00 0x9375c38 0x01 0x00 0x00 0x9376418 0x02 0x00 0x00 0x9379100 0x01 0x00 0x00 0x9379110 0x01 0x00 0x00 0x9379120 0x01 0x00 0x00 0x9379180 0x02 0x00 0x00 0x93f0080 0x01 0x00 0x00 0x93f0310 0x01 0x00 0x00 0x93f0400 0x01 0x00 0x00 0x93f0410 0x06 0x00 0x00 0x93f0430 0x01 0x00 0x00 0x93f0440 0x01 0x00 0x00 0x93f0448 0x01 0x00 0x00 0x93f04a0 0x01 0x00 0x00 0x93f04b0 0x01 0x00 0x00 0x93f04b8 0x02 0x00 0x00 0x93f04d0 0x02 0x00 0x00 0x93f1400 0x01 0x00 0x00 0x93f1408 0x01 0x00 0x00 0x93f341c 0x01 0x00 0x00 0x93f53b0 0x01 0x00 0x00 0x93f5804 0x01 0x00 0x00 0x93f5c1c 0x01 0x00 0x00 0x93f5c2c 0x01 0x00 0x00 0x93f5c38 0x01 0x00 0x00 0x93f6418 0x02 0x00 0x00 0x93f9100 0x01 0x00 0x00 0x93f9110 0x01 0x00 0x00 0x93f9120 0x01 0x00 0x00 0x93f9180 0x02 0x00 0x00 0x9260080 0x01 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604b8 0x02 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261400 0x01 0x00 0x00 0x9263410 0x01 0x00 0x00 0x92653b0 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9265b1c 0x01 0x00 0x00 0x9265b2c 0x01 0x00 0x00 0x9265b38 0x01 0x00 0x00 0x9269100 0x01 0x00 0x00 0x9269108 0x01 0x00 0x00 0x9269110 0x01 0x00 0x00 0x9269118 0x01 0x00 0x00 0x9269120 0x01 0x00 0x00 0x9269180 0x02 0x00 0x00 0x92e0080 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04b8 0x02 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x92e1400 0x01 0x00 0x00 0x92e3410 0x01 0x00 0x00 0x92e53b0 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e5b1c 0x01 0x00 0x00 0x92e5b2c 0x01 0x00 0x00 0x92e5b38 0x01 0x00 0x00 0x92e9100 0x01 0x00 0x00 0x92e9108 0x01 0x00 0x00 0x92e9110 0x01 0x00 0x00 0x92e9118 0x01 0x00 0x00 0x92e9120 0x01 0x00 0x00 0x92e9180 0x02 0x00 0x00 0x9360080 0x01 0x00 0x00 0x9360400 0x01 0x00 0x00 0x9360410 0x03 0x00 0x00 0x9360420 0x02 0x00 0x00 0x9360430 0x01 0x00 0x00 0x9360440 0x01 0x00 0x00 0x9360448 0x01 0x00 0x00 0x93604a0 0x01 0x00 0x00 0x93604b0 0x01 0x00 0x00 0x93604b8 0x02 0x00 0x00 0x93604d0 0x02 0x00 0x00 0x9361400 0x01 0x00 0x00 0x9363410 0x01 0x00 0x00 0x93653b0 0x01 0x00 0x00 0x9365804 0x01 0x00 0x00 0x9365b1c 0x01 0x00 0x00 0x9365b2c 0x01 0x00 0x00 0x9365b38 0x01 0x00 0x00 0x9369100 0x01 0x00 0x00 0x9369108 0x01 0x00 0x00 0x9369110 0x01 0x00 0x00 0x9369118 0x01 0x00 0x00 0x9369120 0x01 0x00 0x00 0x9369180 0x02 0x00 0x00 0x93e0080 0x01 0x00 0x00 0x93e0400 0x01 0x00 0x00 0x93e0410 0x03 0x00 0x00 0x93e0420 0x02 0x00 0x00 0x93e0430 0x01 0x00 0x00 0x93e0440 0x01 0x00 0x00 0x93e0448 0x01 0x00 0x00 0x93e04a0 0x01 0x00 0x00 0x93e04b0 0x01 0x00 0x00 0x93e04b8 0x02 0x00 0x00 0x93e04d0 0x02 0x00 0x00 0x93e1400 0x01 0x00 0x00 0x93e3410 0x01 0x00 0x00 0x93e53b0 0x01 0x00 0x00 0x93e5804 0x01 0x00 0x00 0x93e5b1c 0x01 0x00 0x00 0x93e5b2c 0x01 0x00 0x00 0x93e5b38 0x01 0x00 0x00 0x93e9100 0x01 0x00 0x00 0x93e9108 0x01 0x00 0x00 0x93e9110 0x01 0x00 0x00 0x93e9118 0x01 0x00 0x00 0x93e9120 0x01 0x00 0x00 0x93e9180 0x02 0x00 0x00 0x96b0868 0x01 0x00 0x00 0x96b0870 0x01 0x00 0x00 0x96b1004 0x01 0x00 0x00 0x96b100c 0x01 0x00 0x00 0x96b1014 0x01 0x00 0x00 0x96b1204 0x01 0x00 0x00 0x96b120c 0x01 0x00 0x00 0x96b1214 0x01 0x00 0x00 0x96b1504 0x01 0x00 0x00 0x96b150c 0x01 0x00 0x00 0x96b1514 0x01 0x00 0x00 0x96b1604 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96b813c 0x01 0x00 0x00 0x96b8500 0x01 0x00 0x00 0x96b853c 0x01 0x00 0x00 0x96b8a04 0x01 0x00 0x00 0x96b8a18 0x01 0x00 0x00 0x96b8ea8 0x01 0x00 0x00 0x96b9044 0x01 0x00 0x00 0x96b904c 0x01 0x00 0x00 0x96b9054 0x01 0x00 0x00 0x96b905c 0x01 0x00 0x00 0x96b910c 0x02 0x00 0x00 0x96b9204 0x01 0x00 0x00 0x96b920c 0x01 0x00 0x00 0x96b9238 0x01 0x00 0x00 0x96b9240 0x01 0x00 0x00 0x96b926c 0x01 0x00 0x00 0x96b9394 0x01 0x00 0x00 0x96b939c 0x01 0x00 0x00 0x96b9704 0x01 0x00 0x00 0x96b970c 0x01 0x00 0x00 0x96f0868 0x01 0x00 0x00 0x96f0870 0x01 0x00 0x00 0x96f1004 0x01 0x00 0x00 0x96f100c 0x01 0x00 0x00 0x96f1014 0x01 0x00 0x00 0x96f1204 0x01 0x00 0x00 0x96f120c 0x01 0x00 0x00 0x96f1214 0x01 0x00 0x00 0x96f1504 0x01 0x00 0x00 0x96f150c 0x01 0x00 0x00 0x96f1514 0x01 0x00 0x00 0x96f1604 0x01 0x00 0x00 0x96f8100 0x01 0x00 0x00 0x96f813c 0x01 0x00 0x00 0x96f8500 0x01 0x00 0x00 0x96f853c 0x01 0x00 0x00 0x96f8a04 0x01 0x00 0x00 0x96f8a18 0x01 0x00 0x00 0x96f8ea8 0x01 0x00 0x00 0x96f9044 0x01 0x00 0x00 0x96f904c 0x01 0x00 0x00 0x96f9054 0x01 0x00 0x00 0x96f905c 0x01 0x00 0x00 0x96f910c 0x02 0x00 0x00 0x96f9204 0x01 0x00 0x00 0x96f920c 0x01 0x00 0x00 0x96f9238 0x01 0x00 0x00 0x96f9240 0x01 0x00 0x00 0x96f926c 0x01 0x00 0x00 0x96f9394 0x01 0x00 0x00 0x96f939c 0x01 0x00 0x00 0x96f9704 0x01 0x00 0x00 0x96f970c 0x01 0x00 0x00 0x9730868 0x01 0x00 0x00 0x9730870 0x01 0x00 0x00 0x9731004 0x01 0x00 0x00 0x973100c 0x01 0x00 0x00 0x9731014 0x01 0x00 0x00 0x9731204 0x01 0x00 0x00 0x973120c 0x01 0x00 0x00 0x9731214 0x01 0x00 0x00 0x9731504 0x01 0x00 0x00 0x973150c 0x01 0x00 0x00 0x9731514 0x01 0x00 0x00 0x9731604 0x01 0x00 0x00 0x9738100 0x01 0x00 0x00 0x973813c 0x01 0x00 0x00 0x9738500 0x01 0x00 0x00 0x973853c 0x01 0x00 0x00 0x9738a04 0x01 0x00 0x00 0x9738a18 0x01 0x00 0x00 0x9738ea8 0x01 0x00 0x00 0x9739044 0x01 0x00 0x00 0x973904c 0x01 0x00 0x00 0x9739054 0x01 0x00 0x00 0x973905c 0x01 0x00 0x00 0x973910c 0x02 0x00 0x00 0x9739204 0x01 0x00 0x00 0x973920c 0x01 0x00 0x00 0x9739238 0x01 0x00 0x00 0x9739240 0x01 0x00 0x00 0x973926c 0x01 0x00 0x00 0x9739394 0x01 0x00 0x00 0x973939c 0x01 0x00 0x00 0x9739704 0x01 0x00 0x00 0x973970c 0x01 0x00 0x00 0x9770868 0x01 0x00 0x00 0x9770870 0x01 0x00 0x00 0x9771004 0x01 0x00 0x00 0x977100c 0x01 0x00 0x00 0x9771014 0x01 0x00 0x00 0x9771204 0x01 0x00 0x00 0x977120c 0x01 0x00 0x00 0x9771214 0x01 0x00 0x00 0x9771504 0x01 0x00 0x00 0x977150c 0x01 0x00 0x00 0x9771514 0x01 0x00 0x00 0x9771604 0x01 0x00 0x00 0x9778100 0x01 0x00 0x00 0x977813c 0x01 0x00 0x00 0x9778500 0x01 0x00 0x00 0x977853c 0x01 0x00 0x00 0x9778a04 0x01 0x00 0x00 0x9778a18 0x01 0x00 0x00 0x9778ea8 0x01 0x00 0x00 0x9779044 0x01 0x00 0x00 0x977904c 0x01 0x00 0x00 0x9779054 0x01 0x00 0x00 0x977905c 0x01 0x00 0x00 0x977910c 0x02 0x00 0x00 0x9779204 0x01 0x00 0x00 0x977920c 0x01 0x00 0x00 0x9779238 0x01 0x00 0x00 0x9779240 0x01 0x00 0x00 0x977926c 0x01 0x00 0x00 0x9779394 0x01 0x00 0x00 0x977939c 0x01 0x00 0x00 0x9779704 0x01 0x00 0x00 0x977970c 0x01 0x00 0x00 0x910d100 0x03 0x00 0x00 0x914d100 0x03 0x00 0x00 0x918d100 0x04 0x00 0x00 0x91a5100 0x01 0x00 0x00 0x91ad100 0x01 0x00 0x00 0x177004 0x01 0x00 0x00 0x177008 0x01 0x00 0x00 0x17700c 0x01 0x00 0x00 0x177010 0x01 0x00 0x00 0x177014 0x01 0x00 0x00 0x177018 0x01 0x00 0x00 0x17701c 0x01 0x00 0x00 0x177020 0x01 0x00 0x00 0x17705c 0x01 0x00 0x00 0x177060 0x01 0x00 0x00 0x177064 0x01 0x00 0x00 0x177068 0x01 0x00 0x00 0x17709c 0x01 0x00 0x00 0x1770b8 0x01 0x00 0x00 0x610110 0x05 0x00>;
			};

			link_list@4 {
				qcom,data-sink = "sram";
				qcom,curr-link-list = <0x04>;
				qcom,link-list = <0x00 0x9050078 0x01 0x00 0x00 0x9050110 0x08 0x00 0x00 0x9080058 0x02 0x00 0x00 0x90800c8 0x01 0x00 0x00 0x90800d4 0x01 0x00 0x00 0x90800e0 0x01 0x00 0x00 0x90800ec 0x01 0x00 0x00 0x90800f8 0x01 0x00 0x00 0x9084030 0x01 0x00 0x00 0x9084038 0x02 0x00 0x00 0x90840e4 0x01 0x00 0x00 0x90840f4 0x01 0x00 0x00 0x9084104 0x02 0x00 0x00 0x9084194 0x01 0x00 0x00 0x9084804 0x01 0x00 0x00 0x908480c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x9084850 0x02 0x00 0x00 0x9084860 0x03 0x00 0x00 0x9084888 0x01 0x00 0x00 0x908488c 0x01 0x00 0x00 0x9084900 0x01 0x00 0x00 0x908409c 0x01 0x00 0x00 0x90840a0 0x01 0x00 0x00 0x908426c 0x01 0x00 0x00 0x908439c 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x90ba280 0x01 0x00 0x00 0x90ba288 0x07 0x00 0x00 0x9258610 0x04 0x00 0x00 0x92d8610 0x04 0x00 0x00 0x9358610 0x04 0x00 0x00 0x93d8610 0x04 0x00 0x00 0x9220344 0x08 0x00 0x00 0x9220370 0x06 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9222400 0x01 0x00 0x00 0x922240c 0x01 0x00 0x00 0x9223214 0x02 0x00 0x00 0x9223220 0x03 0x00 0x00 0x9223308 0x01 0x00 0x00 0x9223318 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9236040 0x06 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x923a004 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9242044 0x03 0x00 0x00 0x9242070 0x01 0x00 0x00 0x9248030 0x01 0x00 0x00 0x9248048 0x08 0x00 0x00 0x92a0344 0x08 0x00 0x00 0x92a0370 0x06 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92a2400 0x01 0x00 0x00 0x92a240c 0x01 0x00 0x00 0x92a3214 0x02 0x00 0x00 0x92a3220 0x03 0x00 0x00 0x92a3308 0x01 0x00 0x00 0x92a3318 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6040 0x06 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92ba004 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c2044 0x03 0x00 0x00 0x92c2070 0x01 0x00 0x00 0x92c8030 0x01 0x00 0x00 0x92c8048 0x08 0x00 0x00 0x9320344 0x08 0x00 0x00 0x9320370 0x06 0x00 0x00 0x9320480 0x01 0x00 0x00 0x9322400 0x01 0x00 0x00 0x932240c 0x01 0x00 0x00 0x9323214 0x02 0x00 0x00 0x9323220 0x03 0x00 0x00 0x9323308 0x01 0x00 0x00 0x9323318 0x01 0x00 0x00 0x9332100 0x01 0x00 0x00 0x9336040 0x06 0x00 0x00 0x93360b0 0x01 0x00 0x00 0x933a004 0x04 0x00 0x00 0x933e030 0x02 0x00 0x00 0x9341000 0x01 0x00 0x00 0x9342028 0x01 0x00 0x00 0x9342044 0x03 0x00 0x00 0x9342070 0x01 0x00 0x00 0x9348030 0x01 0x00 0x00 0x9348048 0x08 0x00 0x00 0x93a0344 0x08 0x00 0x00 0x93a0370 0x06 0x00 0x00 0x93a0480 0x01 0x00 0x00 0x93a2400 0x01 0x00 0x00 0x93a240c 0x01 0x00 0x00 0x93a3214 0x02 0x00 0x00 0x93a3220 0x03 0x00 0x00 0x93a3308 0x01 0x00 0x00 0x93a3318 0x01 0x00 0x00 0x93b2100 0x01 0x00 0x00 0x93b6040 0x06 0x00 0x00 0x93b60b0 0x01 0x00 0x00 0x93ba004 0x04 0x00 0x00 0x93be030 0x02 0x00 0x00 0x93c1000 0x01 0x00 0x00 0x93c2028 0x01 0x00 0x00 0x93c2044 0x03 0x00 0x00 0x93c2070 0x01 0x00 0x00 0x93c8030 0x01 0x00 0x00 0x93c8048 0x08 0x00 0x00 0x9270080 0x01 0x00 0x00 0x9270310 0x01 0x00 0x00 0x9270400 0x01 0x00 0x00 0x9270410 0x06 0x00 0x00 0x9270430 0x01 0x00 0x00 0x9270440 0x01 0x00 0x00 0x9270448 0x01 0x00 0x00 0x92704a0 0x01 0x00 0x00 0x92704b0 0x01 0x00 0x00 0x92704b8 0x02 0x00 0x00 0x92704d0 0x02 0x00 0x00 0x9271400 0x01 0x00 0x00 0x9271408 0x01 0x00 0x00 0x927341c 0x01 0x00 0x00 0x92753b0 0x01 0x00 0x00 0x9275804 0x01 0x00 0x00 0x9275c1c 0x01 0x00 0x00 0x9275c2c 0x01 0x00 0x00 0x9275c38 0x01 0x00 0x00 0x9276418 0x02 0x00 0x00 0x9279100 0x01 0x00 0x00 0x9279110 0x01 0x00 0x00 0x9279120 0x01 0x00 0x00 0x9279180 0x02 0x00 0x00 0x92f0080 0x01 0x00 0x00 0x92f0310 0x01 0x00 0x00 0x92f0400 0x01 0x00 0x00 0x92f0410 0x06 0x00 0x00 0x92f0430 0x01 0x00 0x00 0x92f0440 0x01 0x00 0x00 0x92f0448 0x01 0x00 0x00 0x92f04a0 0x01 0x00 0x00 0x92f04b0 0x01 0x00 0x00 0x92f04b8 0x02 0x00 0x00 0x92f04d0 0x02 0x00 0x00 0x92f1400 0x01 0x00 0x00 0x92f1408 0x01 0x00 0x00 0x92f341c 0x01 0x00 0x00 0x92f53b0 0x01 0x00 0x00 0x92f5804 0x01 0x00 0x00 0x92f5c1c 0x01 0x00 0x00 0x92f5c2c 0x01 0x00 0x00 0x92f5c38 0x01 0x00 0x00 0x92f6418 0x02 0x00 0x00 0x92f9100 0x01 0x00 0x00 0x92f9110 0x01 0x00 0x00 0x92f9120 0x01 0x00 0x00 0x92f9180 0x02 0x00 0x00 0x9370080 0x01 0x00 0x00 0x9370310 0x01 0x00 0x00 0x9370400 0x01 0x00 0x00 0x9370410 0x06 0x00 0x00 0x9370430 0x01 0x00 0x00 0x9370440 0x01 0x00 0x00 0x9370448 0x01 0x00 0x00 0x93704a0 0x01 0x00 0x00 0x93704b0 0x01 0x00 0x00 0x93704b8 0x02 0x00 0x00 0x93704d0 0x02 0x00 0x00 0x9371400 0x01 0x00 0x00 0x9371408 0x01 0x00 0x00 0x937341c 0x01 0x00 0x00 0x93753b0 0x01 0x00 0x00 0x9375804 0x01 0x00 0x00 0x9375c1c 0x01 0x00 0x00 0x9375c2c 0x01 0x00 0x00 0x9375c38 0x01 0x00 0x00 0x9376418 0x02 0x00 0x00 0x9379100 0x01 0x00 0x00 0x9379110 0x01 0x00 0x00 0x9379120 0x01 0x00 0x00 0x9379180 0x02 0x00 0x00 0x93f0080 0x01 0x00 0x00 0x93f0310 0x01 0x00 0x00 0x93f0400 0x01 0x00 0x00 0x93f0410 0x06 0x00 0x00 0x93f0430 0x01 0x00 0x00 0x93f0440 0x01 0x00 0x00 0x93f0448 0x01 0x00 0x00 0x93f04a0 0x01 0x00 0x00 0x93f04b0 0x01 0x00 0x00 0x93f04b8 0x02 0x00 0x00 0x93f04d0 0x02 0x00 0x00 0x93f1400 0x01 0x00 0x00 0x93f1408 0x01 0x00 0x00 0x93f341c 0x01 0x00 0x00 0x93f53b0 0x01 0x00 0x00 0x93f5804 0x01 0x00 0x00 0x93f5c1c 0x01 0x00 0x00 0x93f5c2c 0x01 0x00 0x00 0x93f5c38 0x01 0x00 0x00 0x93f6418 0x02 0x00 0x00 0x93f9100 0x01 0x00 0x00 0x93f9110 0x01 0x00 0x00 0x93f9120 0x01 0x00 0x00 0x93f9180 0x02 0x00 0x00 0x9260080 0x01 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604b8 0x02 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261400 0x01 0x00 0x00 0x9263410 0x01 0x00 0x00 0x92653b0 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9265b1c 0x01 0x00 0x00 0x9265b2c 0x01 0x00 0x00 0x9265b38 0x01 0x00 0x00 0x9269100 0x01 0x00 0x00 0x9269108 0x01 0x00 0x00 0x9269110 0x01 0x00 0x00 0x9269118 0x01 0x00 0x00 0x9269120 0x01 0x00 0x00 0x9269180 0x02 0x00 0x00 0x92e0080 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04b8 0x02 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x92e1400 0x01 0x00 0x00 0x92e3410 0x01 0x00 0x00 0x92e53b0 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e5b1c 0x01 0x00 0x00 0x92e5b2c 0x01 0x00 0x00 0x92e5b38 0x01 0x00 0x00 0x92e9100 0x01 0x00 0x00 0x92e9108 0x01 0x00 0x00 0x92e9110 0x01 0x00 0x00 0x92e9118 0x01 0x00 0x00 0x92e9120 0x01 0x00 0x00 0x92e9180 0x02 0x00 0x00 0x9360080 0x01 0x00 0x00 0x9360400 0x01 0x00 0x00 0x9360410 0x03 0x00 0x00 0x9360420 0x02 0x00 0x00 0x9360430 0x01 0x00 0x00 0x9360440 0x01 0x00 0x00 0x9360448 0x01 0x00 0x00 0x93604a0 0x01 0x00 0x00 0x93604b0 0x01 0x00 0x00 0x93604b8 0x02 0x00 0x00 0x93604d0 0x02 0x00 0x00 0x9361400 0x01 0x00 0x00 0x9363410 0x01 0x00 0x00 0x93653b0 0x01 0x00 0x00 0x9365804 0x01 0x00 0x00 0x9365b1c 0x01 0x00 0x00 0x9365b2c 0x01 0x00 0x00 0x9365b38 0x01 0x00 0x00 0x9369100 0x01 0x00 0x00 0x9369108 0x01 0x00 0x00 0x9369110 0x01 0x00 0x00 0x9369118 0x01 0x00 0x00 0x9369120 0x01 0x00 0x00 0x9369180 0x02 0x00 0x00 0x93e0080 0x01 0x00 0x00 0x93e0400 0x01 0x00 0x00 0x93e0410 0x03 0x00 0x00 0x93e0420 0x02 0x00 0x00 0x93e0430 0x01 0x00 0x00 0x93e0440 0x01 0x00 0x00 0x93e0448 0x01 0x00 0x00 0x93e04a0 0x01 0x00 0x00 0x93e04b0 0x01 0x00 0x00 0x93e04b8 0x02 0x00 0x00 0x93e04d0 0x02 0x00 0x00 0x93e1400 0x01 0x00 0x00 0x93e3410 0x01 0x00 0x00 0x93e53b0 0x01 0x00 0x00 0x93e5804 0x01 0x00 0x00 0x93e5b1c 0x01 0x00 0x00 0x93e5b2c 0x01 0x00 0x00 0x93e5b38 0x01 0x00 0x00 0x93e9100 0x01 0x00 0x00 0x93e9108 0x01 0x00 0x00 0x93e9110 0x01 0x00 0x00 0x93e9118 0x01 0x00 0x00 0x93e9120 0x01 0x00 0x00 0x93e9180 0x02 0x00 0x00 0x96b0868 0x01 0x00 0x00 0x96b0870 0x01 0x00 0x00 0x96b1004 0x01 0x00 0x00 0x96b100c 0x01 0x00 0x00 0x96b1014 0x01 0x00 0x00 0x96b1204 0x01 0x00 0x00 0x96b120c 0x01 0x00 0x00 0x96b1214 0x01 0x00 0x00 0x96b1504 0x01 0x00 0x00 0x96b150c 0x01 0x00 0x00 0x96b1514 0x01 0x00 0x00 0x96b1604 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96b813c 0x01 0x00 0x00 0x96b8500 0x01 0x00 0x00 0x96b853c 0x01 0x00 0x00 0x96b8a04 0x01 0x00 0x00 0x96b8a18 0x01 0x00 0x00 0x96b8ea8 0x01 0x00 0x00 0x96b9044 0x01 0x00 0x00 0x96b904c 0x01 0x00 0x00 0x96b9054 0x01 0x00 0x00 0x96b905c 0x01 0x00 0x00 0x96b910c 0x02 0x00 0x00 0x96b9204 0x01 0x00 0x00 0x96b920c 0x01 0x00 0x00 0x96b9238 0x01 0x00 0x00 0x96b9240 0x01 0x00 0x00 0x96b926c 0x01 0x00 0x00 0x96b9394 0x01 0x00 0x00 0x96b939c 0x01 0x00 0x00 0x96b9704 0x01 0x00 0x00 0x96b970c 0x01 0x00 0x00 0x96f0868 0x01 0x00 0x00 0x96f0870 0x01 0x00 0x00 0x96f1004 0x01 0x00 0x00 0x96f100c 0x01 0x00 0x00 0x96f1014 0x01 0x00 0x00 0x96f1204 0x01 0x00 0x00 0x96f120c 0x01 0x00 0x00 0x96f1214 0x01 0x00 0x00 0x96f1504 0x01 0x00 0x00 0x96f150c 0x01 0x00 0x00 0x96f1514 0x01 0x00 0x00 0x96f1604 0x01 0x00 0x00 0x96f8100 0x01 0x00 0x00 0x96f813c 0x01 0x00 0x00 0x96f8500 0x01 0x00 0x00 0x96f853c 0x01 0x00 0x00 0x96f8a04 0x01 0x00 0x00 0x96f8a18 0x01 0x00 0x00 0x96f8ea8 0x01 0x00 0x00 0x96f9044 0x01 0x00 0x00 0x96f904c 0x01 0x00 0x00 0x96f9054 0x01 0x00 0x00 0x96f905c 0x01 0x00 0x00 0x96f910c 0x02 0x00 0x00 0x96f9204 0x01 0x00 0x00 0x96f920c 0x01 0x00 0x00 0x96f9238 0x01 0x00 0x00 0x96f9240 0x01 0x00 0x00 0x96f926c 0x01 0x00 0x00 0x96f9394 0x01 0x00 0x00 0x96f939c 0x01 0x00 0x00 0x96f9704 0x01 0x00 0x00 0x96f970c 0x01 0x00 0x00 0x9730868 0x01 0x00 0x00 0x9730870 0x01 0x00 0x00 0x9731004 0x01 0x00 0x00 0x973100c 0x01 0x00 0x00 0x9731014 0x01 0x00 0x00 0x9731204 0x01 0x00 0x00 0x973120c 0x01 0x00 0x00 0x9731214 0x01 0x00 0x00 0x9731504 0x01 0x00 0x00 0x973150c 0x01 0x00 0x00 0x9731514 0x01 0x00 0x00 0x9731604 0x01 0x00 0x00 0x9738100 0x01 0x00 0x00 0x973813c 0x01 0x00 0x00 0x9738500 0x01 0x00 0x00 0x973853c 0x01 0x00 0x00 0x9738a04 0x01 0x00 0x00 0x9738a18 0x01 0x00 0x00 0x9738ea8 0x01 0x00 0x00 0x9739044 0x01 0x00 0x00 0x973904c 0x01 0x00 0x00 0x9739054 0x01 0x00 0x00 0x973905c 0x01 0x00 0x00 0x973910c 0x02 0x00 0x00 0x9739204 0x01 0x00 0x00 0x973920c 0x01 0x00 0x00 0x9739238 0x01 0x00 0x00 0x9739240 0x01 0x00 0x00 0x973926c 0x01 0x00 0x00 0x9739394 0x01 0x00 0x00 0x973939c 0x01 0x00 0x00 0x9739704 0x01 0x00 0x00 0x973970c 0x01 0x00 0x00 0x9770868 0x01 0x00 0x00 0x9770870 0x01 0x00 0x00 0x9771004 0x01 0x00 0x00 0x977100c 0x01 0x00 0x00 0x9771014 0x01 0x00 0x00 0x9771204 0x01 0x00 0x00 0x977120c 0x01 0x00 0x00 0x9771214 0x01 0x00 0x00 0x9771504 0x01 0x00 0x00 0x977150c 0x01 0x00 0x00 0x9771514 0x01 0x00 0x00 0x9771604 0x01 0x00 0x00 0x9778100 0x01 0x00 0x00 0x977813c 0x01 0x00 0x00 0x9778500 0x01 0x00 0x00 0x977853c 0x01 0x00 0x00 0x9778a04 0x01 0x00 0x00 0x9778a18 0x01 0x00 0x00 0x9778ea8 0x01 0x00 0x00 0x9779044 0x01 0x00 0x00 0x977904c 0x01 0x00 0x00 0x9779054 0x01 0x00 0x00 0x977905c 0x01 0x00 0x00 0x977910c 0x02 0x00 0x00 0x9779204 0x01 0x00 0x00 0x977920c 0x01 0x00 0x00 0x9779238 0x01 0x00 0x00 0x9779240 0x01 0x00 0x00 0x977926c 0x01 0x00 0x00 0x9779394 0x01 0x00 0x00 0x977939c 0x01 0x00 0x00 0x9779704 0x01 0x00 0x00 0x977970c 0x01 0x00 0x00 0x910d100 0x03 0x00 0x00 0x914d100 0x03 0x00 0x00 0x918d100 0x04 0x00 0x00 0x91a5100 0x01 0x00 0x00 0x91ad100 0x01 0x00 0x00 0x177004 0x01 0x00 0x00 0x177008 0x01 0x00 0x00 0x17700c 0x01 0x00 0x00 0x177010 0x01 0x00 0x00 0x177014 0x01 0x00 0x00 0x177018 0x01 0x00 0x00 0x17701c 0x01 0x00 0x00 0x177020 0x01 0x00 0x00 0x17705c 0x01 0x00 0x00 0x177060 0x01 0x00 0x00 0x177064 0x01 0x00 0x00 0x177068 0x01 0x00 0x00 0x17709c 0x01 0x00 0x00 0x1770b8 0x01 0x00 0x00 0x610110 0x05 0x00 0x00 0x1741008 0x01 0x00 0x02 0x09 0x00 0x00 0x00 0x1741010 0x01 0x00 0x00 0x1741014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1740010 0x01 0x00 0x00 0x1740020 0x08 0x00 0x00 0x174c048 0x01 0x00 0x00 0x169e008 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x169e010 0x01 0x00 0x00 0x169e014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1680010 0x01 0x00 0x00 0x1680020 0x08 0x00 0x00 0x1680248 0x01 0x00 0x00 0x16e6008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16e6010 0x01 0x00 0x00 0x16e6014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1706008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1706010 0x01 0x00 0x00 0x1706014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1706088 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1706090 0x01 0x00 0x00 0x1706094 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1706108 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1706110 0x01 0x00 0x00 0x1706114 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1706188 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1706190 0x01 0x00 0x00 0x1706194 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x16e0010 0x01 0x00 0x00 0x16e0020 0x08 0x00 0x00 0x16e8048 0x01 0x00 0x00 0x1700010 0x01 0x00 0x00 0x1700020 0x08 0x00 0x00 0x170b048 0x01 0x00 0x00 0x17a00104 0x1d 0x00 0x00 0x17a00204 0x1d 0x00>;
			};

			link_list@3 {
				qcom,data-sink = "sram";
				qcom,curr-link-list = <0x03>;
				qcom,link-list = <0x00 0x1510008 0x01 0x00 0x02 0x09 0x00 0x00 0x00 0x1510010 0x01 0x00 0x00 0x1510014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1510088 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1510090 0x01 0x00 0x00 0x1510094 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1511008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1511010 0x01 0x00 0x00 0x1511014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1512008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1512010 0x01 0x00 0x00 0x1512014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1513008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1513010 0x01 0x00 0x00 0x1513014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1514008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1514010 0x01 0x00 0x00 0x1514014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1500010 0x01 0x00 0x00 0x1500020 0x08 0x00 0x00 0x1500248 0x02 0x00 0x00 0x1500258 0x01 0x00 0x00 0x1500448 0x01 0x00 0x00 0x18200400 0x01 0x00 0x00 0x18200404 0x01 0x00 0x00 0x18200408 0x01 0x00 0x00 0x18200038 0x01 0x00 0x00 0x18200040 0x01 0x00 0x00 0x18200048 0x01 0x00 0x00 0x18220038 0x01 0x00 0x00 0x18220040 0x01 0x00 0x00 0x182200d0 0x01 0x00 0x00 0x18200030 0x01 0x00 0x00 0x18200010 0x01 0x00 0x00 0x1822000c 0x01 0x00 0x00 0x18220d14 0x01 0x00 0x00 0x18220fb4 0x01 0x00 0x00 0x18221254 0x01 0x00 0x00 0x182214f4 0x01 0x00 0x00 0x18221794 0x01 0x00 0x00 0x18221a34 0x01 0x00 0x00 0x18221cd4 0x01 0x00 0x00 0x18221f74 0x01 0x00 0x00 0x18220d18 0x01 0x00 0x00 0x18220fb8 0x01 0x00 0x00 0x18221258 0x01 0x00 0x00 0x182214f8 0x01 0x00 0x00 0x18221798 0x01 0x00 0x00 0x18221a38 0x01 0x00 0x00 0x18221cd8 0x01 0x00 0x00 0x18221f78 0x01 0x00 0x00 0x18220d00 0x01 0x00 0x00 0x18220d04 0x01 0x00 0x00 0x18220d1c 0x01 0x00 0x00 0x18220fbc 0x01 0x00 0x00 0x1822125c 0x01 0x00 0x00 0x182214fc 0x01 0x00 0x00 0x1822179c 0x01 0x00 0x00 0x18221a3c 0x01 0x00 0x00 0x18221cdc 0x01 0x00 0x00 0x18221f7c 0x01 0x00 0x00 0x18221274 0x01 0x00 0x00 0x18221288 0x01 0x00 0x00 0x1822129c 0x01 0x00 0x00 0x182212b0 0x01 0x00 0x00 0x182212c4 0x01 0x00 0x00 0x182212d8 0x01 0x00 0x00 0x182212ec 0x01 0x00 0x00 0x18221300 0x01 0x00 0x00 0x18221314 0x01 0x00 0x00 0x18221328 0x01 0x00 0x00 0x1822133c 0x01 0x00 0x00 0x18221350 0x01 0x00 0x00 0x18221364 0x01 0x00 0x00 0x18221378 0x01 0x00 0x00 0x1822138c 0x01 0x00 0x00 0x182213a0 0x01 0x00 0x00 0x18221514 0x01 0x00 0x00 0x18221528 0x01 0x00 0x00 0x1822153c 0x01 0x00 0x00 0x18221550 0x01 0x00 0x00 0x18221564 0x01 0x00 0x00 0x18221578 0x01 0x00 0x00 0x1822158c 0x01 0x00 0x00 0x182215a0 0x01 0x00 0x00 0x182215b4 0x01 0x00 0x00 0x182215c8 0x01 0x00 0x00 0x182215dc 0x01 0x00 0x00 0x182215f0 0x01 0x00 0x00 0x18221604 0x01 0x00 0x00 0x18221618 0x01 0x00 0x00 0x1822162c 0x01 0x00 0x00 0x18221640 0x01 0x00 0x00 0x182217b4 0x01 0x00 0x00 0x182217c8 0x01 0x00 0x00 0x182217dc 0x01 0x00 0x00 0x182217f0 0x01 0x00 0x00 0x18221804 0x01 0x00 0x00 0x18221818 0x01 0x00 0x00 0x1822182c 0x01 0x00 0x00 0x18221840 0x01 0x00 0x00 0x18221854 0x01 0x00 0x00 0x18221868 0x01 0x00 0x00 0x1822187c 0x01 0x00 0x00 0x18221890 0x01 0x00 0x00 0x182218a4 0x01 0x00 0x00 0x182218b8 0x01 0x00 0x00 0x182218cc 0x01 0x00 0x00 0x182218e0 0x01 0x00 0x00 0x18221a54 0x01 0x00 0x00 0x18221a68 0x01 0x00 0x00 0x18221a7c 0x01 0x00 0x00 0x18221a90 0x01 0x00 0x00 0x18221aa4 0x01 0x00 0x00 0x18221ab8 0x01 0x00 0x00 0x18221acc 0x01 0x00 0x00 0x18221ae0 0x01 0x00 0x00 0x18221af4 0x01 0x00 0x00 0x18221b08 0x01 0x00 0x00 0x18221b1c 0x01 0x00 0x00 0x18221b30 0x01 0x00 0x00 0x18221b44 0x01 0x00 0x00 0x18221b58 0x01 0x00 0x00 0x18221b6c 0x01 0x00 0x00 0x18221b80 0x01 0x00 0x00 0x18221cf4 0x01 0x00 0x00 0x18221d08 0x01 0x00 0x00 0x18221d1c 0x01 0x00 0x00 0x18221d30 0x01 0x00 0x00 0x18221d44 0x01 0x00 0x00 0x18221d58 0x01 0x00 0x00 0x18221d6c 0x01 0x00 0x00 0x18221d80 0x01 0x00 0x00 0x18221d94 0x01 0x00 0x00 0x18221da8 0x01 0x00 0x00 0x18221dbc 0x01 0x00 0x00 0x18221dd0 0x01 0x00 0x00 0x18221de4 0x01 0x00 0x00 0x18221df8 0x01 0x00 0x00 0x18221e0c 0x01 0x00 0x00 0x18221e20 0x01 0x00 0x00 0x18221f94 0x01 0x00 0x00 0x18221fa8 0x01 0x00 0x00 0x18221fbc 0x01 0x00 0x00 0x18221fd0 0x01 0x00 0x00 0x18221fe4 0x01 0x00 0x00 0x18221ff8 0x01 0x00 0x00 0x1822200c 0x01 0x00 0x00 0x18222020 0x01 0x00 0x00 0x18222034 0x01 0x00 0x00 0x18222048 0x01 0x00 0x00 0x1822205c 0x01 0x00 0x00 0x18222070 0x01 0x00 0x00 0x18222084 0x01 0x00 0x00 0x18222098 0x01 0x00 0x00 0x182220ac 0x01 0x00 0x00 0x182220c0 0x01 0x00 0x00 0x18221278 0x01 0x00 0x00 0x1822128c 0x01 0x00 0x00 0x182212a0 0x01 0x00 0x00 0x182212b4 0x01 0x00 0x00 0x182212c8 0x01 0x00 0x00 0x182212dc 0x01 0x00 0x00 0x182212f0 0x01 0x00 0x00 0x18221304 0x01 0x00 0x00 0x18221318 0x01 0x00 0x00 0x1822132c 0x01 0x00 0x00 0x18221340 0x01 0x00 0x00 0x18221354 0x01 0x00 0x00 0x18221368 0x01 0x00 0x00 0x1822137c 0x01 0x00 0x00 0x18221390 0x01 0x00 0x00 0x182213a4 0x01 0x00 0x00 0x18221518 0x01 0x00 0x00 0x1822152c 0x01 0x00 0x00 0x18221540 0x01 0x00 0x00 0x18221554 0x01 0x00 0x00 0x18221568 0x01 0x00 0x00 0x1822157c 0x01 0x00 0x00 0x18221590 0x01 0x00 0x00 0x182215a4 0x01 0x00 0x00 0x182215b8 0x01 0x00 0x00 0x182215cc 0x01 0x00 0x00 0x182215e0 0x01 0x00 0x00 0x182215f4 0x01 0x00 0x00 0x18221608 0x01 0x00 0x00 0x1822161c 0x01 0x00 0x00 0x18221630 0x01 0x00 0x00 0x18221644 0x01 0x00 0x00 0x182217b8 0x01 0x00 0x00 0x182217cc 0x01 0x00 0x00 0x182217e0 0x01 0x00 0x00 0x182217f4 0x01 0x00 0x00 0x18221808 0x01 0x00 0x00 0x1822181c 0x01 0x00 0x00 0x18221830 0x01 0x00 0x00 0x18221844 0x01 0x00 0x00 0x18221858 0x01 0x00 0x00 0x1822186c 0x01 0x00 0x00 0x18221880 0x01 0x00 0x00 0x18221894 0x01 0x00 0x00 0x182218a8 0x01 0x00 0x00 0x182218bc 0x01 0x00 0x00 0x182218d0 0x01 0x00 0x00 0x182218e4 0x01 0x00 0x00 0x18221a58 0x01 0x00 0x00 0x18221a6c 0x01 0x00 0x00 0x18221a80 0x01 0x00 0x00 0x18221a94 0x01 0x00 0x00 0x18221aa8 0x01 0x00 0x00 0x18221abc 0x01 0x00 0x00 0x18221ad0 0x01 0x00 0x00 0x18221ae4 0x01 0x00 0x00 0x18221af8 0x01 0x00 0x00 0x18221b0c 0x01 0x00 0x00 0x18221b20 0x01 0x00 0x00 0x18221b34 0x01 0x00 0x00 0x18221b48 0x01 0x00 0x00 0x18221b5c 0x01 0x00 0x00 0x18221b70 0x01 0x00 0x00 0x18221b84 0x01 0x00 0x00 0x18221cf8 0x01 0x00 0x00 0x18221d0c 0x01 0x00 0x00 0x18221d20 0x01 0x00 0x00 0x18221d34 0x01 0x00 0x00 0x18221d48 0x01 0x00 0x00 0x18221d5c 0x01 0x00 0x00 0x18221d70 0x01 0x00 0x00 0x18221d84 0x01 0x00 0x00 0x18221d98 0x01 0x00 0x00 0x18221dac 0x01 0x00 0x00 0x18221dc0 0x01 0x00 0x00 0x18221dd4 0x01 0x00 0x00 0x18221de8 0x01 0x00 0x00 0x18221dfc 0x01 0x00 0x00 0x18221e10 0x01 0x00 0x00 0x18221e24 0x01 0x00 0x00 0x18221f98 0x01 0x00 0x00 0x18221fac 0x01 0x00 0x00 0x18221fc0 0x01 0x00 0x00 0x18221fd4 0x01 0x00 0x00 0x18221fe8 0x01 0x00 0x00 0x18221ffc 0x01 0x00 0x00 0x18222010 0x01 0x00 0x00 0x18222024 0x01 0x00 0x00 0x18222038 0x01 0x00 0x00 0x1822204c 0x01 0x00 0x00 0x18222060 0x01 0x00 0x00 0x18222074 0x01 0x00 0x00 0x18222088 0x01 0x00 0x00 0x1822209c 0x01 0x00 0x00 0x182220b0 0x01 0x00 0x00 0x182220c4 0x01 0x00 0x01 0x18280000 0x0f 0x00 0x00 0x18280000 0x01 0x00 0x01 0x18280020 0x00 0x00 0x00 0x18280020 0x01 0x00 0x01 0x1828001c 0x00 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x400 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x800 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0xc00 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x1000 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x1400 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x1800 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x1c00 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x2000 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x2400 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x2800 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x2c00 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x3000 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x3400 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x3800 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x3c00 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x18280020 0x40000 0x00 0x00 0x18280020 0x01 0x00 0x01 0x1828001c 0x00 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x400 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x8000 0x00 0x00 0x1828001c 0x01 0x00 0x02 0x20 0x00 0x00 0x00 0x18280038 0x01 0x00 0x02 0x01 0x00 0x00 0x01 0x18282000 0x0f 0x00 0x00 0x18282000 0x01 0x00 0x01 0x18282020 0x00 0x00 0x00 0x18282020 0x01 0x00 0x01 0x1828201c 0x00 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x400 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x800 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0xc00 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x1000 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x1400 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x1800 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x1c00 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x2000 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x2400 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x2800 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x2c00 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x3000 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x3400 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x3800 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x3c00 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x18282020 0x40000 0x00 0x00 0x18282020 0x01 0x00 0x01 0x1828201c 0x00 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x400 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x8000 0x00 0x00 0x1828201c 0x01 0x00 0x02 0x20 0x00 0x00 0x00 0x18282038 0x01 0x00 0x02 0x01 0x00 0x00 0x01 0x18284000 0x0f 0x00 0x00 0x18284000 0x01 0x00 0x01 0x18284020 0x00 0x00 0x00 0x18284020 0x01 0x00 0x01 0x1828401c 0x00 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x400 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x800 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0xc00 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x1000 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x1400 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x1800 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x1c00 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x2000 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x2400 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x2800 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x2c00 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x3000 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x3400 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x3800 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x3c00 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x18284020 0x40000 0x00 0x00 0x18284020 0x01 0x00 0x01 0x1828401c 0x00 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x400 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x8000 0x00 0x00 0x1828401c 0x01 0x00 0x02 0x20 0x00 0x00 0x00 0x18284038 0x01 0x00 0x02 0x01 0x00 0x00 0x01 0x18286000 0x0f 0x00 0x00 0x18286000 0x01 0x00 0x01 0x18286020 0x00 0x00 0x00 0x18286020 0x01 0x00 0x01 0x1828601c 0x00 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x400 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x800 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0xc00 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x1000 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x1400 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x1800 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x1c00 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x2000 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x2400 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x2800 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x2c00 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x3000 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x3400 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x3800 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x3c00 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x18286020 0x40000 0x00 0x00 0x18286020 0x01 0x00 0x01 0x1828601c 0x00 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x400 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x8000 0x00 0x00 0x1828601c 0x01 0x00 0x02 0x20 0x00 0x00 0x00 0x18286038 0x01 0x00 0x02 0x01 0x00 0x00>;
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x01 0x07 0x04>;
			phandle = <0x2f6>;
		};

		qcom,msm-imem@146bf000 {
			compatible = "qcom,msm-imem";
			reg = <0x146bf000 0x1000>;
			ranges = <0x00 0x146bf000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			phandle = <0x2f7>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x04>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			upload_cause@66c {
				compatible = "qcom,msm-imem-upload_cause";
				reg = <0x66c 0x04>;
			};
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		pinctrl@f000000 {
			compatible = "qcom,lahaina-pinctrl";
			reg = <0xf000000 0x1000000>;
			interrupts = <0x00 0xd0 0x04>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			wakeup-parent = <0x29>;
			phandle = <0x92>;
			wakeup-disabled-gpios = <0x02 0x07 0x0e 0x0b 0x0f 0x13 0x1a 0x1b 0x1f 0x20 0x22 0x23 0x24 0x27 0x28 0x2b 0x2c 0x2f 0x32 0x33 0x37 0x38 0x3b 0x3c 0x43 0x4b 0x51 0x52 0x56 0x58 0x5a 0x5b 0x5c 0x62 0x63 0x73 0x74 0x75 0x82 0x88 0x9b 0x9c 0x9d 0xa2 0xa5 0xa9 0xac 0xae 0xaf 0xb1 0xb3 0xb4 0xb7 0xb9 0xbb 0xbe 0xc6 0xc8 0xca>;

			bt_en_sleep {
				phandle = <0xdd>;

				mux {
					pins = "gpio65";
					function = "gpio";
				};

				config {
					pins = "gpio65";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			wcnss_en_sleep {
				phandle = <0x2f8>;

				mux {
					pins = "gpio201";
					function = "gpio";
				};

				config {
					pins = "gpio201";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			trigout_a {
				phandle = <0x1cb>;

				mux {
					pins = "gpio14";
					function = "qdss_cti";
				};

				config {
					pins = "gpio14";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			qupv3_se3_2uart_pins {
				phandle = <0x2f9>;

				qupv3_se3_2uart_active {
					phandle = <0x1cc>;

					mux {
						pins = "gpio18", "gpio19";
						function = "qup3";
					};

					config {
						pins = "gpio18", "gpio19";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se3_2uart_sleep {
					phandle = <0x1cd>;

					mux {
						pins = "gpio18", "gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio18", "gpio19";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se2_2uart_pins {
				phandle = <0x2fa>;

				qupv3_se2_2uart_active {
					phandle = <0x1cf>;

					mux {
						pins = "gpio14", "gpio15";
						function = "qup2";
					};

					config {
						pins = "gpio14", "gpio15";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_2uart_sleep {
					phandle = <0x1d0>;

					mux {
						pins = "gpio14", "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio14", "gpio15";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			sdc2_on {
				phandle = <0x2fb>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				sd-cd {
					pins = "gpio92";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_off {
				phandle = <0x2fc>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				sd-cd {
					pins = "gpio92";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			qupv3_se6_2uart_pins {
				phandle = <0x2fd>;

				qupv3_se6_default_txrx {
					phandle = <0x1d1>;

					mux {
						pins = "gpio30", "gpio31";
						function = "qup6";
					};

					config {
						pins = "gpio30", "gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_2uart_active {
					phandle = <0x1d2>;

					mux {
						pins = "gpio30", "gpio31";
						function = "qup6";
					};

					config {
						pins = "gpio30", "gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_2uart_sleep {
					phandle = <0x1d3>;

					mux {
						pins = "gpio30", "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio30", "gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se18_4uart_pins {
				phandle = <0x2fe>;

				qupv3_se18_default_cts {
					phandle = <0x214>;

					mux {
						pins = "gpio68";
						function = "gpio";
					};

					config {
						pins = "gpio68";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se18_default_rtsrx {
					phandle = <0x215>;

					mux {
						pins = "gpio69", "gpio71";
						function = "gpio";
					};

					config {
						pins = "gpio69", "gpio71";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se18_default_tx {
					phandle = <0x216>;

					mux {
						pins = "gpio70";
						function = "gpio";
					};

					config {
						pins = "gpio70";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se18_ctsrx {
					phandle = <0x217>;

					mux {
						pins = "gpio68", "gpio71";
						function = "qup18";
					};

					config {
						pins = "gpio68", "gpio71";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se18_rts {
					phandle = <0x218>;

					mux {
						pins = "gpio69";
						function = "qup18";
					};

					config {
						pins = "gpio69";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se18_tx {
					phandle = <0x219>;

					mux {
						pins = "gpio70";
						function = "qup18";
					};

					config {
						pins = "gpio70";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				usb2_id_det_default {
					phandle = <0x2ff>;

					config {
						pins = "gpio51";
						function = "gpio";
						input-enable;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_i3c_pins {
				phandle = <0x300>;

				qupv3_se8_i3c_active {
					phandle = <0x1f1>;

					mux {
						pins = "gpio36", "gpio37";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio36", "gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se8_i3c_sleep {
					phandle = <0x1f2>;

					mux {
						pins = "gpio36", "gpio37";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio36", "gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se9_i3c_pins {
				phandle = <0x301>;

				qupv3_se9_i3c_active {
					phandle = <0x1f4>;

					mux {
						pins = "gpio40", "gpio41";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio40", "gpio41";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i3c_sleep {
					phandle = <0x1f5>;

					mux {
						pins = "gpio40", "gpio41";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio40", "gpio41";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se14_i3c_pins {
				phandle = <0x302>;

				qupv3_se14_i3c_active {
					phandle = <0x20f>;

					mux {
						pins = "gpio56", "gpio57";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio56", "gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se14_i3c_sleep {
					phandle = <0x210>;

					mux {
						pins = "gpio56", "gpio57";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio56", "gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se15_i3c_pins {
				phandle = <0x303>;

				qupv3_se15_i3c_active {
					phandle = <0x212>;

					mux {
						pins = "gpio60", "gpio61";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio60", "gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se15_i3c_sleep {
					phandle = <0x213>;

					mux {
						pins = "gpio60", "gpio61";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio60", "gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			lt9611_pins {
				phandle = <0x304>;

				mux {
					pins = "gpio47", "gpio48", "gpio49", "gpio50";
					function = "gpio";
				};

				config {
					pins = "gpio47", "gpio48", "gpio49", "gpio50";
					drive-strength = <0x08>;
					bias-disable = <0x00>;
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x305>;

					mux {
						pins = "gpio87";
						function = "gpio";
					};

					config {
						pins = "gpio87";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x306>;

					mux {
						pins = "gpio87";
						function = "gpio";
					};

					config {
						pins = "gpio87";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x307>;

					mux {
						pins = "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x308>;

					mux {
						pins = "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_fwdl_active {
					phandle = <0x309>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_fwdl_suspend {
					phandle = <0x30a>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x30b>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x30c>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x30d>;

				qupv3_se0_spi_active {
					phandle = <0x1d4>;

					mux {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						function = "qup0";
					};

					config {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x1d5>;

					mux {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x30e>;

				qupv3_se1_spi_active {
					phandle = <0x1d7>;

					mux {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						function = "qup1";
					};

					config {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x1d8>;

					mux {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x30f>;

				qupv3_se2_spi_active {
					phandle = <0x1d9>;

					mux {
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
						function = "qup2";
					};

					config {
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x1da>;

					mux {
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x310>;

				qupv3_se4_spi_active {
					phandle = <0x1db>;

					mux {
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
						function = "qup4";
					};

					config {
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x1dc>;

					mux {
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x311>;

				qupv3_se5_spi_active {
					phandle = <0x1dd>;

					mux {
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
						function = "qup5";
					};

					config {
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x1de>;

					mux {
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x312>;

				qupv3_se6_spi_active {
					phandle = <0x1df>;

					mux {
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
						function = "qup6";
					};

					config {
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x1e0>;

					mux {
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x313>;

				qupv3_se7_spi_active {
					phandle = <0x1e1>;

					mux {
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
						function = "qup7";
					};

					config {
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x1e2>;

					mux {
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x314>;

				qupv3_se8_spi_active {
					phandle = <0x1f6>;

					mux {
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
						function = "qup8";
					};

					config {
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x1f7>;

					mux {
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x315>;

				qupv3_se9_spi_active {
					phandle = <0x1f9>;

					mux {
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
						function = "qup9";
					};

					config {
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x1fa>;

					mux {
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x316>;

				qupv3_se10_spi_active {
					phandle = <0x1fb>;

					mux {
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
						function = "qup10";
					};

					config {
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x1fc>;

					mux {
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x317>;

				qupv3_se11_spi_active {
					phandle = <0x1fd>;

					mux {
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
						function = "qup11";
					};

					config {
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x1fe>;

					mux {
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x318>;

				qupv3_se12_spi_active {
					phandle = <0x1ff>;

					mux {
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
						function = "qup12";
					};

					config {
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x200>;

					mux {
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
						function = "gpio";
					};

					config {
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x319>;

				qupv3_se13_spi_active {
					phandle = <0x201>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "qup13";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x202>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x31a>;

				qupv3_se14_spi_active {
					phandle = <0x21a>;

					mux {
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
						function = "qup14";
					};

					config {
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x21b>;

					mux {
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x31b>;

				qupv3_se15_spi_active {
					phandle = <0x21d>;

					mux {
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
						function = "qup15";
					};

					config {
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x21e>;

					mux {
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se16_spi_pins {
				phandle = <0x31c>;

				qupv3_se16_spi_active {
					phandle = <0x21f>;

					mux {
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
						function = "qup16";
					};

					config {
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se16_spi_sleep {
					phandle = <0x220>;

					mux {
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
						function = "gpio";
					};

					config {
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se17_spi_pins {
				phandle = <0x31d>;

				qupv3_se17_spi_active {
					phandle = <0x221>;

					mux {
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
						function = "qup17";
					};

					config {
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se17_spi_sleep {
					phandle = <0x222>;

					mux {
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
						function = "gpio";
					};

					config {
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se19_spi_pins {
				phandle = <0x31e>;

				qupv3_se19_spi_active {
					phandle = <0x223>;

					mux {
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
						function = "qup19";
					};

					config {
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se19_spi_sleep {
					phandle = <0x224>;

					mux {
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
						function = "gpio";
					};

					config {
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x31f>;

				qupv3_se0_i2c_active {
					phandle = <0x1e3>;

					mux {
						pins = "gpio4", "gpio5";
						function = "qup0";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x1e4>;

					mux {
						pins = "gpio4", "gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x320>;

				qupv3_se1_i2c_active {
					phandle = <0x1e5>;

					mux {
						pins = "gpio8", "gpio9";
						function = "qup1";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x1e6>;

					mux {
						pins = "gpio8", "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x321>;

				qupv3_se2_i2c_active {
					phandle = <0x1e7>;

					mux {
						pins = "gpio12", "gpio13";
						function = "qup2";
					};

					config {
						pins = "gpio12", "gpio13";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x1e8>;

					mux {
						pins = "gpio12", "gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio13";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x322>;

				qupv3_se4_i2c_active {
					phandle = <0x1e9>;

					mux {
						pins = "gpio20", "gpio21";
						function = "qup4";
					};

					config {
						pins = "gpio20", "gpio21";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x1ea>;

					mux {
						pins = "gpio20", "gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio20", "gpio21";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x323>;

				qupv3_se5_i2c_active {
					phandle = <0x1eb>;

					mux {
						pins = "gpio24", "gpio25";
						function = "qup5";
					};

					config {
						pins = "gpio24", "gpio25";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x1ec>;

					mux {
						pins = "gpio24", "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio24", "gpio25";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x324>;

				qupv3_se6_i2c_active {
					phandle = <0x1ed>;

					mux {
						pins = "gpio28", "gpio29";
						function = "qup6";
					};

					config {
						pins = "gpio28", "gpio29";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x1ee>;

					mux {
						pins = "gpio28", "gpio29";
						function = "gpio";
					};

					config {
						pins = "gpio28", "gpio29";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x325>;

				qupv3_se7_i2c_active {
					phandle = <0x1ef>;

					mux {
						pins = "gpio32", "gpio33";
						function = "qup7";
					};

					config {
						pins = "gpio32", "gpio33";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x1f0>;

					mux {
						pins = "gpio32", "gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio32", "gpio33";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x326>;

				qupv3_se8_i2c_active {
					phandle = <0x203>;

					mux {
						pins = "gpio36", "gpio37";
						function = "qup8";
					};

					config {
						pins = "gpio36", "gpio37";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x204>;

					mux {
						pins = "gpio36", "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio36", "gpio37";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x327>;

				qupv3_se9_i2c_active {
					phandle = <0x205>;

					mux {
						pins = "gpio40", "gpio41";
						function = "qup9";
					};

					config {
						pins = "gpio40", "gpio41";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x206>;

					mux {
						pins = "gpio40", "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio40", "gpio41";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x328>;

				qupv3_se10_i2c_active {
					phandle = <0x207>;

					mux {
						pins = "gpio44", "gpio45";
						function = "qup10";
					};

					config {
						pins = "gpio44", "gpio45";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x208>;

					mux {
						pins = "gpio44", "gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio44", "gpio45";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x329>;

				qupv3_se11_i2c_active {
					phandle = <0x209>;

					mux {
						pins = "gpio48", "gpio49";
						function = "qup11";
					};

					config {
						pins = "gpio48", "gpio49";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x20a>;

					mux {
						pins = "gpio48", "gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio48", "gpio49";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x32a>;

				qupv3_se12_i2c_active {
					phandle = <0x20b>;

					mux {
						pins = "gpio52", "gpio53";
						function = "qup12";
					};

					config {
						pins = "gpio52", "gpio53";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x20c>;

					mux {
						pins = "gpio52", "gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio52", "gpio53";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x32b>;

				qupv3_se13_i2c_active {
					phandle = <0x20d>;

					mux {
						pins = "gpio0", "gpio1";
						function = "qup13";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x20e>;

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x32c>;

				qupv3_se14_i2c_active {
					phandle = <0x225>;

					mux {
						pins = "gpio56", "gpio57";
						function = "qup14";
					};

					config {
						pins = "gpio56", "gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x226>;

					mux {
						pins = "gpio56", "gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio56", "gpio57";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x32d>;

				qupv3_se15_i2c_active {
					phandle = <0x227>;

					mux {
						pins = "gpio60", "gpio61";
						function = "qup15";
					};

					config {
						pins = "gpio60", "gpio61";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x228>;

					mux {
						pins = "gpio60", "gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio60", "gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se16_i2c_pins {
				phandle = <0x32e>;

				qupv3_se16_i2c_active {
					phandle = <0x229>;

					mux {
						pins = "gpio64", "gpio65";
						function = "qup16";
					};

					config {
						pins = "gpio64", "gpio65";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se16_i2c_sleep {
					phandle = <0x22a>;

					mux {
						pins = "gpio64", "gpio65";
						function = "gpio";
					};

					config {
						pins = "gpio64", "gpio65";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se17_i2c_pins {
				phandle = <0x32f>;

				qupv3_se17_i2c_active {
					phandle = <0x22b>;

					mux {
						pins = "gpio72", "gpio73";
						function = "qup17";
					};

					config {
						pins = "gpio72", "gpio73";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se17_i2c_sleep {
					phandle = <0x22c>;

					mux {
						pins = "gpio72", "gpio73";
						function = "gpio";
					};

					config {
						pins = "gpio72", "gpio73";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se19_i2c_pins {
				phandle = <0x330>;

				qupv3_se19_i2c_active {
					phandle = <0x22d>;

					mux {
						pins = "gpio76", "gpio77";
						function = "qup19";
					};

					config {
						pins = "gpio76", "gpio77";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se19_i2c_sleep {
					phandle = <0x22e>;

					mux {
						pins = "gpio76", "gpio77";
						function = "gpio";
					};

					config {
						pins = "gpio76", "gpio77";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x331>;

					mux {
						pins = "gpio22", "gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio22", "gpio23";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x332>;

					mux {
						pins = "gpio22";
						function = "gpio";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x333>;

					mux {
						pins = "gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x334>;

					mux {
						pins = "gpio22", "gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio22", "gpio23";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_sleep {
					phandle = <0x335>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_clk_active {
					phandle = <0x336>;

					mux {
						pins = "gpio125";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_sleep {
					phandle = <0x337>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_sync_active {
					phandle = <0x338>;

					mux {
						pins = "gpio128";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_sleep {
					phandle = <0x339>;

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_din_active {
					phandle = <0x33a>;

					mux {
						pins = "gpio126";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_sleep {
					phandle = <0x33b>;

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_dout_active {
					phandle = <0x33c>;

					mux {
						pins = "gpio127";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm {

				sec_aux_pcm_clk_sleep {
					phandle = <0x33d>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_clk_active {
					phandle = <0x33e>;

					mux {
						pins = "gpio129";
						function = "mi2s1_sck";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_aux_pcm_ws_sleep {
					phandle = <0x33f>;

					mux {
						pins = "gpio132";
						function = "gpio";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_ws_active {
					phandle = <0x340>;

					mux {
						pins = "gpio132";
						function = "mi2s1_ws";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm_din {

				sec_aux_pcm_din_sleep {
					phandle = <0x341>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_din_active {
					phandle = <0x342>;

					mux {
						pins = "gpio130";
						function = "mi2s1_data0";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm_dout {

				sec_aux_pcm_dout_sleep {
					phandle = <0x343>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_dout_active {
					phandle = <0x344>;

					mux {
						pins = "gpio131";
						function = "mi2s1_data1";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_clk_sleep {
					phandle = <0x345>;

					mux {
						pins = "gpio120";
						function = "gpio";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_clk_active {
					phandle = <0x346>;

					mux {
						pins = "gpio120";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_aux_pcm_ws_sleep {
					phandle = <0x347>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_ws_active {
					phandle = <0x348>;

					mux {
						pins = "gpio122";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_sleep {
					phandle = <0x349>;

					mux {
						pins = "gpio121";
						function = "gpio";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_din_active {
					phandle = <0x34a>;

					mux {
						pins = "gpio121";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_sleep {
					phandle = <0x34b>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_dout_active {
					phandle = <0x34c>;

					mux {
						pins = "gpio124";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_sleep {
					phandle = <0x34d>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_clk_active {
					phandle = <0x34e>;

					mux {
						pins = "gpio125";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_sleep {
					phandle = <0x34f>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_sync_active {
					phandle = <0x350>;

					mux {
						pins = "gpio128";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_sleep {
					phandle = <0x351>;

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_din_active {
					phandle = <0x352>;

					mux {
						pins = "gpio126";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_sleep {
					phandle = <0x353>;

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_dout_active {
					phandle = <0x354>;

					mux {
						pins = "gpio127";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm {

				sec_tdm_sck_sleep {
					phandle = <0x355>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_sck_active {
					phandle = <0x356>;

					mux {
						pins = "gpio129";
						function = "mi2s1_sck";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_tdm_ws_sleep {
					phandle = <0x357>;

					mux {
						pins = "gpio132";
						function = "gpio";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_ws_active {
					phandle = <0x358>;

					mux {
						pins = "gpio132";
						function = "mi2s1_ws";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm_din {

				sec_tdm_din_sleep {
					phandle = <0x359>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_din_active {
					phandle = <0x35a>;

					mux {
						pins = "gpio130";
						function = "mi2s1_data0";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm_dout {

				sec_tdm_dout_sleep {
					phandle = <0x35b>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_dout_active {
					phandle = <0x35c>;

					mux {
						pins = "gpio131";
						function = "mi2s1_data1";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm {

				tert_tdm_clk_sleep {
					phandle = <0x35d>;

					mux {
						pins = "gpio120";
						function = "gpio";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_clk_active {
					phandle = <0x35e>;

					mux {
						pins = "gpio120";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_tdm_ws_sleep {
					phandle = <0x35f>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_ws_active {
					phandle = <0x360>;

					mux {
						pins = "gpio122";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_sleep {
					phandle = <0x361>;

					mux {
						pins = "gpio121";
						function = "gpio";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_din_active {
					phandle = <0x362>;

					mux {
						pins = "gpio121";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_sleep {
					phandle = <0x363>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_dout_active {
					phandle = <0x364>;

					mux {
						pins = "gpio124";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_sleep {
					phandle = <0x365>;

					mux {
						pins = "gpio123";
						function = "gpio";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_mclk_active {
					phandle = <0x366>;

					mux {
						pins = "gpio123";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_sleep {
					phandle = <0x367>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sck_active {
					phandle = <0x368>;

					mux {
						pins = "gpio125";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_sleep {
					phandle = <0x369>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_ws_active {
					phandle = <0x36a>;

					mux {
						pins = "gpio128";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_sleep {
					phandle = <0x36b>;

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd0_active {
					phandle = <0x36c>;

					mux {
						pins = "gpio126";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_sleep {
					phandle = <0x36d>;

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd1_active {
					phandle = <0x36e>;

					mux {
						pins = "gpio127";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_sleep {
					phandle = <0x36f>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_mclk_active {
					phandle = <0x370>;

					mux {
						pins = "gpio124";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			sec_mi2s_sck {

				sec_mi2s_sck_sleep {
					phandle = <0x371>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sck_active {
					phandle = <0x372>;

					mux {
						pins = "gpio129";
						function = "mi2s1_sck";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_ws {

				sec_mi2s_ws_sleep {
					phandle = <0x373>;

					mux {
						pins = "gpio132";
						function = "gpio";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_ws_active {
					phandle = <0x374>;

					mux {
						pins = "gpio132";
						function = "mi2s1_ws";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sd0 {

				sec_mi2s_sd0_sleep {
					phandle = <0x375>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd0_active {
					phandle = <0x376>;

					mux {
						pins = "gpio130";
						function = "mi2s1_data0";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sd1 {

				sec_mi2s_sd1_sleep {
					phandle = <0x377>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd1_active {
					phandle = <0x378>;

					mux {
						pins = "gpio131";
						function = "mi2s1_data1";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sck {

				tert_mi2s_sck_sleep {
					phandle = <0x379>;

					mux {
						pins = "gpio120";
						function = "gpio";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sck_active {
					phandle = <0x37a>;

					mux {
						pins = "gpio120";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_ws {

				tert_mi2s_ws_sleep {
					phandle = <0x37b>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_ws_active {
					phandle = <0x37c>;

					mux {
						pins = "gpio122";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_sleep {
					phandle = <0x37d>;

					mux {
						pins = "gpio121";
						function = "gpio";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd0_active {
					phandle = <0x37e>;

					mux {
						pins = "gpio121";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_sleep {
					phandle = <0x37f>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd1_active {
					phandle = <0x380>;

					mux {
						pins = "gpio124";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x381>;

					mux {
						pins = "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio15";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x382>;

					mux {
						pins = "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio15";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x383>;

					mux {
						pins = "gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio42";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x384>;

					mux {
						pins = "gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio42";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd938x_reset_active {
				phandle = <0x385>;

				mux {
					pins = "gpio88";
					function = "gpio";
				};

				config {
					pins = "gpio88";
					drive-strength = <0x10>;
					output-high;
				};
			};

			wcd938x_reset_sleep {
				phandle = <0x386>;

				mux {
					pins = "gpio88";
					function = "gpio";
				};

				config {
					pins = "gpio88";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			pcie0 {

				pcie0_perst_default {
					phandle = <0x28b>;

					mux {
						pins = "gpio94";
						function = "gpio";
					};

					config {
						pins = "gpio94";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie0_clkreq_default {
					phandle = <0x28c>;

					mux {
						pins = "gpio95";
						function = "pcie0_clkreqn";
					};

					config {
						pins = "gpio95";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_wake_default {
					phandle = <0x28d>;

					mux {
						pins = "gpio96";
						function = "gpio";
					};

					config {
						pins = "gpio96";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x28e>;

					mux {
						pins = "gpio95";
						function = "gpio";
					};

					config {
						pins = "gpio95";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			pcie1 {

				pcie1_perst_default {
					phandle = <0x293>;

					mux {
						pins = "gpio97";
						function = "gpio";
					};

					config {
						pins = "gpio97";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie1_clkreq_default {
					phandle = <0x294>;

					mux {
						pins = "gpio98";
						function = "pcie1_clkreqn";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie1_wake_default {
					phandle = <0x295>;

					mux {
						pins = "gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio99";
						drive-strength = <0x02>;
						bias-pull-up;
					};

					wil6210_refclk_en_pin {
						phandle = <0xdf>;

						mux {
							pins = "gpio67";
							function = "gpio";
						};

						config {
							pins = "gpio67";
							bias-pull-down;
							drive-strength = <0x02>;
						};
					};
				};
			};

			pmx_sde {
				phandle = <0x387>;

				sde_dsi_active {
					phandle = <0x388>;

					mux {
						pins = "gpio24";
						function = "gpio";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi_suspend {
					phandle = <0x389>;

					mux {
						pins = "gpio24";
						function = "gpio";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_dsi1_active {
					phandle = <0x38a>;

					mux {
						pins = "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi1_suspend {
					phandle = <0x38b>;

					mux {
						pins = "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_sde_te {
				phandle = <0x38c>;

				sde_te_active {
					phandle = <0x38d>;

					mux {
						pins = "gpio82";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio82";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x38e>;

					mux {
						pins = "gpio82";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio82";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_active {
					phandle = <0x38f>;

					mux {
						pins = "gpio83";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio83";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_suspend {
					phandle = <0x390>;

					mux {
						pins = "gpio83";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio83";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x391>;

				mux {
					pins = "gpio100";
					function = "cam_mclk";
				};

				config {
					pins = "gpio100";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x392>;

				mux {
					pins = "gpio100";
					function = "cam_mclk";
				};

				config {
					pins = "gpio100";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x393>;

				mux {
					pins = "gpio101";
					function = "cam_mclk";
				};

				config {
					pins = "gpio101";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x394>;

				mux {
					pins = "gpio101";
					function = "cam_mclk";
				};

				config {
					pins = "gpio101";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x395>;

				mux {
					pins = "gpio102";
					function = "cam_mclk";
				};

				config {
					pins = "gpio102";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x396>;

				mux {
					pins = "gpio102";
					function = "cam_mclk";
				};

				config {
					pins = "gpio102";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x397>;

				mux {
					pins = "gpio103";
					function = "cam_mclk";
				};

				config {
					pins = "gpio103";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x398>;

				mux {
					pins = "gpio103";
					function = "cam_mclk";
				};

				config {
					pins = "gpio103";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x399>;

				mux {
					pins = "gpio104";
					function = "cam_mclk";
				};

				config {
					pins = "gpio104";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x39a>;

				mux {
					pins = "gpio104";
					function = "cam_mclk";
				};

				config {
					pins = "gpio104";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk5_active {
				phandle = <0x39b>;

				mux {
					pins = "gpio105";
					function = "cam_mclk";
				};

				config {
					pins = "gpio105";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk5_suspend {
				phandle = <0x39c>;

				mux {
					pins = "gpio105";
					function = "cam_mclk";
				};

				config {
					pins = "gpio105";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x39d>;

				mux {
					pins = "gpio136";
					function = "gpio";
				};

				config {
					pins = "gpio136";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x39e>;

				mux {
					pins = "gpio136";
					function = "gpio";
				};

				config {
					pins = "gpio136";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x39f>;

				mux {
					pins = "gpio202";
					function = "gpio";
				};

				config {
					pins = "gpio202";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x3a0>;

				mux {
					pins = "gpio202";
					function = "gpio";
				};

				config {
					pins = "gpio202";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x3a1>;

				mux {
					pins = "gpio106";
					function = "gpio";
				};

				config {
					pins = "gpio106";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x3a2>;

				mux {
					pins = "gpio106";
					function = "gpio";
				};

				config {
					pins = "gpio106";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x3a3>;

				mux {
					pins = "gpio17";
					function = "gpio";
				};

				config {
					pins = "gpio17";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x3a4>;

				mux {
					pins = "gpio17";
					function = "gpio";
				};

				config {
					pins = "gpio17";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst4 {
				phandle = <0x3a5>;

				mux {
					pins = "gpio116";
					function = "gpio";
				};

				config {
					pins = "gpio116";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst4 {
				phandle = <0x3a6>;

				mux {
					pins = "gpio116";
					function = "gpio";
				};

				config {
					pins = "gpio116";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst5 {
				phandle = <0x3a7>;

				mux {
					pins = "gpio115";
					function = "gpio";
				};

				config {
					pins = "gpio115";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst5 {
				phandle = <0x3a8>;

				mux {
					pins = "gpio115";
					function = "gpio";
				};

				config {
					pins = "gpio115";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_ext_regs0 {
				phandle = <0x3a9>;

				mux {
					pins = "gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio28";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_ext_regs0 {
				phandle = <0x3aa>;

				mux {
					pins = "gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio28";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_ext_regs1 {
				phandle = <0x3ab>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_ext_regs1 {
				phandle = <0x3ac>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cci0_active {
				phandle = <0x2a4>;

				mux {
					pins = "gpio107", "gpio108";
					function = "cci_i2c";
				};

				config {
					pins = "gpio107", "gpio108";
					bias-pull-up;
					drive-strength = <0x04>;
				};
			};

			cci0_suspend {
				phandle = <0x2a6>;

				mux {
					pins = "gpio107", "gpio108";
					function = "cci_i2c";
				};

				config {
					pins = "gpio107", "gpio108";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cci1_active {
				phandle = <0x2a5>;

				mux {
					pins = "gpio109", "gpio110";
					function = "cci_i2c";
				};

				config {
					pins = "gpio109", "gpio110";
					bias-pull-up;
					drive-strength = <0x04>;
				};
			};

			cci1_suspend {
				phandle = <0x2a7>;

				mux {
					pins = "gpio109", "gpio110";
					function = "cci_i2c";
				};

				config {
					pins = "gpio109", "gpio110";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cci2_active {
				phandle = <0x2a8>;

				mux {
					pins = "gpio111", "gpio112";
					function = "cci_i2c";
				};

				config {
					pins = "gpio111", "gpio112";
					bias-pull-up;
					drive-strength = <0x04>;
				};
			};

			cci2_suspend {
				phandle = <0x2aa>;

				mux {
					pins = "gpio111", "gpio112";
					function = "cci_i2c";
				};

				config {
					pins = "gpio111", "gpio112";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cci3_active {
				phandle = <0x2a9>;

				mux {
					pins = "gpio113", "gpio114";
					function = "cci_i2c";
				};

				config {
					pins = "gpio113", "gpio114";
					bias-pull-up;
					drive-strength = <0x04>;
				};
			};

			cci3_suspend {
				phandle = <0x2ab>;

				mux {
					pins = "gpio113", "gpio114";
					function = "gpio";
				};

				config {
					pins = "gpio113", "gpio114";
					bias-pull-down;
					drive-strength = <0x04>;
					input-enable;
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0xd5>;

					mux {
						pins = "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio64";
						drive-strength = <0x10>;
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0xd6>;

					mux {
						pins = "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio64";
						drive-strength = <0x02>;
						output-low;
						bias-pull-down;
					};
				};
			};

			usb_phy_ps {
				phandle = <0x3ad>;

				usb3phy_portselect_default {
					phandle = <0x3ae>;

					mux {
						pins = "gpio81";
						function = "usb_phy";
					};

					config {
						pins = "gpio81";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				usb3phy_portselect_gpio {
					phandle = <0x3af>;

					mux {
						pins = "gpio81";
						function = "gpio";
					};

					config {
						pins = "gpio81";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			display_panel_avdd_default {
				phandle = <0x6f5>;

				mux {
					pins = "gpio12";
					function = "gpio";
				};

				config {
					pins = "gpio12";
					drive-strength = <0x08>;
					bias-disable = <0x00>;
					output-high;
				};
			};

			flicker_test {
				flicker_test,torch-gpio = <0x92 0x73 0x00>;
				flicker_test,flash-gpio = <0x92 0x73 0x00 0x00>;
			};

			gpio_i2c_1_sda {

				gpio_i2c_1_sda_default {
					phandle = <0x5e7>;

					mux {
						pins = "gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			gpio_i2c_1_scl {

				gpio_i2c_1_scl_default {
					phandle = <0x5e8>;

					mux {
						pins = "gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio45";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			gpio_i2c_0_sda {

				gpio_i2c_0_sda_default {
					phandle = <0x5e9>;

					mux {
						pins = "gpio169";
						function = "gpio";
					};

					config {
						pins = "gpio169";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			gpio_i2c_0_scl {

				gpio_i2c_0_scl_default {
					phandle = <0x5ea>;

					mux {
						pins = "gpio170";
						function = "gpio";
					};

					config {
						pins = "gpio170";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			gpio_i2c_2_sda {

				gpio_i2c_2_sda_default {
					phandle = <0x5ee>;

					mux {
						pins = "gpio40";
						function = "gpio";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			gpio_i2c_2_scl {

				gpio_i2c_2_scl_default {
					phandle = <0x5ef>;

					mux {
						pins = "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio41";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			motor_pwm_active {
				phandle = <0x5f1>;

				mux {
					pins = "gpio116";
					function = "gcc_gp2";
				};

				config {
					pins = "gpio116";
					drive-strength = <0x02>;
					PIN_DT_FUNC_GCC_GP2;
					bias-disable;
				};
			};

			motor_pwm_suspend {
				phandle = <0x5f2>;

				mux {
					pins = "gpio116";
					function = "gpio";
				};

				config {
					pins = "gpio116";
					drive-strength = <0x02>;
					output-low;
					bias-disable;
				};
			};

			detect_conn_setting {
				phandle = <0x57a>;

				config {
					pins = "gpio78", "gpio121";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			gw9558x_rst {
				phandle = <0x5f3>;

				mux {
					pins = "gpio38";
					function = "gpio";
				};

				config {
					pins = "gpio38";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			gw9558x_ldo {
				phandle = <0x5f4>;

				mux {
					pins = "gpio6";
					function = "gpio";
				};

				config {
					pins = "gpio6";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			ldo_gpio0 {
				phandle = <0x57b>;

				mux {
					pins = "gpio166";
					function = "gpio";
				};

				config {
					pins = "gpio166";
					output-high;
					bias-disable;
				};
			};

			ldo_gpio3 {
				phandle = <0x57c>;

				mux {
					pins = "gpio50";
					function = "gpio";
				};

				config {
					pins = "gpio50";
					output-high;
					bias-disable;
				};
			};

			attn_irq {
				phandle = <0x5f5>;

				mux {
					pins = "gpio23";
					function = "gpio";
				};

				config {
					pins = "gpio23";
					input-enable;
					bias-disable;
				};
			};

			attn_input {
				phandle = <0x5f6>;

				mux {
					pins = "gpio23";
					function = "gpio";
				};

				config {
					pins = "gpio23";
					input-enable;
					bias-pull-down;
				};
			};

			mfc_int_default {
				phandle = <0x5eb>;

				mux {
					pins = "gpio119";
					function = "gpio";
				};

				config {
					pins = "gpio119";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			wpc_en_default {
				phandle = <0x5ed>;

				mux {
					pins = "gpio117";
					function = "gpio";
				};

				config {
					pins = "gpio117";
					output-low;
					bias-disable;
				};
			};

			als_rear_int {

				als_rear_int_active {
					phandle = <0x5f7>;

					mux {
						pins = "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};

				als_rear_int_suspend {
					phandle = <0x5f8>;

					mux {
						pins = "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			synaptics_attn_irq {
				phandle = <0x5fd>;

				mux {
					pins = "gpio23";
					function = "gpio";
				};

				config {
					pins = "gpio23";
					input-enable;
					bias-disable;
				};
			};

			synaptics_attn_input {
				phandle = <0x5fe>;

				mux {
					pins = "gpio23";
					function = "gpio";
				};

				config {
					pins = "gpio23";
					input-enable;
					bias-pull-down;
				};
			};

			ese_spi_cs_sleep {
				phandle = <0x604>;

				mux {
					pins = "gpio59";
					function = "gpio";
				};

				config {
					pins = "gpio59";
					drive-strength = <0x06>;
					output-low;
					bias-pull-down;
				};
			};

			ese_spi_clk_sleep {
				phandle = <0x601>;

				mux {
					pins = "gpio58";
					function = "gpio";
				};

				config {
					pins = "gpio58";
					drive-strength = <0x06>;
					output-low;
					bias-pull-down;
				};
			};

			ese_spi_mosi_sleep {
				phandle = <0x602>;

				mux {
					pins = "gpio57";
					function = "gpio";
				};

				config {
					pins = "gpio57";
					drive-strength = <0x06>;
					output-low;
					bias-pull-down;
				};
			};

			ese_spi_miso_sleep {
				phandle = <0x605>;

				mux {
					pins = "gpio56";
					function = "gpio";
				};

				config {
					pins = "gpio56";
					drive-strength = <0x06>;
					output-low;
					bias-pull-down;
				};
			};

			ese_spi_miso_in {
				phandle = <0x603>;

				mux {
					pins = "gpio56";
					function = "gpio";
				};

				config {
					pins = "gpio56";
					drive-strength = <0x06>;
					input-enable;
					bias-disable;
				};
			};

			ese_spi_cs_out_high {
				phandle = <0x600>;

				mux {
					pins = "gpio59";
					function = "gpio";
				};

				config {
					pins = "gpio59";
					drive-strength = <0x06>;
					output-high;
					bias-pull-down;
				};
			};

			nfc_i2c_sda_sleep {
				phandle = <0x606>;

				mux {
					pins = "gpio60";
					function = "gpio";
				};

				config {
					pins = "gpio60";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			nfc_i2c_scl_sleep {
				phandle = <0x607>;

				mux {
					pins = "gpio61";
					function = "gpio";
				};

				config {
					pins = "gpio61";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			panel_zr01_te_active {
				phandle = <0x5c9>;

				mux {
					pins = "gpio82";
					function = "mdp_vsync";
				};

				config {
					pins = "gpio82";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			panel_zr01_te_suspend {
				phandle = <0x5cd>;

				mux {
					pins = "gpio82";
					function = "mdp_vsync";
				};

				config {
					pins = "gpio82";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			panel_zr01_reset_active {
				phandle = <0x5c8>;

				mux {
					pins = "gpio22";
					function = "gpio";
				};

				config {
					pins = "gpio22";
					drive-strength = <0x08>;
					bias-disable;
				};
			};

			panel_zr01_reset_suspend {
				phandle = <0x5cc>;

				mux {
					pins = "gpio22";
					function = "gpio";
				};

				config {
					pins = "gpio22";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			panel_zr01_ubcon_active {
				phandle = <0x5ca>;

				mux {
					pins = "gpio182";
					function = "gpio";
				};

				config {
					pins = "gpio182";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			panel_zr01_ubcon_suspend {
				phandle = <0x5ce>;

				mux {
					pins = "gpio182";
					function = "gpio";
				};

				config {
					pins = "gpio182";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			vib_power_default {
				phandle = <0x5fa>;

				mux {
					pins = "gpio198";
					function = "gpio";
				};

				config {
					pins = "gpio198";
					output-high;
				};
			};

			vib_power_sleep {
				phandle = <0x5fb>;

				mux {
					pins = "gpio198";
					function = "gpio";
				};

				config {
					pins = "gpio198";
					output-low;
				};
			};

			ovp_pwr_flagb_default {
				phandle = <0x579>;

				mux {
					pins = "gpio85";
					function = "gpio";
				};

				config {
					pins = "gpio85";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			ovp_sig_flagb_default {
				phandle = <0x578>;

				mux {
					pins = "gpio83";
					function = "gpio";
				};

				config {
					pins = "gpio83";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			qupv3_se3_2hsuart_pins {

				qupv3_se3_2hsuart_tx_active {
					phandle = <0x60a>;

					mux {
						pins = "gpio18";
						function = "qup3";
					};

					config {
						pins = "gpio18";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_2hsuart_rx_active {
					phandle = <0x60b>;

					mux {
						pins = "gpio19";
						function = "qup3";
					};

					config {
						pins = "gpio19";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se3_2hsuart_tx_sleep {
					phandle = <0x60c>;

					mux {
						pins = "gpio18";
						function = "gpio";
					};

					config {
						pins = "gpio18";
						drive-strength = <0x02>;
						bias-pull-up;
						input-enable;
					};
				};

				qupv3_se3_2hsuart_rx_sleep {
					phandle = <0x60d>;

					mux {
						pins = "gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio19";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			proxy_int_default {
				phandle = <0x60f>;

				mux {
					pins = "gpio89";
					function = "gpio";
				};

				config {
					pins = "gpio89";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			bt_en_default {
				phandle = <0x642>;

				mux {
					pins = "gpio196";
					function = "gpio";
				};

				config {
					pins = "gpio196";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			bt_wake_default {
				phandle = <0x643>;

				mux {
					pins = "gpio96";
					function = "gpio";
				};

				config {
					pins = "gpio96";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			bt_hostwake_default {
				phandle = <0x644>;

				mux {
					pins = "gpio151";
					function = "gpio";
				};

				config {
					pins = "gpio151";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			qupv3_se18_ctsrx_active {
				phandle = <0x646>;

				mux {
					pins = "gpio68", "gpio71";
					function = "qup18";
				};

				config {
					pins = "gpio68", "gpio71";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			qupv3_se18_ctsrx_sleep {
				phandle = <0x649>;

				config {
					pins = "gpio68", "gpio71";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			qupv3_se18_rts_active {
				phandle = <0x647>;

				mux {
					pins = "gpio69";
					function = "qup18";
				};

				config {
					pins = "gpio69";
					drive-strength = <0x02>;
					output-high;
					bias-pull-up;
				};
			};

			qupv3_se18_rts_sleep {
				phandle = <0x64a>;

				config {
					pins = "gpio69";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			qupv3_se18_tx_active {
				phandle = <0x648>;

				mux {
					pins = "gpio70";
					function = "qup18";
				};

				config {
					pins = "gpio70";
					drive-strength = <0x02>;
					output-high;
					bias-pull-up;
				};
			};

			qupv3_se18_tx_sleep {
				phandle = <0x64b>;

				config {
					pins = "gpio70";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			cs35l41_gpio_default {
				phandle = <0x61a>;

				mux {
					pins = "gpio26", "gpio93", "gpio97";
					function = "gpio";
				};

				config {
					pins = "gpio26", "gpio93", "gpio97";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			pri_tdm_clk_active {
				phandle = <0x614>;

				mux {
					pins = "gpio125";
					function = "mi2s0_sck";
				};

				config {
					pins = "gpio125";
					drive-strength = <0x02>;
					bias-disable;
					output-high;
				};
			};

			pri_tdm_sync_active {
				phandle = <0x615>;

				mux {
					pins = "gpio128";
					function = "mi2s0_ws";
				};

				config {
					pins = "gpio128";
					drive-strength = <0x02>;
					bias-disable;
					output-high;
				};
			};

			pri_tdm_din_active {
				phandle = <0x616>;

				mux {
					pins = "gpio126";
					function = "mi2s0_data0";
				};

				config {
					pins = "gpio126";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			pri_tdm_dout_active {
				phandle = <0x617>;

				mux {
					pins = "gpio127";
					function = "mi2s0_data1";
				};

				config {
					pins = "gpio127";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			flash_led_active {
				phandle = <0x61b>;

				mux {
					pins = "gpio115", "gpio155";
					function = "gpio";
				};

				config {
					pins = "gpio115", "gpio155";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			flash_led_suspend {
				phandle = <0x61c>;

				mux {
					pins = "gpio115", "gpio155";
					function = "gpio";
				};

				config {
					pins = "gpio115", "gpio155";
					bias-disable;
					drive-strength = <0x02>;
					output-low;
				};
			};

			mcu_active {
				phandle = <0x635>;

				mux {
					pins = "gpio168", "gpio173";
					function = "gpio";
				};

				config {
					pins = "gpio168", "gpio173";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			mcu_suspend {
				phandle = <0x636>;

				mux {
					pins = "gpio168", "gpio173";
					function = "gpio";
				};

				config {
					pins = "gpio168", "gpio173";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_en0 {
				phandle = <0x710>;

				mux {
					pins = "gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio28";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_en0 {
				phandle = <0x711>;

				mux {
					pins = "gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio28";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_en2 {
				phandle = <0x62b>;

				mux {
					pins = "gpio2";
					function = "gpio";
				};

				config {
					pins = "gpio2";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_en2 {
				phandle = <0x62c>;

				mux {
					pins = "gpio2";
					function = "gpio";
				};

				config {
					pins = "gpio2";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_en3 {
				phandle = <0x712>;

				mux {
					pins = "gpio4";
					function = "gpio";
				};

				config {
					pins = "gpio4";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_en3 {
				phandle = <0x713>;

				mux {
					pins = "gpio4";
					function = "gpio";
				};

				config {
					pins = "gpio4";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			bcmdhd_default {
				phandle = <0x641>;

				mux {
					pins = "gpio179";
					function = "gpio";
				};

				config {
					pins = "gpio179";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			bcmdhd_wlan_en {
				phandle = <0x640>;

				mux {
					pins = "gpio199";
					function = "gpio";
				};

				config {
					pins = "gpio199";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			sde_dp_aux_sel_active {
				phandle = <0x637>;

				mux {
					pins = "gpio15";
					function = "gpio";
				};

				config {
					pins = "gpio15";
					bias-disable = <0x00>;
					drive-strength = <0x08>;
				};
			};

			sde_dp_aux_sel_suspend {
				phandle = <0x639>;

				mux {
					pins = "gpio15";
					function = "gpio";
				};

				config {
					pins = "gpio15";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			sde_dp_aux_en_active {
				phandle = <0x638>;

				mux {
					pins = "gpio16";
					function = "gpio";
				};

				config {
					pins = "gpio16";
					bias-disable = <0x00>;
					drive-strength = <0x08>;
				};
			};

			sde_dp_aux_en_suspend {
				phandle = <0x63a>;

				mux {
					pins = "gpio16";
					function = "gpio";
				};

				config {
					pins = "gpio16";
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					output-high;
				};
			};

			mst_pwr_en_init {
				phandle = <0x63b>;

				mux {
					pins = "gpio178";
					function = "gpio";
				};

				config {
					pins = "gpio178";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			mst_data_init {
				phandle = <0x63c>;

				mux {
					pins = "gpio31";
					function = "gpio";
				};

				config {
					pins = "gpio31";
					drive-strength = <0x10>;
					bias-pull-down;
					output_low;
				};
			};

			mst_en_init {
				phandle = <0x63d>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					drive-strength = <0x10>;
					bias-pull-down;
					output_low;
				};
			};

			grip_i2c_active {
				phandle = <0x63e>;

				mux {
					pins = "gpio10", "gpio11";
					function = "gpio";
				};

				config {
					pins = "gpio10", "gpio11";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			grip_int_active {
				phandle = <0x63f>;

				mux {
					pins = "gpio79";
					function = "gpio";
				};

				config {
					pins = "gpio79";
					drive-strength = <0x02>;
					bias-disable;
				};
			};
		};

		qcom,ipcc@408000 {
			compatible = "qcom,ipcc";
			reg = <0x408000 0x1000>;
			interrupts = <0x00 0xe5 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x03>;
			#mbox-cells = <0x02>;
			phandle = <0x2c>;
		};

		qcom,svm_neuron_block {
			compatible = "qcom,neuron-service";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			protocol {
				compatible = "qcom,neuron-protocol-block";
				processes = "server";
			};

			application {
				compatible = "qcom,neuron-block-server";
			};

			channel@0 {
				compatible = "qcom,neuron-channel-haven-shmem";
				reg = <0x00>;
				class = "message-queue";
				direction = "receive";
				max-size = <0x00 0x10000>;
				shared-buffer = <0x2a>;
				qcom,primary;
				haven-label = <0x01>;
				peer-name = <0x02>;
			};

			channel@1 {
				compatible = "qcom,neuron-channel-haven-shmem";
				reg = <0x01>;
				class = "message-queue";
				direction = "send";
				max-size = <0x00 0x10000>;
				shared-buffer = <0x2b>;
				qcom,primary;
				haven-label = <0x02>;
				peer-name = <0x02>;
			};
		};

		qcom,qsee_ipc_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				qcom,dev-name = "qsee_ipc_irq_spss";
				interrupt-parent = <0x2c>;
				interrupts = <0x10 0x01 0x04>;
				label = "spss";
			};
		};

		qrtr-haven {
			compatible = "qcom,qrtr-haven";
			qcom,master;
			haven-label = <0x03>;
			peer-name = <0x02>;
			shared-buffer = <0x2d>;
		};

		jtagmm@7040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x10>;
			phandle = <0x3b0>;
		};

		jtagmm@7140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x11>;
			phandle = <0x3b1>;
		};

		jtagmm@7240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x12>;
			phandle = <0x3b2>;
		};

		jtagmm@7340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			phandle = <0x3b3>;
		};

		jtagmm@7440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			phandle = <0x3b4>;
		};

		jtagmm@7540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			phandle = <0x3b5>;
		};

		jtagmm@7640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			phandle = <0x3b6>;
		};

		jtagmm@7740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
			phandle = <0x3b7>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				memory-region = <0x2f>;
				qcom,client-id = <0x01>;
				qcom,allocate-on-request;
				label = "modem";
			};
		};

		clocks {

			xo-board {
				compatible = "fixed-clock";
				#clock-cells = <0x00>;
				clock-frequency = <0x249f000>;
				clock-output-names = "xo_board";
				phandle = <0x3b8>;
			};

			sleep-clk {
				compatible = "fixed-clock";
				#clock-cells = <0x00>;
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				phandle = <0x3b9>;
			};
		};

		qcom,aopclk {
			compatible = "qcom,aop-qmp-clk";
			#clock-cells = <0x01>;
			mboxes = <0x02 0x00>;
			mbox-names = "qdss_clk";
			phandle = <0x2e>;
		};

		qcom,gcc@100000 {
			compatible = "qcom,lahaina-gcc", "syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x30>;
		};

		qcom,videocc@abf0000 {
			compatible = "qcom,lahaina-videocc", "syscon";
			reg = <0xabf0000 0x10000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x22>;
			vdd_mx-supply = <0x1a>;
			clocks = <0x30 0xcb>;
			clock-names = "iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x31>;
		};

		qcom,camcc@ad00000 {
			compatible = "qcom,lahaina-camcc-v2", "syscon";
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x22>;
			vdd_mx-supply = <0x1a>;
			clocks = <0x30 0x15>;
			clock-names = "iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x33>;
		};

		qcom,dispcc@af00000 {
			compatible = "qcom,lahaina-dispcc", "syscon";
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x22>;
			clocks = <0x30 0x1d>;
			clock-names = "iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x32>;
		};

		qcom,gpucc@3d90000 {
			compatible = "qcom,lahaina-gpucc", "syscon";
			reg = <0x3d90000 0x9000>;
			reg-names = "cc_base";
			vdd_mx-supply = <0x1a>;
			vdd_cx-supply = <0x20>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x34>;
		};

		syscon@182a0000 {
			compatible = "syscon";
			reg = <0x182a0000 0x1c>;
			phandle = <0x35>;
		};

		syscon@90ba000 {
			compatible = "syscon";
			reg = <0x90ba000 0x54>;
			phandle = <0x36>;
		};

		qcom,cc-debug {
			compatible = "qcom,lahaina-debugcc";
			qcom,gcc = <0x30>;
			qcom,videocc = <0x31>;
			qcom,dispcc = <0x32>;
			qcom,camcc = <0x33>;
			qcom,gpucc = <0x34>;
			qcom,apsscc = <0x35>;
			qcom,mccc = <0x36>;
			clock-names = "xo_clk_src";
			clocks = <0x37 0x00>;
			#clock-cells = <0x01>;
			phandle = <0x3ba>;
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw-epss";
			reg = <0x18591000 0x1000 0x18592000 0x1000 0x18593000 0x1000>;
			reg-names = "freq-domain0", "freq-domain1", "freq-domain2";
			clocks = <0x37 0x00 0x30 0x27>;
			clock-names = "xo", "alternate";
			qcom,lut-row-size = <0x04>;
			qcom,skip-enable-check;
			interrupts = <0x00 0x1e 0x04 0x00 0x1f 0x04 0x00 0x13 0x04>;
			interrupt-names = "dcvsh0_int", "dcvsh1_int", "dcvsh2_int";
			#freq-domain-cells = <0x02>;
			phandle = <0x04>;

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					qcom,cpu = <0x10>;
					#cooling-cells = <0x02>;
					phandle = <0x4b>;
				};

				cpu1-isolate {
					qcom,cpu = <0x11>;
					#cooling-cells = <0x02>;
					phandle = <0x4f>;
				};

				cpu2-isolate {
					qcom,cpu = <0x12>;
					#cooling-cells = <0x02>;
					phandle = <0x53>;
				};

				cpu3-isolate {
					qcom,cpu = <0x13>;
					#cooling-cells = <0x02>;
					phandle = <0x57>;
				};

				cpu4-isolate {
					qcom,cpu = <0x14>;
					#cooling-cells = <0x02>;
					phandle = <0x5b>;
				};

				cpu5-isolate {
					qcom,cpu = <0x15>;
					#cooling-cells = <0x02>;
					phandle = <0x61>;
				};

				cpu6-isolate {
					qcom,cpu = <0x16>;
					#cooling-cells = <0x02>;
					phandle = <0x67>;
				};

				cpu7-isolate {
					qcom,cpu = <0x17>;
					#cooling-cells = <0x02>;
					phandle = <0x6d>;
				};
			};

			qcom,cpu-hotplug {
				compatible = "qcom,cpu-hotplug";

				cpu0-hotplug {
					qcom,cpu = <0x10>;
					#cooling-cells = <0x02>;
					phandle = <0x4d>;
				};

				cpu1-hotplug {
					qcom,cpu = <0x11>;
					#cooling-cells = <0x02>;
					phandle = <0x51>;
				};

				cpu2-hotplug {
					qcom,cpu = <0x12>;
					#cooling-cells = <0x02>;
					phandle = <0x55>;
				};

				cpu3-hotplug {
					qcom,cpu = <0x13>;
					#cooling-cells = <0x02>;
					phandle = <0x59>;
				};

				cpu4-hotplug {
					qcom,cpu = <0x14>;
					#cooling-cells = <0x02>;
					phandle = <0x5d>;
				};

				cpu5-hotplug {
					qcom,cpu = <0x15>;
					#cooling-cells = <0x02>;
					phandle = <0x63>;
				};

				cpu6-hotplug {
					qcom,cpu = <0x16>;
					#cooling-cells = <0x02>;
					phandle = <0x69>;
				};

				cpu7-hotplug {
					qcom,cpu = <0x17>;
					#cooling-cells = <0x02>;
					phandle = <0x6f>;
				};
			};

			qcom,limits-dcvs {
				compatible = "qcom,msm-hw-limits";
				isens_vref_0p8-supply = <0x38>;
				isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
				isens_vref_1p8-supply = <0x39>;
				isens-vref-1p8-settings = <0x1b7740 0x1b7740 0x4e20>;
			};

			qcom,cpu-voltage-cdev {
				compatible = "qcom,cc-cooling-devices";

				qcom,apc1-cluster {
					qcom,cpus = <0x14 0x17>;
					#cooling-cells = <0x02>;
					phandle = <0x7d>;
				};
			};
		};

		qcom,cpufreq-hw-debug@18591000 {
			compatible = "qcom,cpufreq-hw-epss-debug";
			reg = <0x18591000 0x800>;
			reg-names = "domain-top";
			qcom,freq-hw-domain = <0x04 0x00 0x04 0x01 0x04 0x02>;
		};

		qcom,gdsc@ad07004 {
			compatible = "qcom,gdsc";
			reg = <0xad07004 0x04>;
			regulator-name = "cam_cc_bps_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x30 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x2c2>;
		};

		qcom,gdsc@ad0a004 {
			compatible = "qcom,gdsc";
			reg = <0xad0a004 0x04>;
			regulator-name = "cam_cc_ife_0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x30 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0x2be>;
		};

		qcom,gdsc@ad0b004 {
			compatible = "qcom,gdsc";
			reg = <0xad0b004 0x04>;
			regulator-name = "cam_cc_ife_1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x30 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0x2bf>;
		};

		qcom,gdsc@ad0b070 {
			compatible = "qcom,gdsc";
			reg = <0xad0b070 0x04>;
			regulator-name = "cam_cc_ife_2_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x30 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0x2c0>;
		};

		qcom,gdsc@ad08004 {
			compatible = "qcom,gdsc";
			reg = <0xad08004 0x04>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x30 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x2a2>;
		};

		qcom,gdsc@ad09004 {
			compatible = "qcom,gdsc";
			reg = <0xad09004 0x04>;
			regulator-name = "cam_cc_sbi_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x30 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0x2c1>;
		};

		qcom,gdsc@ad0c120 {
			compatible = "qcom,gdsc";
			reg = <0xad0c120 0x04>;
			regulator-name = "cam_cc_titan_top_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x30 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0x2a3>;
		};

		qcom,gdsc@af03000 {
			compatible = "qcom,gdsc";
			reg = <0xaf03000 0x04>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x30 0x1d>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			proxy-supply = <0x3a>;
			qcom,proxy-consumer-enable;
			phandle = <0x3a>;
		};

		syscon@152128 {
			compatible = "syscon";
			reg = <0x152128 0x04>;
			phandle = <0x3b>;
		};

		qcom,gdsc@16b004 {
			compatible = "qcom,gdsc";
			reg = <0x16b004 0x04>;
			regulator-name = "gcc_pcie_0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x3b 0x00>;
			phandle = <0x28f>;
		};

		qcom,gdsc@18d004 {
			compatible = "qcom,gdsc";
			reg = <0x18d004 0x04>;
			regulator-name = "gcc_pcie_1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x3b 0x01>;
			phandle = <0x296>;
		};

		qcom,gdsc@175004 {
			compatible = "qcom,gdsc";
			reg = <0x175004 0x04>;
			regulator-name = "gcc_ufs_card_gdsc";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			phandle = <0x3bb>;
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			reg = <0x177004 0x04>;
			regulator-name = "gcc_ufs_phy_gdsc";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			phandle = <0x3bc>;
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			reg = <0x10f004 0x04>;
			regulator-name = "gcc_usb30_prim_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			phandle = <0xef>;
		};

		qcom,gdsc@110004 {
			compatible = "qcom,gdsc";
			reg = <0x110004 0x04>;
			regulator-name = "gcc_usb30_sec_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			phandle = <0xf3>;
		};

		qcom,gdsc@17d050 {
			compatible = "qcom,gdsc";
			reg = <0x17d050 0x04>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			phandle = <0xea>;
		};

		qcom,gdsc@17d058 {
			compatible = "qcom,gdsc";
			reg = <0x17d058 0x04>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			phandle = <0xeb>;
		};

		qcom,gdsc@17d054 {
			compatible = "qcom,gdsc";
			reg = <0x17d054 0x04>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			phandle = <0xec>;
		};

		qcom,gdsc@17d06c {
			compatible = "qcom,gdsc";
			reg = <0x17d06c 0x04>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			phandle = <0xed>;
		};

		syscon@3d91540 {
			compatible = "syscon";
			reg = <0x3d91540 0x04>;
			phandle = <0x3c>;
		};

		qcom,gdsc@3d9106c {
			compatible = "qcom,gdsc";
			reg = <0x3d9106c 0x04>;
			regulator-name = "gpu_cc_cx_gdsc";
			hw-ctrl-addr = <0x3c>;
			parent-supply = <0x20>;
			qcom,no-status-check-on-disable;
			qcom,clk-dis-wait-val = <0x08>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			phandle = <0xe9>;
		};

		syscon@3d9158c {
			compatible = "syscon";
			reg = <0x3d9158c 0x04>;
			phandle = <0x3d>;
		};

		syscon@3d91008 {
			compatible = "syscon";
			reg = <0x3d91008 0x04>;
			phandle = <0x3e>;
		};

		qcom,gdsc@3d9100c {
			compatible = "qcom,gdsc";
			reg = <0x3d9100c 0x04>;
			regulator-name = "gpu_cc_gx_gdsc";
			qcom,gds-timeout = <0x1f4>;
			domain-addr = <0x3d>;
			sw-reset = <0x3e>;
			parent-supply = <0x3f>;
			vdd_parent-supply = <0x3f>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			phandle = <0x29b>;
		};

		qcom,gdsc@abf0d18 {
			compatible = "qcom,gdsc";
			reg = <0xabf0d18 0x04>;
			regulator-name = "video_cc_mvs0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x30 0xcb>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x285>;
		};

		qcom,gdsc@abf0bf8 {
			compatible = "qcom,gdsc";
			reg = <0xabf0bf8 0x04>;
			regulator-name = "video_cc_mvs0c_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x30 0xcb>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0xc5>;
		};

		qcom,gdsc@abf0d98 {
			compatible = "qcom,gdsc";
			reg = <0xabf0d98 0x04>;
			regulator-name = "video_cc_mvs1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x30 0xcb>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x287>;
		};

		qcom,gdsc@abf0c98 {
			compatible = "qcom,gdsc";
			reg = <0xabf0c98 0x04>;
			regulator-name = "video_cc_mvs1c_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x30 0xcb>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0x286>;
		};

		thermal-zones {
			phandle = <0x3bd>;

			modem-lte-sub6-pa1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x00>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-lte-sub6-pa2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x01>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x06>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x07>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x08>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x09>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-skin-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x0a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-wifi-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x17>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-ambient-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x18>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-streamer-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x0d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw0-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x0e>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw1-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x0f>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x10>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x11>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x1a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x1b>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x1c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-sdr-mmw-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x40 0x1d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdmss-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x41 0x09>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x42>;
					};

					active-config1 {
						temperature = <0x17ed0>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x44>;
					};

					active-config2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x45>;
					};
				};

				cooling-maps {

					mdmss10_cdev {
						trip = <0x42>;
						cooling-device = <0x43 0x01 0x01>;
					};

					mdmss11_cdev {
						trip = <0x44>;
						cooling-device = <0x43 0x02 0x02>;
					};

					mdmss12_cdev {
						trip = <0x45>;
						cooling-device = <0x43 0x03 0x03>;
					};
				};
			};

			mdmss-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x41 0x0a>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x46>;
					};

					active-config1 {
						temperature = <0x17ed0>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x47>;
					};

					active-config2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x48>;
					};
				};

				cooling-maps {

					mdmss20_cdev {
						trip = <0x46>;
						cooling-device = <0x43 0x01 0x01>;
					};

					mdmss21_cdev {
						trip = <0x47>;
						cooling-device = <0x43 0x02 0x02>;
					};

					mdmss22_cdev {
						trip = <0x48>;
						cooling-device = <0x43 0x03 0x03>;
					};
				};
			};

			cpu-0-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x49 0x01>;

				trips {

					cpu00-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x4a>;
					};

					cpu00-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x4c>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0x4a>;
						cooling-device = <0x4b 0x01 0x01>;
					};

					cpu00_cdev2 {
						trip = <0x4c>;
						cooling-device = <0x4d 0x01 0x01>;
					};
				};
			};

			cpu-0-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x49 0x02>;

				trips {

					cpu01-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x4e>;
					};

					cpu01-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x50>;
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0x4e>;
						cooling-device = <0x4f 0x01 0x01>;
					};

					cpu01_cdev2 {
						trip = <0x50>;
						cooling-device = <0x51 0x01 0x01>;
					};
				};
			};

			cpu-0-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x49 0x03>;

				trips {

					cpu02-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x52>;
					};

					cpu02-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x54>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0x52>;
						cooling-device = <0x53 0x01 0x01>;
					};

					cpu02_cdev2 {
						trip = <0x54>;
						cooling-device = <0x55 0x01 0x01>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x49 0x04>;
				thermal-governor = "step_wise";

				trips {

					cpu03-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x56>;
					};

					cpu03-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x58>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0x56>;
						cooling-device = <0x57 0x01 0x01>;
					};

					cpu03_cdev2 {
						trip = <0x58>;
						cooling-device = <0x59 0x01 0x01>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x49 0x07>;
				thermal-governor = "step_wise";

				trips {

					cpu10-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x5a>;
					};

					cpu10-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x5c>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu10_cdev {
						trip = <0x5a>;
						cooling-device = <0x5b 0x01 0x01>;
					};

					cpu10_cdev1 {
						trip = <0x5a>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu10_cdev2 {
						trip = <0x5c>;
						cooling-device = <0x5d 0x01 0x01>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x49 0x08>;
				thermal-governor = "step_wise";

				trips {

					cpu11-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x5e>;
					};

					cpu11-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x5f>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu11_cdev {
						trip = <0x5e>;
						cooling-device = <0x5b 0x01 0x01>;
					};

					cpu11_cdev1 {
						trip = <0x5e>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu11_cdev2 {
						trip = <0x5f>;
						cooling-device = <0x5d 0x01 0x01>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x49 0x09>;
				thermal-governor = "step_wise";

				trips {

					cpu12-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x60>;
					};

					cpu12-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x62>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0x60>;
						cooling-device = <0x61 0x01 0x01>;
					};

					cpu12_cdev1 {
						trip = <0x60>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu12_cdev2 {
						trip = <0x62>;
						cooling-device = <0x63 0x01 0x01>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x49 0x0a>;
				thermal-governor = "step_wise";

				trips {

					cpu13-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x64>;
					};

					cpu13-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x65>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0x64>;
						cooling-device = <0x61 0x01 0x01>;
					};

					cpu13_cdev1 {
						trip = <0x64>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu13_cdev2 {
						trip = <0x65>;
						cooling-device = <0x63 0x01 0x01>;
					};
				};
			};

			cpu-1-4-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x49 0x0b>;
				thermal-governor = "step_wise";

				trips {

					cpu14-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x66>;
					};

					cpu14-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x68>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu14_cdev {
						trip = <0x66>;
						cooling-device = <0x67 0x01 0x01>;
					};

					cpu14_cdev1 {
						trip = <0x66>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu14_cdev2 {
						trip = <0x68>;
						cooling-device = <0x69 0x01 0x01>;
					};
				};
			};

			cpu-1-5-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x49 0x0c>;
				thermal-governor = "step_wise";

				trips {

					cpu15-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x6a>;
					};

					cpu15-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x6b>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu15_cdev {
						trip = <0x6a>;
						cooling-device = <0x67 0x01 0x01>;
					};

					cpu15_cdev1 {
						trip = <0x6a>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu15_cdev2 {
						trip = <0x6b>;
						cooling-device = <0x69 0x01 0x01>;
					};
				};
			};

			cpu-1-6-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x49 0x0d>;
				thermal-governor = "step_wise";

				trips {

					cpu16-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x6c>;
					};

					cpu16-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x6e>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu16_cdev {
						trip = <0x6c>;
						cooling-device = <0x6d 0x01 0x01>;
					};

					cpu16_cdev1 {
						trip = <0x6c>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					cpu16_cdev2 {
						trip = <0x6e>;
						cooling-device = <0x6f 0x01 0x01>;
					};
				};
			};

			cpu-1-7-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x49 0x0e>;
				thermal-governor = "step_wise";

				trips {

					cpu17-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x70>;
					};

					cpu17-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x71>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu17_cdev {
						trip = <0x70>;
						cooling-device = <0x6d 0x01 0x01>;
					};

					cpu17_cdev1 {
						trip = <0x70>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					cpu17_cdev2 {
						trip = <0x71>;
						cooling-device = <0x6f 0x01 0x01>;
					};
				};
			};

			gpuss-0-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x41 0x01>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x72>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x72>;
						cooling-device = <0x73 0xffffffff 0xffffffff>;
					};
				};
			};

			gpuss-1-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x41 0x02>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x74>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x74>;
						cooling-device = <0x73 0xffffffff 0xffffffff>;
					};
				};
			};

			nspss-0-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x41 0x03>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x75>;
					};

					active-config1 {
						temperature = <0x19a28>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x77>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x75>;
						cooling-device = <0x76 0xffffffff 0xffffffff>;
					};

					nsp_cdev1 {
						trip = <0x77>;
						cooling-device = <0x76 0xfffffffe 0xfffffffe>;
					};
				};
			};

			nspss-1-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x41 0x04>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x78>;
					};

					active-config1 {
						temperature = <0x19a28>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x79>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x78>;
						cooling-device = <0x76 0xffffffff 0xffffffff>;
					};

					nsp_cdev1 {
						trip = <0x79>;
						cooling-device = <0x76 0xfffffffe 0xfffffffe>;
					};
				};
			};

			nspss-2-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x41 0x05>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x7a>;
					};

					active-config1 {
						temperature = <0x19a28>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x7b>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x7a>;
						cooling-device = <0x76 0xffffffff 0xffffffff>;
					};

					nsp_cdev1 {
						trip = <0x7b>;
						cooling-device = <0x76 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pop-mem-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x41 0x07>;
				thermal-governor = "step_wise";

				trips {

					pop-trip {
						temperature = <0x15f90>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x7c>;
					};

					pop-trip1 {
						temperature = <0x15f90>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7e>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					pop_cdev {
						trip = <0x7c>;
						cooling-device = <0x7d 0xffffffff 0xffffffff>;
					};

					pop_cdev1 {
						trip = <0x7e>;
						cooling-device = <0x7f 0x05 0x05>;
					};
				};
			};

			aoss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x00>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x01>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x02>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x03>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x04>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x05>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x06>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x07>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x08>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x09>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x0a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-4-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x0b>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-5-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x0c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-6-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x0d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-7-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x49 0x0e>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x00>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x01>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x02>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			nspss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x03>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			nspss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x04>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			nspss-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x05>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x06>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x07>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x08>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x09>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x0a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x0b>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x0c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x0d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mx-pe-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x80>;
				thermal-governor = "step_wise";

				trips {

					mx-pe-config1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x81>;
					};

					mx-pe-config2 {
						temperature = <0x02>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x82>;
					};

					mx-pe-config3 {
						temperature = <0x03>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x83>;
					};
				};

				cooling-maps {

					mx_pe_cdev_1 {
						trip = <0x81>;
						cooling-device = <0x76 0x01 0x01>;
					};

					mx_pe_cdev_2 {
						trip = <0x82>;
						cooling-device = <0x73 0x01 0x01>;
					};

					mx_pe_cdev_3 {
						trip = <0x83>;
						cooling-device = <0x43 0x01 0x01>;
					};
				};
			};

			cx-pe-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x84>;
				thermal-governor = "step_wise";

				trips {

					cx-pe-config1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x85>;
					};

					cx-pe-config2 {
						temperature = <0x02>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x86>;
					};

					cx-pe-config3 {
						temperature = <0x03>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x87>;
					};

					cx-pe-config4 {
						temperature = <0x04>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x3be>;
					};

					cx-pe-config5 {
						temperature = <0x05>;
						hysteresis = <0x02>;
						type = "passive";
						phandle = <0x88>;
					};
				};

				cooling-maps {

					cx_pe_cdev_1 {
						trip = <0x85>;
						cooling-device = <0x76 0x01 0x01>;
					};

					cx_pe_cdev_2 {
						trip = <0x86>;
						cooling-device = <0x76 0x02 0x02>;
					};

					cx_pe_cdev_3 {
						trip = <0x87>;
						cooling-device = <0x76 0x03 0x03>;
					};

					cx_pe_cdev_5 {
						trip = <0x88>;
						cooling-device = <0x76 0x04 0x04>;
					};
				};
			};

			pm8350_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x582>;
				phandle = <0x661>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5d7>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x662>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x663>;
					};
				};

				cooling-maps {

					pm8350_gpu {
						trip = <0x5d7>;
						cooling-device = <0x73 0xfffffffe 0xfffffffe>;
					};

					pm8350_cpu4_freq {
						trip = <0x5d7>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					pm8350_cpu7_freq {
						trip = <0x5d7>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					pm8350_cpu4 {
						trip = <0x5d7>;
						cooling-device = <0x5b 0x01 0x01>;
					};

					pm8350_cpu5 {
						trip = <0x5d7>;
						cooling-device = <0x61 0x01 0x01>;
					};

					pm8350_cpu6 {
						trip = <0x5d7>;
						cooling-device = <0x67 0x01 0x01>;
					};

					pm8350_cpu7 {
						trip = <0x5d7>;
						cooling-device = <0x6d 0x01 0x01>;
					};
				};
			};

			pm8350c_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x586>;
				phandle = <0x674>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5d8>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x675>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x676>;
					};
				};

				cooling-maps {

					pm8350c_mdm {
						trip = <0x5d8>;
						cooling-device = <0x43 0xfffffffe 0xfffffffe>;
					};

					pm8350c_nsp {
						trip = <0x5d8>;
						cooling-device = <0x76 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm8350c-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x587 0x05>;
				disable-thermal-zone;

				trips {

					c-bcl-lvl0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x5d4>;
					};
				};

				cooling-maps {

					vph_cpu4 {
						trip = <0x5d4>;
						cooling-device = <0x5b 0x01 0x01>;
					};

					vph_cpu5 {
						trip = <0x5d4>;
						cooling-device = <0x61 0x01 0x01>;
					};

					vph_gpu0 {
						trip = <0x5d4>;
						cooling-device = <0x73 0x02 0x02>;
					};

					vph_cdsp0 {
						trip = <0x5d4>;
						cooling-device = <0x76 0x02 0x02>;
					};
				};
			};

			pm8350c-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x587 0x06>;
				disable-thermal-zone;

				trips {

					c-bcl-lvl1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x5d5>;
					};
				};

				cooling-maps {

					vph_cpu6 {
						trip = <0x5d5>;
						cooling-device = <0x67 0x01 0x01>;
					};

					vph_cpu7 {
						trip = <0x5d5>;
						cooling-device = <0x6d 0x01 0x01>;
					};

					vph_gpu1 {
						trip = <0x5d5>;
						cooling-device = <0x73 0x04 0x04>;
					};

					vph_cdsp1 {
						trip = <0x5d5>;
						cooling-device = <0x76 0x04 0x04>;
					};
				};
			};

			pm8350c-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x587 0x07>;
				disable-thermal-zone;

				trips {

					c-bcl-lvl2 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x5d6>;
					};
				};

				cooling-maps {

					vph_gpu2 {
						trip = <0x5d6>;
						cooling-device = <0x73 0xfffffffe 0xfffffffe>;
					};

					vph_cdsp2 {
						trip = <0x5d6>;
						cooling-device = <0x76 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pmr735a_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x588>;
				phandle = <0x678>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5d9>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x679>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x67a>;
					};
				};

				cooling-maps {

					pmr735a_pa {
						trip = <0x5d9>;
						cooling-device = <0x3c7 0xfffffffe 0xfffffffe>;
					};

					pmr735a_pa_fr1 {
						trip = <0x5d9>;
						cooling-device = <0x3c8 0xfffffffe 0xfffffffe>;
					};

					pmr735a_mmw0 {
						trip = <0x5d9>;
						cooling-device = <0x3cf 0xfffffffe 0xfffffffe>;
					};

					pmr735a_mmw1 {
						trip = <0x5d9>;
						cooling-device = <0x3d0 0xfffffffe 0xfffffffe>;
					};

					pmr735a_mmw2 {
						trip = <0x5d9>;
						cooling-device = <0x3d1 0xfffffffe 0xfffffffe>;
					};

					pmr735a_mmw3 {
						trip = <0x5d9>;
						cooling-device = <0x3d2 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pmr735b_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x589>;
				phandle = <0x67c>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x67d>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x67e>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x67f>;
					};
				};
			};

			skin-msm-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x58a 0x144>;
				wake-capable-sensor;
				status = "disabled";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x58a 0x145>;
				wake-capable-sensor;
				status = "disabled";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			hot-pock-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x58a 0x146>;
				wake-capable-sensor;
				status = "disabled";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			rear-cam-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x58a 0x147>;
				wake-capable-sensor;
				status = "disabled";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			tof-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x58a 0x148>;
				wake-capable-sensor;
				status = "disabled";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			xo-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x58a 0x44>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			xo-therm-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x58a 0x44>;

				trips {

					active-config0 {
						temperature = <0x130b0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x5da>;
					};

					active-config1 {
						temperature = <0x13880>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x5db>;
					};
				};

				cooling-maps {

					cpu4_freq_cdev {
						trip = <0x5da>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu7_freq_cdev {
						trip = <0x5da>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					cpu4_iso_cdev {
						trip = <0x5da>;
						cooling-device = <0x5b 0x01 0x01>;
					};

					cpu5_iso_cdev {
						trip = <0x5da>;
						cooling-device = <0x61 0x01 0x01>;
					};

					cpu6_iso_cdev {
						trip = <0x5da>;
						cooling-device = <0x67 0x01 0x01>;
					};

					cpu7_iso_cdev {
						trip = <0x5da>;
						cooling-device = <0x6d 0x01 0x01>;
					};

					cpu4_hot_cdev {
						trip = <0x5db>;
						cooling-device = <0x5d 0x01 0x01>;
					};

					cpu5_hot_cdev {
						trip = <0x5db>;
						cooling-device = <0x63 0x01 0x01>;
					};

					cpu6_hot_cdev {
						trip = <0x5db>;
						cooling-device = <0x69 0x01 0x01>;
					};

					cpu7_hot_cdev {
						trip = <0x5db>;
						cooling-device = <0x6f 0x01 0x01>;
					};
				};
			};

			usb-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x58a 0x145>;

				trips {

					active-config0 {
						temperature = <0x14c08>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};
			};

			wpc-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x58a 0x14b>;

				trips {

					active-config0 {
						temperature = <0x14c08>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";
			phandle = <0x3bf>;

			modem {
				qcom,instance-id = <0x00>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x02>;
					phandle = <0x3c0>;
				};

				modem_pa_fr1 {
					qcom,qmi-dev-name = "pa_fr1";
					#cooling-cells = <0x02>;
					phandle = <0x3c1>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x02>;
					phandle = <0x3c2>;
				};

				modem_mmw_skin0 {
					qcom,qmi-dev-name = "mmw_skin0";
					#cooling-cells = <0x02>;
					phandle = <0x3c3>;
				};

				modem_mmw_skin1 {
					qcom,qmi-dev-name = "mmw_skin1";
					#cooling-cells = <0x02>;
					phandle = <0x3c4>;
				};

				modem_mmw_skin2 {
					qcom,qmi-dev-name = "mmw_skin2";
					#cooling-cells = <0x02>;
					phandle = <0x3c5>;
				};

				modem_mmw_skin3 {
					qcom,qmi-dev-name = "mmw_skin3";
					#cooling-cells = <0x02>;
					phandle = <0x3c6>;
				};

				modem_pa_dsc {
					qcom,qmi-dev-name = "pa_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3c7>;
				};

				modem_pa_fr1_dsc {
					qcom,qmi-dev-name = "pa_fr1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3c8>;
				};

				modem_tj {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x02>;
					phandle = <0x43>;
				};

				modem_skin_lte_dsc {
					qcom,qmi-dev-name = "modem_skin_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3c9>;
				};

				modem_skin_nr_dsc {
					qcom,qmi-dev-name = "modem_skin_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3ca>;
				};

				modem_mmw_skin0_dsc {
					qcom,qmi-dev-name = "mmw_skin0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3cb>;
				};

				modem_mmw_skin1_dsc {
					qcom,qmi-dev-name = "mmw_skin1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3cc>;
				};

				modem_mmw_skin2_dsc {
					qcom,qmi-dev-name = "mmw_skin2_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3cd>;
				};

				modem_mmw_skin3_dsc {
					qcom,qmi-dev-name = "mmw_skin3_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3ce>;
				};

				modem_mmw0 {
					qcom,qmi-dev-name = "mmw0";
					#cooling-cells = <0x02>;
					phandle = <0x3cf>;
				};

				modem_mmw1 {
					qcom,qmi-dev-name = "mmw1";
					#cooling-cells = <0x02>;
					phandle = <0x3d0>;
				};

				modem_mmw2 {
					qcom,qmi-dev-name = "mmw2";
					#cooling-cells = <0x02>;
					phandle = <0x3d1>;
				};

				modem_mmw3 {
					qcom,qmi-dev-name = "mmw3";
					#cooling-cells = <0x02>;
					phandle = <0x3d2>;
				};

				modem_bcl {
					qcom,qmi-dev-name = "vbatt_low";
					#cooling-cells = <0x02>;
					phandle = <0x3d3>;
				};

				modem_charge_state {
					qcom,qmi-dev-name = "charge_state";
					#cooling-cells = <0x02>;
					phandle = <0x3d4>;
				};

				modem_wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x02>;
					phandle = <0x3d5>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <0x02>;
					phandle = <0x76>;
				};

				cdsp_hw {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <0x02>;
					phandle = <0x3d6>;
				};
			};
		};

		cache-controller@9200000 {
			compatible = "qcom,lahaina-llcc", "qcom,llcc-v2";
			reg = <0x9200000 0x1d0000 0x9600000 0x50000>;
			reg-names = "llcc_base", "llcc_broadcast_base";
			cap-based-alloc-and-pwr-collapse;
			clocks = <0x2e 0x00>;
			clock-names = "qdss_clk";
		};

		qcom_scm {
			compatible = "qcom,secure-chan-manager";
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qcom-secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom-mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058 0x18060058 0x18070058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060 0x18060060 0x18070060>;
		};

		interconnect@16e0000 {
			compatible = "qcom,lahaina-aggre1_noc";
			reg = <0x16e0000 0x1f180>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x89>;
			clocks = <0x30 0x10 0x30 0x12 0x30 0x13>;
			phandle = <0x8f>;
		};

		interconnect@1700000 {
			reg = <0x1700000 0x3d180>;
			compatible = "qcom,lahaina-aggre2_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x89>;
			clocks = <0x30 0x0b 0x30 0x0c 0x30 0x0e 0x30 0x10 0x37 0x16>;
			phandle = <0x8b>;
		};

		interconnect {
			compatible = "qcom,lahaina-clk_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x89>;
			phandle = <0x3d7>;
		};

		interconnect@1500000 {
			reg = <0x1500000 0x28000>;
			compatible = "qcom,lahaina-config_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x89>;
			phandle = <0x91>;
		};

		interconnect@90e0000 {
			reg = <0x90e0000 0x5080>;
			compatible = "qcom,lahaina-dc_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x89>;
			phandle = <0x3d8>;
		};

		interconnect@9100000 {
			reg = <0x9100000 0xb4000>;
			compatible = "qcom,lahaina-gem_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x89 0x8a>;
			phandle = <0x90>;
		};

		interconnect@3c40000 {
			reg = <0x3c40000 0xf080>;
			compatible = "qcom,lahaina-lpass_ag_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x89>;
			phandle = <0x3d9>;
		};

		interconnect@1580000 {
			reg = <0x1580000 0x04>;
			compatible = "qcom,lahaina-mc_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x89 0x8a>;
			phandle = <0x8c>;
		};

		interconnect@1740000 {
			reg = <0x1740000 0x1f080>;
			compatible = "qcom,lahaina-mmss_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x89 0x8a>;
			phandle = <0xc6>;
		};

		interconnect@a0c0000 {
			reg = <0xa0c0000 0x10000>;
			compatible = "qcom,lahaina-nsp_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x89>;
			phandle = <0xc2>;
		};

		interconnect@1680000 {
			reg = <0x1680000 0x1ee00>;
			compatible = "qcom,lahaina-system_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x89>;
			phandle = <0x3da>;
		};

		l3_cpu@18590000 {
			reg = <0x18590000 0x4000>;
			compatible = "qcom,lahaina-epss-l3-cpu";
			#interconnect-cells = <0x01>;
			clock-names = "xo", "alternate";
			clocks = <0x37 0x00 0x30 0x27>;
			phandle = <0x9d>;
		};

		pil_scm_pas {
			compatible = "qcom,pil-tz-scm-pas";
			interconnects = <0x8b 0x25 0x8c 0x200>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,mpm2-sleep-counter@c221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x280000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
		};

		hwkm@10c0000 {
			compatible = "qcom,hwkm";
			reg = <0x10c0000 0x9000 0x1d90000 0x9000>;
			reg-names = "km_master", "ice_slave";
			qcom,enable-hwkm-clk;
			clock-names = "km_clk_src";
			clocks = <0x37 0x18>;
			qcom,op-freq-hz = <0x47868c0>;
			phandle = <0x3db>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xe10>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			lanes-per-direction = <0x02>;
			clock-names = "ref_clk_src", "ref_aux_clk";
			clocks = <0x37 0x00 0x30 0xa6>;
			resets = <0x8d 0x00>;
			status = "ok";
			phandle = <0x8e>;
			compatible = "qcom,ufs-phy-qmp-v4-lahaina";
			vdda-phy-supply = <0x1e>;
			vdda-phy-always-on;
			vdda-pll-supply = <0x1f>;
			vdda-phy-max-microamp = <0x165d0>;
			vdda-pll-max-microamp = <0x4a38>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem", "ufs_ice", "ufs_ice_hwkm";
			interrupts = <0x00 0x109 0x04>;
			phys = <0x8e>;
			phy-names = "ufsphy";
			#reset-cells = <0x01>;
			lanes-per-direction = <0x02>;
			dev-ref-clk-freq = <0x00>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x30 0xa0 0x30 0x10 0x30 0x9f 0x30 0xaf 0x30 0xa3 0x37 0x00 0x30 0xad 0x30 0xa9 0x30 0xab>;
			freq-table-hz = <0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x47868c0 0x11e1a300 0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			interconnects = <0x8f 0x34 0x8c 0x200 0x90 0x02 0x91 0x230>;
			interconnect-names = "ufs-ddr", "cpu-ufs";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x1a>;
			qcom,ufs-bus-bw,num-paths = <0x02>;
			qcom,ufs-bus-bw,vectors-KBps = <0x00 0x00 0x00 0x00 0x39a 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x39a0 0x00 0x3e8 0x00 0x1f334 0x00 0x3e8 0x00 0x3e667 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x3e667 0x00 0x3e8 0x00 0x7cccd 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x00 0x2c7b80 0x00 0x64000 0x00 0x247ae 0x00 0x3e8 0x00 0x48ccd 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x48ccd 0x00 0x3e8 0x00 0x9199a 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x64000 0x2c7b80 0x00 0x64000 0x64000 0x74a000 0x00 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2", "MAX";
			reset-gpios = <0x92 0xcb 0x01>;
			resets = <0x30 0x19>;
			reset-names = "rst";
			iommus = <0x28 0xe0 0x00>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
			phandle = <0x8d>;
			vdd-hba-supply = <0x3bc>;
			vdd-hba-fixed-regulator;
			vcc-supply = <0x2d8>;
			vcc-voltage-level = <0x263540 0x2d0370>;
			vcc-max-microamp = "", "\f5";
			vccq-supply = <0x2d9>;
			vccq-max-microamp = <0xdbba0>;
			qcom,vddp-ref-clk-supply = <0x2d9>;
			qcom,vddp-ref-clk-max-microamp = <0x64>;
			qcom,vccq-parent-supply = <0xdb>;
			qcom,vccq-parent-max-microamp = <0x33450>;
			spm-level = <0x03>;
			sec,wb-enable;
			sec,wb-up-threshold-block = <0xc00>;
			sec,wb-up-threshold-rqs = <0x1e>;
			sec,wb-down-threshold-block = <0x600>;
			sec,wb-down-threshold-rqs = <0x19>;
			sec,wb-disable-threshold-lt = <0x09>;
			sec,wb-on-delay-ms = <0x5c>;
			sec,wb-off-delay-ms = <0x1194>;

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0x0f>;
				vote = <0x2c>;
			};
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x00 0xcf 0x04 0x00 0xdf 0x04>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x04>;
			qcom,large-address-bus;
			interconnects = <0x8b 0x31 0x8c 0x200 0x90 0x02 0x91 0x229>;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x00 0x00 0x00 0x00 0x416 0x640 0x640 0x640 0xcc3e 0x13880 0x13880 0x13880 0xff50 0x186a0 0x186a0 0x186a0 0x1fe9e 0x30d40 0x208c8 0x208c8 0x3fd3e 0x30d40 0x249f0 0x249f0 0x3fd3e 0x61a80 0x493e0 0x493e0 0x146cc2 0x3e8000 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,restore-after-cx-collapse;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc02a560>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc02a560>;
			clocks = <0x30 0x84 0x30 0x85>;
			clock-names = "iface", "core";
			qcom,dll-hsr-list = <0x7642c 0xa800 0x10 0x2c010800 0x80040868>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			iommus = <0x28 0x4a0 0x00>;
			dma-coherent;
			qcom,iommu-dma = "bypass";
			status = "disabled";
			phandle = <0x3dc>;
			vdd-supply = <0x5e5>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d2a80>;
			qcom,vdd-current-level = <0xc8 0xc3500>;
			vdd-io-supply = <0x25>;
			qcom,vdd-io-voltage-level = <0x1b9680 0x2d2a80>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x2fb>;
			pinctrl-1 = <0x2fc>;
			cd-gpios = <0x92 0x5c 0x01>;

			qos0 {
				mask = <0x0f>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf0>;
				vote = <0x2c>;
			};
		};

		erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x01 0x00 0x04 0x00 0x23 0x04>;
			interrupt-names = "l1-l2-faultirq", "l3-scu-faultirq";
			phandle = <0x3dd>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x93>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x93 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0x95>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			reg = <0x1fc0000 0x30000>;
			phandle = <0x03>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x94>;
			hwlocks = <0x95 0x03>;
			phandle = <0x3de>;
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			mboxes = <0x2c 0x00 0x00>;
			mbox-names = "aop_qmp";
			interrupt-parent = <0x2c>;
			interrupts = <0x00 0x00 0x01>;
			reg = <0xc300000 0x400>;
			reg-names = "msgram";
			label = "aop";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x02>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
		};

		aop-sysfs-msg-client {
			compatible = "qcom,sysfs-qmp-client";
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x96 0x00>;
			interrupt-parent = <0x97>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		interrupt-controller@b220000 {
			compatible = "qcom,lahaina-pdc";
			reg = <0xb220000 0x30000 0x17c000f0 0x60>;
			qcom,pdc-ranges = <0x00 0x1e0 0x28 0x28 0x8c 0x0e 0x36 0x107 0x01 0x37 0x132 0x04 0x3b 0x138 0x03 0x3e 0x176 0x02 0x40 0x1b2 0x02 0x42 0x1b6 0x03 0x45 0x56 0x01 0x46 0x208 0x36 0x7c 0x261 0x1f 0x9b 0x3f 0x01 0x9c 0x2cc 0x0c>;
			#interrupt-cells = <0x02>;
			interrupt-parent = <0x01>;
			interrupt-controller;
			phandle = <0x29>;
		};

		rsc@af20000 {
			label = "disp_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";
			interrupts = <0x00 0x81 0x04>;
			qcom,tcs-offset = <0x1c00>;
			qcom,drv-id = <0x00>;
			qcom,tcs-config = <0x02 0x00 0x00 0x01 0x01 0x01 0x03 0x00>;
			phandle = <0x3df>;

			bcm_voter {
				compatible = "qcom,bcm-voter";
				qcom,tcs-wait = <0x01>;
				phandle = <0x8a>;
			};

			sde_rsc_rpmh {
				compatible = "qcom,sde-rsc-rpmh";
				cell-index = <0x00>;
			};
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			interrupts-extended = <0x29 0x01 0x04>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <0x04>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			phandle = <0x29c>;

			qcom,pmk8350@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x658>;

				pon_pbs@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800>;
					qcom,system-reset;
					qcom,store-hard-reset-reason;
				};

				pon_hlos@1300 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x1300 0x800>;
					reg-names = "pon_hlos", "pon_pbs";
					interrupts = <0x00 0x13 0x07 0x03 0x00 0x13 0x06 0x03>;
					interrupt-names = "kpdpwr", "resin";
					qcom,kpdpwr-sw-debounce;

					qcom,pon_1 {
						qcom,pon-type = <0x00>;
						linux,code = <0x74>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x01>;
						linux,code = <0x72>;
					};
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc7";
					reg = <0x3100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					pinctrl-names = "default";
					pinctrl-0 = <0x581>;
					phandle = <0x575>;

					pmk8350_ref_gnd {
						reg = <0x00>;
						label = "pmk8350_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_vref_1p25 {
						reg = <0x01>;
						label = "pmk8350_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_die_temp {
						reg = <0x03>;
						label = "pmk8350_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_xo_therm {
						reg = <0x44>;
						label = "pmk8350_xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm8350_ref_gnd {
						reg = <0x100>;
						label = "pm8350_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm8350_vref_1p25 {
						reg = <0x101>;
						label = "pm8350_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm8350_die_temp {
						reg = <0x103>;
						label = "pm8350_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm8350_vph_pwr {
						reg = <0x18e>;
						label = "pm8350_vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					pmr735a_ref_gnd {
						reg = <0x400>;
						label = "pmr735a_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735a_vref_1p25 {
						reg = <0x401>;
						label = "pmr735a_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735a_die_temp {
						reg = <0x403>;
						label = "pmr735a_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735b_ref_gnd {
						reg = <0x500>;
						label = "pmr735b_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735b_vref_1p25 {
						reg = <0x501>;
						label = "pmr735b_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735b_die_temp {
						reg = <0x503>;
						label = "pmr735b_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					wf_therm {
						reg = <0x14a>;
						label = "wf_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x05>;
					};

					cf_therm {
						reg = <0x14c>;
						label = "cf_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x05>;
					};

					ap_therm {
						reg = <0x144>;
						label = "ap_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x05>;
					};

					usb_thm {
						label = "usb_thm";
						reg = <0x145>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						qcom,scale-fn-type = <0x05>;
					};

					chg_thm {
						label = "chg_thm";
						reg = <0x148>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						qcom,scale-fn-type = <0x05>;
					};

					wpc_thm {
						label = "wpc_thm";
						reg = <0x14b>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						qcom,scale-fn-type = <0x05>;
					};
				};

				adc_tm@3400 {
					compatible = "qcom,adc-tm7";
					reg = <0x3400>;
					interrupts = <0x00 0x34 0x00 0x01>;
					interrupt-names = "threshold";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x575 0x145 0x575 0x14b 0x575 0x44>;
					phandle = <0x58a>;

					pmk8350_xo_therm {
						reg = <0x44>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					usb_therm {
						reg = <0x145>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					wpc_therm {
						reg = <0x14b>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				sdam@7100 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7100>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x659>;

					restart@48 {
						reg = <0x48 0x01>;
						bits = <0x01 0x07>;
						phandle = <0x58b>;
					};
				};

				sdam@7200 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7200>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x65a>;

					pon_reason@69 {
						reg = <0x69 0x01>;
						phandle = <0x58c>;
					};
				};

				sdam@7400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7400>;
					phandle = <0x58d>;
				};

				sdam@7c00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7c00>;
					phandle = <0x65b>;
				};

				sdam@7d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7d00>;
					phandle = <0x65c>;
				};

				sdam@8400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8400>;
					phandle = <0x583>;
				};

				sdam@8500 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8500>;
					phandle = <0x584>;
				};

				sdam@8600 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8600>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x65d>;
				};

				sdam@9d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9d00>;
					phandle = <0x65e>;
				};

				pinctrl@b000 {
					compatible = "qcom,pmk8350-gpio";
					reg = <0xb000>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x65f>;
				};

				rtc@6100 {
					compatible = "qcom,pmk8350-rtc";
					reg = <0x6100 0x6200>;
					reg-names = "rtc", "alarm";
					interrupts = <0x00 0x62 0x01 0x01>;
					phandle = <0x660>;
				};
			};

			qcom,pm8350@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x01 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x575 0x103>;
					io-channel-names = "thermal";
					phandle = <0x582>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8350-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x5dd>;

					key_vol_up {

						key_vol_up_default {
							pins = "gpio6";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x01>;
							phandle = <0x5dc>;
						};
					};

					pm8350_rear_tof_therm {

						pm8350_rear_tof_therm_default {
							pins = "gpio1";
							bias-high-impedance;
							phandle = <0x581>;
						};
					};

					gpio2_adc {

						gpio2_adc_default {
							pins = "gpio2";
							function = "normal";
							bias-high-impedance;
							phandle = <0x57f>;
						};
					};

					gpio4_adc {

						gpio4_adc_default {
							pins = "gpio4";
							function = "normal";
							bias-high-impedance;
							phandle = <0x580>;
						};
					};

					chg_thm {

						chg_thm_default {
							pins = "gpio1";
							function = "normal";
							bias-high-impedance;
							phandle = <0x577>;
						};
					};

					wpc_thm {

						wpc_thm_default {
							pins = "gpio3";
							function = "normal";
							bias-high-impedance;
							phandle = <0x576>;
						};
					};
				};
			};

			qcom,pm8350c@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x02 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					phandle = <0x586>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8350c-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x57e>;

					lcd_backlight_ctrl {

						lcd_backlight_ctrl_default {
							pins = "gpio9";
							function = "func1";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <0x01>;
							qcom,drive-strength = <0x02>;
							phandle = <0x664>;
						};
					};

					wpc_det_default {
						pins = "gpio1";
						function = "normal";
						input-enable;
						bias-disable;
						phandle = <0x5ec>;
					};

					hall_irq {
						pins = "gpio8";
						function = "normal";
						qcom,drive-strength = <0x00>;
						input-enable;
						bias-disable;
						power-source = <0x01>;
						phandle = <0x57d>;
					};

					if_pmic_irq {
						pins = "gpio5";
						function = "normal";
						qcom,drive-strength = <0x00>;
						input-enable;
						bias-disable;
						power-source = <0x01>;
						phandle = <0x5f9>;
					};

					panel_zr01_esd_1_active {
						pins = "gpio7";
						function = "normal";
						qcom,drive-strength = <0x00>;
						input-enable;
						bias-disable;
						power-source = <0x01>;
						phandle = <0x5cb>;
					};

					panel_zr01_esd_1_suspend {
						pins = "gpio7";
						function = "normal";
						qcom,drive-strength = <0x00>;
						input-enable;
						bias-disable;
						power-source = <0x01>;
						phandle = <0x5cf>;
					};

					chg_int {

						chg_int_default {
							pins = "gpio5";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x00>;
							phandle = <0x665>;
						};
					};
				};

				pwms@e800 {
					compatible = "qcom,pwm-lpg";
					reg = <0xe800>;
					reg-names = "lpg-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x03>;
					nvmem = <0x583 0x584>;
					nvmem-names = "lpg_chan_sdam", "lut_sdam";
					qcom,lut-sdam-base = <0x45>;
					qcom,lut-patterns = <0x00 0x0a 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00>;
					qcom,tick-duration-us = <0x1f40>;
					phandle = <0x585>;

					lpg@1 {
						qcom,lpg-chan-id = <0x01>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <0x48>;
					};

					lpg@2 {
						qcom,lpg-chan-id = <0x02>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <0x56>;
					};

					lpg@3 {
						qcom,lpg-chan-id = <0x03>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <0x64>;
					};
				};

				pwms@eb00 {
					compatible = "qcom,pwm-lpg";
					reg = <0xeb00>;
					reg-names = "lpg-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x01>;
					phandle = <0x666>;
				};

				qcom,leds@ef00 {
					compatible = "qcom,tri-led";
					reg = <0xef00>;
					phandle = <0x667>;

					red {
						label = "red";
						pwms = <0x585 0x00 0xf4240>;
						led-sources = <0x00>;
						linux,default-trigger = "timer";
					};

					green {
						label = "green";
						pwms = <0x585 0x01 0xf4240>;
						led-sources = <0x01>;
						linux,default-trigger = "timer";
					};

					blue {
						label = "blue";
						pwms = <0x585 0x02 0xf4240>;
						led-sources = <0x02>;
						linux,default-trigger = "timer";
					};
				};

				bcl@4700 {
					compatible = "qcom,bcl-v5";
					reg = <0x4700 0x100>;
					interrupts = <0x02 0x47 0x00 0x00 0x02 0x47 0x01 0x00 0x02 0x47 0x02 0x00>;
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					qcom,pmic7-threshold;
					#thermal-sensor-cells = <0x01>;
					phandle = <0x587>;
				};

				qcom,flash_led@ee00 {
					compatible = "qcom,pm8350c-flash-led";
					reg = <0xee00>;
					interrupts = <0x02 0xee 0x00 0x01 0x02 0xee 0x03 0x01 0x02 0xee 0x04 0x01>;
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					qcom,thermal-derate-current = <0xc8 0x1f4>;
					qcom,hw-strobe-gpios = <0x57e 0x01 0x00>;
					status = "ok";
					phandle = <0x668>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x00>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x669>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x01>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x66a>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x02>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x66b>;
					};

					qcom,flash_3 {
						label = "flash";
						qcom,led-name = "led:flash_3";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash3_trigger";
						qcom,id = <0x03>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x66c>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x00>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x66d>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x01>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x66e>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x02>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x66f>;
					};

					qcom,torch_3 {
						label = "torch";
						qcom,led-name = "led:torch_3";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch3_trigger";
						qcom,id = <0x03>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x670>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <0x09>;
						qcom,symmetry-en;
						phandle = <0x671>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,default-led-trigger = "switch1_trigger";
						qcom,led-mask = <0x06>;
						qcom,symmetry-en;
						phandle = <0x672>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,default-led-trigger = "switch2_trigger";
						qcom,led-mask = <0x0f>;
						qcom,symmetry-en;
						phandle = <0x673>;
					};
				};
			};

			qcom,pmr735a@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x04 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x575 0x403>;
					io-channel-names = "thermal";
					phandle = <0x588>;
				};

				pinctrl@8800 {
					compatible = "qcom,pmr735a-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x677>;
				};
			};

			qcom,pmr735b@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x05 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x575 0x503>;
					io-channel-names = "thermal";
					phandle = <0x589>;
				};

				pinctrl@8800 {
					compatible = "qcom,pmr735b-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x67b>;
				};
			};
		};

		qcom,spmi-debug@6b12000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x6b12000 0x60 0x7820a8 0x04>;
			reg-names = "core", "fuse";
			clocks = <0x2e 0x00>;
			clock-names = "core_clk";
			qcom,fuse-disable-bit = <0x18>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			status = "disabled";
			phandle = <0x3e0>;

			qcom,pmk8350-debug@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8350-debug@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8350c-debug@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pmr735a-debug@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pmr735b-debug@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x98>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0xeb>;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,secure-domains = <0x0f>;
			qcom,qos-cores = <0x00 0x01 0x02 0x03>;
			phandle = <0x3e1>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x28 0x2161 0x400 0x28 0x1181 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x28 0x2162 0x400 0x28 0x1182 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x28 0x2163 0x400 0x28 0x1183 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x28 0x2164 0x400 0x28 0x1184 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x28 0x2165 0x400 0x28 0x1185 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x28 0x2166 0x400 0x28 0x1186 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x28 0x2167 0x400 0x28 0x1187 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x28 0x2168 0x400 0x28 0x1188 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x28 0x2169 0x400 0x28 0x1189 0x420>;
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				qcom,iommu-vmid = <0x0a>;
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x28 0x1803 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x28 0x1804 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x28 0x1805 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x28 0x541 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x28 0x542 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x28 0x543 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				shared-cb = <0x04>;
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb16 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x28 0x118b 0x420 0x28 0x216b 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb17 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x28 0x118c 0x420 0x28 0x216c 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb18 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x28 0x118d 0x420 0x28 0x216d 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb19 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x28 0x118e 0x420 0x28 0x216e 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent-hint-cached;
			};
		};

		llcc-pmu@9095000 {
			compatible = "qcom,llcc-pmu-ver2";
			reg = <0x9095000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x3e2>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x99>;

			opp-150 {
				opp-hz = <0x00 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x00 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x00 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x00 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x00 0x300a>;
			};

			opp-933 {
				opp-hz = <0x00 0x379c>;
			};

			opp-1000 {
				opp-hz = <0x00 0x3b9a>;
			};
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9b>;

			opp-200 {
				opp-hz = <0x00 0x2fa>;
				opp-supported-hw = <0x180>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
				opp-supported-hw = <0x180>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
				opp-supported-hw = <0x180>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
				opp-supported-hw = <0x180>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
				opp-supported-hw = <0x180>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
				opp-supported-hw = <0x180>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
				opp-supported-hw = <0x180>;
			};

			opp-1708 {
				opp-hz = <0x00 0x1973>;
				opp-supported-hw = <0x180>;
			};

			opp-2092 {
				opp-hz = <0x00 0x1f2c>;
				opp-supported-hw = <0x180>;
			};

			opp-2133 {
				opp-hz = <0x00 0x1fc8>;
				opp-supported-hw = <0x80>;
			};

			opp-2736 {
				opp-hz = <0x00 0x28c5>;
				opp-supported-hw = <0x100>;
			};

			opp-3196 {
				opp-hz = <0x00 0x2f9f>;
				opp-supported-hw = <0x100>;
			};
		};

		qoslat-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9f>;

			opp-1 {
				opp-hz = <0x00 0x01>;
			};

			opp-2 {
				opp-hz = <0x00 0x02>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devfreq-icc";
			governor = "bw_hwmon";
			interconnects = <0x90 0x02 0x90 0x23e>;
			qcom,active-only;
			operating-points-v2 = <0x99>;
			phandle = <0x9a>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6400 0x300 0x90b6300 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x9a>;
			qcom,count-unit = <0x10000>;
			phandle = <0x3e3>;
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "bw_hwmon";
			interconnects = <0x8c 0x03 0x8c 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9b>;
			phandle = <0x9c>;
		};

		qcom,cpu-llcc-ddr-bwmon@9091000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x9091000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0x51 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x9c>;
			qcom,count-unit = <0x10000>;
			phandle = <0x3e4>;
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9d 0x00 0x9d 0x01>;
			phandle = <0xa0>;
		};

		qcom,cpu1-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9d 0x00 0x9d 0x02>;
			phandle = <0xa2>;
		};

		qcom,cpu2-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9d 0x00 0x9d 0x03>;
			phandle = <0xa3>;
		};

		qcom,cpu3-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9d 0x00 0x9d 0x04>;
			phandle = <0xa4>;
		};

		qcom,cpu4-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9d 0x00 0x9d 0x05>;
			phandle = <0xa7>;
		};

		qcom,cpu5-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9d 0x00 0x9d 0x06>;
			phandle = <0xa9>;
		};

		qcom,cpu6-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9d 0x00 0x9d 0x07>;
			phandle = <0xaa>;
		};

		qcom,cpu7-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9d 0x00 0x9d 0x08>;
			phandle = <0xab>;
		};

		qcom,cpu7-cpu-l3-latfloor {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "compute";
			interconnects = <0x9d 0x00 0x9d 0x09>;
			phandle = <0xac>;
		};

		qcom,snoop-l3-bw {
			compatible = "qcom,devfreq-icc-l3bw";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			qcom,bus-width = <0x20>;
			governor = "bw_hwmon";
			interconnects = <0x9d 0x00 0x9d 0x09>;
			phandle = <0x9e>;
		};

		qcom,snoop-l3-bwmon@9091000 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b9100 0x300 0x90b9000 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x00 0xe2 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x9e>;
			qcom,count-unit = <0x10000>;
			phandle = <0x3e5>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devfreq-icc";
			governor = "mem_latency";
			interconnects = <0x90 0x02 0x90 0x23e>;
			qcom,active-only;
			operating-points-v2 = <0x99>;
			phandle = <0xa5>;
		};

		qcom,cpu4-cpu-llcc-lat {
			compatible = "qcom,devfreq-icc";
			governor = "mem_latency";
			interconnects = <0x90 0x02 0x90 0x23e>;
			qcom,active-only;
			operating-points-v2 = <0x99>;
			phandle = <0xad>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x8c 0x03 0x8c 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9b>;
			phandle = <0xa6>;
		};

		qcom,cpu4-llcc-ddr-lat {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x8c 0x03 0x8c 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9b>;
			phandle = <0xae>;
		};

		qcom,cpu4-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "compute";
			interconnects = <0x8c 0x03 0x8c 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9b>;
			phandle = <0xaf>;
		};

		qcom,cpu4-cpu-llcc-latfloor {
			compatible = "qcom,devfreq-icc";
			governor = "compute";
			interconnects = <0x90 0x02 0x90 0x23e>;
			qcom,active-only;
			operating-points-v2 = <0x99>;
			phandle = <0xb0>;
		};

		qcom,cpu7-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x8c 0x03 0x8c 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9b>;
			phandle = <0xb1>;
		};

		qcom,cpu4-cpu-ddr-qoslat {
			compatible = "qcom,devfreq-qoslat";
			governor = "mem_latency";
			operating-points-v2 = <0x9f>;
			mboxes = <0x02 0x00>;
			phandle = <0xb2>;
		};

		qcom,cpu7-cpu-ddr-qoslatfloor {
			compatible = "qcom,devfreq-qoslat";
			governor = "mem_latency";
			operating-points-v2 = <0x9f>;
			mboxes = <0x02 0x00>;
			phandle = <0xb3>;
		};

		qcom,cpu0-cpu-l3-tbl {
			qcom,core-dev-table = <0x493e0 0x11e1a300 0x62700 0x18085800 0x79e00 0x1dc13000 0xa8c00 0x249f0000 0xc4e00 0x2a57d800 0xdc500 0x34a49000 0x10b300 0x3a5d6800 0x127500 0x3ef14800 0x13ec00 0x44aa2000 0x156300 0x4a62f800 0x16da00 0x4ef6d800 0x189c00 0x54afb000 0x1a1300 0x5a688800 0x1b8a00 0x5efc6800>;
			phandle = <0xa1>;
		};

		qcom,cpu4-cpu-l3-tbl {
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xad700 0x1dc13000 0xea600 0x249f0000 0x127500 0x34a49000 0x15f900 0x3ef14800 0x1af400 0x4a62f800 0x203a00 0x4ef6d800 0x24ea00 0x5a688800 0x2b5c00 0x5efc6800>;
			phandle = <0xa8>;
		};

		qcom,memlat-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			qcom,cpulist = <0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17>;
			phandle = <0x3e6>;

			qcom,cpu0-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x10>;
				qcom,target-dev = <0xa0>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa1>;
				phandle = <0x3e7>;
			};

			qcom,cpu1-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x11>;
				qcom,target-dev = <0xa2>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa1>;
				phandle = <0x3e8>;
			};

			qcom,cpu2-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x12>;
				qcom,target-dev = <0xa3>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa1>;
				phandle = <0x3e9>;
			};

			qcom,cpu3-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x13>;
				qcom,target-dev = <0xa4>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa1>;
				phandle = <0x3ea>;
			};

			qcom,cpu0-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x10 0x11 0x12 0x13>;
				qcom,target-dev = <0xa5>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x493e0 0x8f0 0xc4e00 0x11e1 0x16da00 0x1bc6 0x1b8a00 0x23c3>;
				phandle = <0x3eb>;
			};

			qcom,cpu0-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x10 0x11 0x12 0x13>;
				qcom,target-dev = <0xa6>;
				qcom,cachemiss-ev = <0x1000>;
				phandle = <0x3ec>;

				ddr4-map {
					qcom,ddr-type = <0x07>;
					qcom,core-dev-table = <0x493e0 0x2fa 0xc4e00 0x6b8 0x127500 0x826 0x16da00 0xb71 0x1b8a00 0xf27>;
				};

				ddr5-map {
					qcom,ddr-type = <0x08>;
					qcom,core-dev-table = <0x493e0 0x2fa 0xc4e00 0x6b8 0x127500 0x826 0x16da00 0xb71 0x1b8a00 0x172b>;
				};
			};

			qcom,cpu4-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x14>;
				qcom,target-dev = <0xa7>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa8>;
				phandle = <0x3ed>;
			};

			qcom,cpu5-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x15>;
				qcom,target-dev = <0xa9>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa8>;
				phandle = <0x3ee>;
			};

			qcom,cpu6-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x16>;
				qcom,target-dev = <0xaa>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa8>;
				phandle = <0x3ef>;
			};

			qcom,cpu7-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x17>;
				qcom,target-dev = <0xab>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa8>;
				phandle = <0x3f0>;
			};

			qcom,cpu7-l3-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x17>;
				qcom,target-dev = <0xac>;
				qcom,core-dev-table = <0x1f0e00 0x11e1a300 0x2af288 0x5efc6800>;
				phandle = <0x3f1>;
			};

			qcom,cpu4-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				qcom,target-dev = <0xad>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x493e0 0x8f0 0xad700 0x11e1 0x106800 0x1bc6 0x143700 0x23c3 0x1cb600 0x300a 0x278d00 0x379c 0x2b5c00 0x3b9a>;
				phandle = <0x3f2>;
			};

			qcom,cpu4-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				qcom,target-dev = <0xae>;
				qcom,cachemiss-ev = <0x1000>;
				phandle = <0x3f3>;

				ddr4-map {
					qcom,ddr-type = <0x07>;
					qcom,core-dev-table = <0x493e0 0x2fa 0xad700 0x6b8 0xce400 0x826 0x106800 0xb71 0x143700 0xf27 0x1cb600 0x172b 0x24ea00 0x1973 0x2b5c00 0x1fc8>;
				};

				ddr5-map {
					qcom,ddr-type = <0x08>;
					qcom,core-dev-table = <0x493e0 0x2fa 0xad700 0x6b8 0xce400 0x826 0x106800 0xb71 0x1cb600 0x172b 0x278d00 0x1f2c 0x2b5c00 0x2f9f>;
				};
			};

			qcom,cpu4-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				qcom,target-dev = <0xaf>;
				phandle = <0x3f4>;

				ddr4-map {
					qcom,ddr-type = <0x07>;
					qcom,core-dev-table = <0x1cb600 0x2fa 0x2b5c00 0xf27>;
				};

				ddr5-map {
					qcom,ddr-type = <0x08>;
					qcom,core-dev-table = <0x1cb600 0x2fa 0x2b5c00 0x172b>;
				};
			};

			qcom,cpu4-llcc-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				qcom,target-dev = <0xb0>;
				qcom,core-dev-table = <0x1cb600 0x8f0 0x2b5c00 0x23c3>;
				phandle = <0x3f5>;
			};

			qcom,cpu7-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x17>;
				qcom,target-dev = <0xb1>;
				qcom,cachemiss-ev = <0x1000>;
				phandle = <0x3f6>;

				ddr4-map {
					qcom,ddr-type = <0x07>;
					qcom,core-dev-table = <0x278d00 0x2fa 0x2b5c00 0x1fc8>;
				};

				ddr5-map {
					qcom,ddr-type = <0x08>;
					qcom,core-dev-table = <0x278d00 0x2fa 0x2b5c00 0x2f9f>;
				};
			};

			qcom,cpu4-qoslatmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				qcom,target-dev = <0xb2>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x1cb600 0x01 0x2b5c00 0x02>;
				phandle = <0x3f7>;
			};

			qcom,cpu7-qoslatmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x17>;
				qcom,target-dev = <0xb3>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x1f0e00 0x01 0x2b5c00 0x02>;
				phandle = <0x3f8>;
			};
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x00 0x04>;
			phandle = <0x3f9>;
			status = "disabled";
		};

		tsens@c222000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc222000 0x08 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts-extended = <0x29 0x1a 0x04 0x29 0x1c 0x04 0x29 0x14 0x04>;
			interrupt-names = "tsens-upper-lower", "tsens-critical", "tsens-0C";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x49>;
		};

		tsens@c223000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc223000 0x08 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts-extended = <0x29 0x1b 0x04 0x29 0x1d 0x04 0x29 0x15 0x04>;
			interrupt-names = "tsens-upper-lower", "tsens-critical", "tsens-0C";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x41>;
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;

			modem {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0x2c 0x02 0x00>;
				mbox-names = "mpss_smem";
				interrupt-parent = <0x2c>;
				interrupts = <0x02 0x00 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0xb7>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb4 0xb5 0xb6>;
				};
			};

			adsp {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0x2c 0x03 0x00>;
				mbox-names = "adsp_smem";
				interrupt-parent = <0x2c>;
				interrupts = <0x03 0x00 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0xb4>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb5 0xb7>;
				};
			};

			dsps {
				qcom,remote-pid = <0x03>;
				transport = "smem";
				mboxes = <0x2c 0x04 0x00>;
				mbox-names = "dsps_smem";
				interrupt-parent = <0x2c>;
				interrupts = <0x04 0x00 0x01>;
				label = "slpi";
				qcom,glink-label = "dsps";
				phandle = <0xb5>;

				qcom,slpi_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,net-id = <0x02>;
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,slpi_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb4 0xb7>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x05>;
				transport = "smem";
				mboxes = <0x2c 0x06 0x00>;
				mbox-names = "dsps_smem";
				interrupt-parent = <0x2c>;
				interrupts = <0x06 0x00 0x01>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0x3fa>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
						phandle = <0x3fb>;
					};
				};
			};

			spss {
				qcom,remote-pid = <0x08>;
				transport = "spss";
				mboxes = <0x2c 0x10 0x00>;
				mbox-names = "spss_spss";
				interrupt-parent = <0x2c>;
				interrupts = <0x10 0x00 0x04>;
				reg = <0x1885008 0x08 0x1885010 0x04>;
				reg-names = "qcom,spss-addr", "qcom,spss-size";
				label = "spss";
				qcom,glink-label = "spss";
				phandle = <0xb6>;

				qcom,spss_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb7>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};

			qcom,glinkpkt-glinkbridge {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "glink_bridge";
				qcom,glinkpkt-dev-name = "smd4";
			};
		};

		qcom,mss@8a800000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			clocks = <0x37 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x20>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			vdd_mss-supply = <0xb8>;
			qcom,vdd_mss-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mss";
			interconnects = <0x8c 0x03 0x8c 0x200>;
			qcom,firmware-name = "modem";
			memory-region = <0xb9>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x00>;
			qcom,minidump-id = <0x03>;
			qcom,aux-minidump-ids = <0x04>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x04>;
			qcom,smem-id = <0x1a5>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x01 0x00 0x108 0x04 0xba 0x00 0x00 0xba 0x02 0x00 0xba 0x01 0x00 0xba 0x03 0x00 0xba 0x07 0x00>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			qcom,smem-states = <0xbb 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "mss-pil";
			phandle = <0x3fc>;
		};

		qcom,lpass@17300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x17300000 0x100>;
			vdd_cx-supply = <0xbc>;
			qcom,vdd_cx-uV-uA = <0x180 0x00>;
			vdd_mx-supply = <0xbd>;
			qcom,vdd_mx-uV-uA = <0x180 0x00>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			clocks = <0x37 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x01>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,minidump-id = <0x05>;
			qcom,sysmon-id = <0x01>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0xbe>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interrupts-extended = <0x29 0x06 0x04 0xbf 0x00 0x00 0xbf 0x02 0x00 0xbf 0x01 0x00 0xbf 0x03 0x00>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			qcom,smem-states = <0xc0 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "adsp-pil";
		};

		qcom,turing@0x98900000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x98900000 0x1400000>;
			vdd_cx-supply = <0x20>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			vdd_mx-supply = <0x18>;
			qcom,vdd_mx-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			clocks = <0x37 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,minidump-id = <0x07>;
			qcom,sysmon-id = <0x07>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0xc1>;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interconnects = <0xc2 0x29 0x8c 0x200>;
			interrupts-extended = <0x01 0x00 0x242 0x04 0xc3 0x00 0x00 0xc3 0x02 0x00 0xc3 0x01 0x00 0xc3 0x03 0x00>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			qcom,smem-states = <0xc4 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
		};

		qcom,venus@aab0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaab0000 0x2000>;
			vdd-supply = <0xc5>;
			qcom,proxy-reg-names = "vdd";
			qcom,complete-ramdump;
			clocks = <0x31 0x0f 0x31 0x05 0x31 0x00>;
			clock-names = "xo", "core", "ahb";
			qcom,proxy-clock-names = "xo", "core", "ahb";
			qcom,core-freq = <0xbebc200>;
			qcom,ahb-freq = <0xbebc200>;
			qcom,pas-id = <0x09>;
			interconnect-names = "pil-venus";
			interconnects = <0xc6 0x1f 0x8c 0x200>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0xc7>;
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0f>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0xc8>;
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			mboxes = <0x02 0x00>;
			reg = <0x1e00000 0x84000 0x1e04000 0x23000>;
			reg-names = "ipa-base", "gsi-base";
			interrupts = <0x00 0x28e 0x04 0x00 0x1b0 0x04>;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,ipa-hw-ver = <0x13>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,platform-type = <0x01>;
			qcom,ee = <0x00>;
			qcom,use-ipa-tethering-bridge;
			qcom,mhi-event-ring-id-limits = <0x09 0x0b>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi3-over-gsi;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-64-bit-dma-mask;
			qcom,ipa-endp-delay-wa;
			qcom,lan-rx-napi;
			qcom,lan-rx-ring-size = <0xe0>;
			qcom,tx-napi;
			qcom,wan-use-skb-page;
			qcom,rmnet-ctl-enable;
			qcom,ipa-uc-holb-monitor;
			qcom,gsi_wdi_db_polling;
			qcom,ipa-holb-monitor-poll-period = <0x05>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-usb = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0x0a>;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,ipa-gpi-event-rp-ddr;
			clock-names = "core_clk";
			clocks = <0x37 0x16>;
			qcom,interconnect,num-cases = <0x05>;
			qcom,interconnect,num-paths = <0x03>;
			interconnects = <0x8b 0x26 0x90 0x23e 0x8c 0x03 0x8c 0x200 0x90 0x02 0x91 0x212>;
			interconnect-names = "ipa_to_llcc", "llcc_to_ebi1", "appss_to_ipa";
			qcom,no-vote = <0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,svs2 = <0x249f0 0x927c0 0x249f0 0x1b86e0 0x00 0x12110>;
			qcom,svs = <0x98968 0x124f80 0x98968 0x2ee000 0x00 0x249f0>;
			qcom,nominal = <0x1312d0 0x249f00 0x1312d0 0x5eec00 0x00 0x61a80>;
			qcom,turbo = <0x1e8480 0x3567e0 0x1e8480 0x6e2800 0x00 0x61a80>;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,throughput-threshold = <0x258 0x9c4 0x1388>;
			qcom,scaling-exceptions = "wdi\b000\n00";
			phandle = <0x3fd>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0xc9 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0xca 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <0x28 0x5c0 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,additional-mapping = <0x146bd000 0x146bd000 0x2000>;
				dma-coherent;
				qcom,iommu-dma = "fastmap";
				qcom,ipa-q6-smem-size = <0x9000>;
				phandle = <0x3fe>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0x28 0x5c1 0x00>;
				qcom,iommu-dma = "atomic";
				dma-coherent;
				phandle = <0x3ff>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x28 0x5c2 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,iommu-dma = "atomic";
				phandle = <0x400>;
			};

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				iommus = <0x28 0x5c3 0x00>;
				dma-coherent;
				qcom,shared-cb;
				qcom,iommu-group;
				phandle = <0x401>;
			};
		};

		qcom,evass@abb0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xabb0000 0x2000>;
			status = "ok";
			qcom,pas-id = <0x1a>;
			qcom,firmware-name = "evass";
			memory-region = <0xcb>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0xcc>;

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x00>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x01>;
			};

			c200_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x02>;
			};

			c300_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x03>;
			};

			c400_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x04>;
			};

			c500_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x05>;
			};

			c600_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x06>;
			};

			c700_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x07>;
			};

			c0_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x130>;
			};

			c100_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x131>;
			};

			c200_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x132>;
			};

			c300_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x133>;
			};

			c400_scandump {
				qcom,dump-size = <0x22800>;
				qcom,dump-id = <0x134>;
				phandle = <0x402>;
			};

			c500_scandump {
				qcom,dump-size = <0x22800>;
				qcom,dump-id = <0x135>;
				phandle = <0x403>;
			};

			c600_scandump {
				qcom,dump-size = <0x22800>;
				qcom,dump-id = <0x136>;
				phandle = <0x404>;
			};

			c700_scandump {
				qcom,dump-size = <0x22800>;
				qcom,dump-id = <0x137>;
				phandle = <0x405>;
			};

			cpuss_reg {
				qcom,dump-size = <0x30000>;
				qcom,dump-id = <0xef>;
			};

			l1_icache0 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x60>;
			};

			l1_icache100 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x61>;
			};

			l1_icache200 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x62>;
			};

			l1_icache300 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x63>;
			};

			l1_icache400 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x64>;
			};

			l1_icache500 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x65>;
			};

			l1_icache600 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x66>;
			};

			l1_icache700 {
				qcom,dump-size = <0x32100>;
				qcom,dump-id = <0x67>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x81>;
			};

			l1_dcache200 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x82>;
			};

			l1_dcache300 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x83>;
			};

			l1_dcache400 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x84>;
			};

			l1_dcache500 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x85>;
			};

			l1_dcache600 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x86>;
			};

			l1_dcache700 {
				qcom,dump-size = <0x12100>;
				qcom,dump-id = <0x87>;
			};

			l1_itlb400 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x24>;
			};

			l1_itlb500 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x25>;
			};

			l1_itlb600 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x26>;
			};

			l1_itlb700 {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x27>;
			};

			l1_dtlb400 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x44>;
			};

			l1_dtlb500 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x45>;
			};

			l1_dtlb600 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x46>;
			};

			l1_dtlb700 {
				qcom,dump-size = <0x3a0>;
				qcom,dump-id = <0x47>;
			};

			l2_cache400 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc4>;
			};

			l2_cache500 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc5>;
			};

			l2_cache600 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc6>;
			};

			l2_cache700 {
				qcom,dump-size = <0x120100>;
				qcom,dump-id = <0xc7>;
			};

			l2_tlb0 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x120>;
			};

			l2_tlb100 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x121>;
			};

			l2_tlb200 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x122>;
			};

			l2_tlb300 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x123>;
			};

			l2_tlb400 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x124>;
			};

			l2_tlb500 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x125>;
			};

			l2_tlb600 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x126>;
			};

			l2_tlb700 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x127>;
			};

			gemnoc {
				qcom,dump-size = <0x100000>;
				qcom,dump-id = <0x162>;
			};

			mhm_scan {
				qcom,dump-size = <0x20000>;
				qcom,dump-id = <0x161>;
			};

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x200000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			etf_slpi {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf3>;
			};

			etfslpi_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x103>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf4>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x104>;
			};

			llcc_1_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x140>;
				phandle = <0x406>;
			};

			llcc_2_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x141>;
				phandle = <0x407>;
			};

			llcc_3_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x142>;
				phandle = <0x408>;
			};

			llcc_4_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x143>;
				phandle = <0x409>;
			};
		};

		qcom,ssc@5c00000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x5c00000 0x4000>;
			vdd_cx-supply = <0xbc>;
			qcom,vdd_cx-uV-uA = <0x180 0x00>;
			vdd_mx-supply = <0xbd>;
			qcom,vdd_mx-uV-uA = <0x180 0x00>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			clocks = <0x37 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x0c>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a8>;
			qcom,sysmon-id = <0x03>;
			qcom,ssctl-instance-id = <0x16>;
			qcom,firmware-name = "slpi";
			status = "ok";
			memory-region = <0xcd>;
			qcom,complete-ramdump;
			qcom,signal-aop;
			interrupts-extended = <0x29 0x09 0x04 0xce 0x00 0x00 0xce 0x02 0x00 0xce 0x01 0x00 0xce 0x03 0x00>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			qcom,smem-states = <0xcf 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "slpi-pil";
			sensor_vdd-supply = <0x2df>;
			qcom,sensor_vdd-uV-uA = <0x1b7740 0x00>;
			qcom,active-reg-names = "sensor_vdd";
			pinctrl-names = "default";
			pinctrl-0 = <0x60f>;
		};

		qcom,spss@1880000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x188101c 0x04 0x1881024 0x04 0x1881028 0x04 0x188103c 0x04 0x1881100 0x04 0x1882014 0x04>;
			reg-names = "sp2soc_irq_status", "sp2soc_irq_clr", "sp2soc_irq_mask", "rmb_err", "rmb_general_purpose", "rmb_err_spare2";
			interrupts = <0x00 0x160 0x01>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			vdd_mx-supply = <0x1a>;
			vdd_mx-uV = <0x180 0x186a0>;
			clocks = <0x37 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pil-generic-irq-handler;
			status = "ok";
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,boot-enabled;
			qcom,pas-id = <0x0e>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,firmware-name = "spss";
			memory-region = <0xd0>;
			qcom,spss-scsr-bits = <0x18 0x19>;
			qcom,extra-size = <0x1000>;
			mboxes = <0x02 0x00>;
			mbox-names = "spss-pil";
		};

		qcom,trustedvm@d0800000 {
			compatible = "qcom,pil-tz-generic";
			status = "disabled";
			qcom,pas-id = <0x1c>;
			qcom,firmware-name = "trustedvm";
			memory-region = <0xd1>;
		};

		qcom,guestvm_loader {
			compatible = "qcom,guestvm-loader";
			image_to_be_loaded = "trustedvm";
			qcom,reserved-cpus = <0x04 0x05>;
			qcom,unisolate-timeout-ms = <0x1f40>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			status = "ok";
			qcom,firmware-name = "slpi";
			phandle = <0x40a>;
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			reg = <0x146bf720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x40b>;
		};

		qseecom@c1700000 {
			compatible = "qcom,qseecom";
			memory-region = <0xd2>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,no-clock-support;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x40c>;
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			qcom,spcom-ch-names = "sp_kernel", "sp_ssr";
			qcom,spcom-sp2soc-rmb-reg-addr = <0x1881020>;
			qcom,spcom-sp2soc-rmb-initdone-bit = <0x18>;
			qcom,spcom-sp2soc-rmb-pbldone-bit = <0x19>;
			qcom,spcom-soc2sp-rmb-reg-addr = <0x1881030>;
			qcom,spcom-soc2sp-rmb-sp-ssr-bit = <0x00>;
			qcom,boot-enabled;
			status = "ok";
			vreg_sp-supply = <0xd3>;
			gpio_sp-supply = <0xd4>;
		};

		qcom,spss_utils {
			compatible = "qcom,spss-utils";
			qcom,spss-fuse1-addr = <0x780204>;
			qcom,spss-fuse1-bit = <0x09>;
			qcom,spss-fuse2-addr = <0x780204>;
			qcom,spss-fuse2-bit = <0x08>;
			qcom,spss-fuse3-addr = <0x7801c0>;
			qcom,spss-fuse3-bit = <0x0a>;
			qcom,spss-fuse4-addr = <0x780204>;
			qcom,spss-fuse4-bit = <0x19>;
			qcom,spss-dev-firmware-name = "spss1d";
			qcom,spss-test-firmware-name = "spss1t";
			qcom,spss-prod-firmware-name = "spss1p";
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-scsr-regs-addr = <0x1880000>;
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			pil-mem = <0xd0>;
			qcom,pil-size = <0xf0000>;
			status = "ok";
			phandle = <0x40d>;
		};

		qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			status = "ok";
			phandle = <0x40e>;
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x29>;
			interrupts = <0x0b 0x04>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			qcom,secure-eud-en;
			status = "ok";
			phandle = <0x40f>;
		};

		qrng@10d3000 {
			compatible = "qcom,msm-rng";
			reg = <0x10d3000 0x1000>;
			qcom,no-qrng-config;
			interconnect-names = "data_path";
			interconnects = <0x90 0x02 0x91 0x210>;
			clock-names = "km_clk_src";
			clocks = <0x37 0x18>;
			phandle = <0x410>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x03>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			interconnect-names = "data_path";
			interconnects = <0x8b 0x25 0x8c 0x200>;
			iommus = <0x28 0x586 0x11 0x28 0x596 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x411>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x28 0x592 0x00 0x28 0x598 0x00 0x28 0x599 0x00 0x28 0x59f 0x00>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x28 0x593 0x00 0x28 0x59c 0x00 0x28 0x59d 0x00 0x28 0x59e 0x00>;
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
			};
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,bam-ee = <0x00>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			interconnect-names = "data_path";
			interconnects = <0x8b 0x25 0x8c 0x200>;
			iommus = <0x28 0x584 0x11 0x28 0x594 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x412>;
		};

		qcom,cnss-qca6490@b0000000 {
			compatible = "qcom,cnss-qca6490";
			reg = <0xb0000000 0x10000 0xb2e5510 0x690>;
			reg-names = "smmu_iova_ipa", "tcs_cmd";
			wlan-en-gpio = <0x92 0x40 0x00>;
			qcom,bt-en-gpio = <0x92 0x41 0x00>;
			qcom,sw-ctrl-gpio = <0x92 0x99 0x00>;
			pinctrl-names = "wlan_en_active", "wlan_en_sleep";
			pinctrl-0 = <0xd5>;
			pinctrl-1 = <0xd6>;
			qcom,wlan-rc-num = <0x00>;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			qcom,wlan-cbc-enabled;
			qcom,tcs_offset_int_pow_amp_vreg = <0x4d0>;
			use-pm-domain;
			cnss-enable-self-recovery;
			qcom,same-dt-multi-dev;
			vdd-wlan-aon-supply = <0xd7>;
			qcom,vdd-wlan-aon-config = <0xf7120 0xf7120 0x00 0x00 0x01>;
			vdd-wlan-dig-supply = <0xd8>;
			qcom,vdd-wlan-dig-config = <0xf7120 0xf7120 0x00 0x00 0x01>;
			vdd-wlan-io-supply = <0xd9>;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x00 0x00 0x01>;
			vdd-wlan-rfa1-supply = <0x64c>;
			qcom,vdd-wlan-rfa1-config = <0x1e4600 0x1e4600 0x00 0x00 0x01>;
			vdd-wlan-rfa2-supply = <0xdb>;
			qcom,vdd-wlan-rfa2-config = <0x149970 0x14c080 0x00 0x00 0x01>;
			wlan-ant-switch-supply = <0xdc>;
			qcom,wlan-ant-switch-config = <0x2ab980 0x2ab980 0x00 0x00 0x00>;
			interconnects = <0x8b 0x2d 0x8b 0x244 0x90 0x1b 0x8c 0x200>;
			interconnect-names = "pcie_to_memnoc", "memnoc_to_ddr";
			qcom,icc-path-count = <0x02>;
			qcom,bus-bw-cfg-count = <0x07>;
			qcom,bus-bw-cfg = <0x00 0x00 0x8ca 0x5f370 0x1d4c 0x5f370 0x7530 0xc0df0 0x186a0 0xc0df0 0x2ab98 0x186a00 0x1d4c 0x5f370 0x00 0x00 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x1d4c 0x216600>;
			mhi,max-channels = <0x1e>;
			mhi,timeout = <0x2710>;
			mhi,buffer-len = <0x8000>;
			mhi,m2-no-db-access;
			phandle = <0x413>;
			status = "ok";

			mhi_channels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				mhi_chan@0 {
					reg = <0x00>;
					label = "LOOPBACK";
					mhi,num-elements = <0x20>;
					mhi,event-ring = <0x01>;
					mhi,chan-dir = <0x01>;
					mhi,data-type = <0x00>;
					mhi,doorbell-mode = <0x02>;
					mhi,ee = <0x14>;
				};

				mhi_chan@1 {
					reg = <0x01>;
					label = "LOOPBACK";
					mhi,num-elements = <0x20>;
					mhi,event-ring = <0x01>;
					mhi,chan-dir = <0x02>;
					mhi,data-type = <0x00>;
					mhi,doorbell-mode = <0x02>;
					mhi,ee = <0x14>;
				};

				mhi_chan@4 {
					reg = <0x04>;
					label = "DIAG";
					mhi,num-elements = <0x20>;
					mhi,event-ring = <0x01>;
					mhi,chan-dir = <0x01>;
					mhi,data-type = <0x00>;
					mhi,doorbell-mode = <0x02>;
					mhi,ee = <0x14>;
				};

				mhi_chan@5 {
					reg = <0x05>;
					label = "DIAG";
					mhi,num-elements = <0x20>;
					mhi,event-ring = <0x01>;
					mhi,chan-dir = <0x02>;
					mhi,data-type = <0x00>;
					mhi,doorbell-mode = <0x02>;
					mhi,ee = <0x14>;
				};

				mhi_chan@20 {
					reg = <0x14>;
					label = "IPCR";
					mhi,num-elements = <0x20>;
					mhi,event-ring = <0x01>;
					mhi,chan-dir = <0x01>;
					mhi,data-type = <0x01>;
					mhi,doorbell-mode = <0x02>;
					mhi,ee = <0x14>;
					mhi,auto-start;
				};

				mhi_chan@21 {
					reg = <0x15>;
					label = "IPCR";
					mhi,num-elements = <0x20>;
					mhi,event-ring = <0x01>;
					mhi,chan-dir = <0x02>;
					mhi,data-type = <0x00>;
					mhi,doorbell-mode = <0x02>;
					mhi,ee = <0x14>;
					mhi,auto-queue;
					mhi,auto-start;
				};
			};

			mhi_events {

				mhi_event@0 {
					mhi,num-elements = <0x20>;
					mhi,intmod = <0x00>;
					mhi,msi = <0x01>;
					mhi,priority = <0x00>;
					mhi,brstmode = <0x02>;
					mhi,data-type = <0x01>;
				};

				mhi_event@1 {
					mhi,num-elements = <0x100>;
					mhi,intmod = <0x00>;
					mhi,msi = <0x02>;
					mhi,priority = <0x01>;
					mhi,brstmode = <0x02>;
				};

				mhi_event@2 {
					mhi,num-elements = <0x20>;
					mhi,intmod = <0x00>;
					mhi,msi = <0x00>;
					mhi,priority = <0x02>;
					mhi,brstmode = <0x02>;
					mhi,data-type = <0x03>;
				};
			};

			mhi_devices {

				mhi_qrtr {
					mhi,chan = "IPCR";
					qcom,net-id = <0x00>;
					qcom,low-latency;
				};
			};
		};

		bt_qca6490 {
			compatible = "qcom,qca6490";
			reg = <0xb2e5510 0x690>;
			reg-names = "tcs_cmd";
			pinctrl-names = "default";
			pinctrl-0 = <0xdd>;
			qcom,tcs_offset_ipa = <0x4d0>;
			qcom,bt-reset-gpio = <0x92 0x41 0x00>;
			qcom,wl-reset-gpio = <0x92 0x40 0x00>;
			qcom,bt-sw-ctrl-gpio = <0x92 0x99 0x00>;
			qcom,bt-vdd-aon-supply = <0xd8>;
			qcom,bt-vdd-dig-supply = <0xd8>;
			qcom,bt-vdd-rfa1-supply = <0x64c>;
			qcom,bt-vdd-rfa2-supply = <0xdb>;
			qcom,bt-vdd-asd-supply = <0xdc>;
			qcom,bt-vdd-aon-config = <0xf7120 0xf7120 0x00 0x01>;
			qcom,bt-vdd-dig-config = <0xf7120 0xf7120 0x00 0x01>;
			qcom,bt-vdd-rfa1-config = <0x1e4600 0x1e4600 0x00 0x01>;
			qcom,bt-vdd-rfa2-config = <0x149970 0x14c080 0x00 0x01>;
			qcom,bt-vdd-asd-config = <0x2ab980 0x2ab980 0x00 0x01>;
			phandle = <0x414>;
			status = "ok";
		};

		qcom,wil6210 {
			compatible = "qcom,wil6210";
			qcom,pcie-parent = <0xde>;
			qcom,wigig-en = <0x92 0x2f 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0xdf>;
			qcom,11ad-bus-bw,name = "wil6210";
			qcom,11ad-bus-bw,num-cases = <0x03>;
			qcom,11ad-bus-bw,num-paths = <0x01>;
			qcom,11ad-bus-bw,vectors-KBps = <0x64 0x200 0x00 0x00 0x64 0x200 0x927c0 0xc3500 0x64 0x200 0x13d620 0x13d620>;
			qcom,use-ext-supply;
			vdd-s1c-supply = <0xda>;
			qcom,use-ext-clocks;
			clocks = <0x37 0x10>;
			clock-names = "rf_clk";
			qcom,keep-radio-on-during-sleep;
			qcom,use-ap-power-save;
			status = "ok";
			phandle = <0x415>;
		};

		qfprom@784000 {
			compatible = "qcom,qfprom";
			reg = <0x784000 0x3000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			read-only;
			ranges;
			phandle = <0x416>;

			gpu_speed_bin@17b {
				reg = <0x17b 0x01>;
				bits = <0x05 0x03>;
				phandle = <0x29a>;
			};
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2c 0x08 0x02 0x04>;
			mboxes = <0x2c 0x08 0x02>;
			phandle = <0x417>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2c 0x06 0x03 0x04>;
			mboxes = <0x2c 0x06 0x03>;
			phandle = <0x418>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2c 0x03 0x03 0x04>;
			mboxes = <0x2c 0x03 0x03>;
			phandle = <0x419>;
		};

		ipcc-self-ping-slpi {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2c 0x04 0x03 0x04>;
			mboxes = <0x2c 0x04 0x03>;
			phandle = <0x41a>;
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-kona-regulator";
			reg = <0x88e7000 0x84>;
			regulator-name = "refgen";
			proxy-supply = <0xe0>;
			qcom,proxy-consumer-enable;
			regulator-enable-ramp-delay = <0x05>;
			phandle = <0xe0>;
		};

		regulator-l1i {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008i_l1";
			regulator-min-microvolt = <0xf4240>;
			regulator-max-microvolt = <0x10d880>;
			qcom,hpm-min-load = <0x7530>;
			phandle = <0x41b>;
		};

		regulator-l2i {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008i_l2";
			regulator-min-microvolt = <0xe6780>;
			regulator-max-microvolt = <0x119400>;
			qcom,hpm-min-load = <0x7530>;
			phandle = <0x41c>;
		};

		regulator-l3i {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008i_l3";
			regulator-min-microvolt = <0x292340>;
			regulator-max-microvolt = <0x2dc6c0>;
			phandle = <0x41d>;
		};

		regulator-l4i {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008i_l4";
			regulator-min-microvolt = <0x292340>;
			regulator-max-microvolt = <0x2c4fc0>;
			phandle = <0x41e>;
		};

		regulator-l5i {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008i_l5";
			regulator-min-microvolt = <0x19e100>;
			regulator-max-microvolt = <0x1b7740>;
			phandle = <0x41f>;
		};

		regulator-l6i {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008i_l6";
			regulator-min-microvolt = <0x292340>;
			regulator-max-microvolt = <0x2c4fc0>;
			phandle = <0x420>;
		};

		regulator-l7i {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008i_l7";
			regulator-min-microvolt = <0x292340>;
			regulator-max-microvolt = <0x2dc6c0>;
			phandle = <0x421>;
		};

		regulator-l1j {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008j_l1";
			regulator-min-microvolt = <0xe6780>;
			regulator-max-microvolt = <0x119400>;
			qcom,hpm-min-load = <0x7530>;
			phandle = <0x422>;
		};

		regulator-l2j {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008j_l2";
			regulator-min-microvolt = <0xe6780>;
			regulator-max-microvolt = <0x101d00>;
			qcom,hpm-min-load = <0x7530>;
			phandle = <0x423>;
		};

		regulator-l3j {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008j_l3";
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			phandle = <0x424>;
		};

		regulator-l4j {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008j_l4";
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			phandle = <0x425>;
		};

		regulator-l5j {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008j_l5";
			regulator-min-microvolt = <0x292340>;
			regulator-max-microvolt = <0x2c4fc0>;
			phandle = <0x426>;
		};

		regulator-l6j {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008j_l6";
			regulator-min-microvolt = <0x2ab980>;
			regulator-max-microvolt = <0x2ab980>;
			phandle = <0x427>;
		};

		regulator-l7j {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8008j_l7";
			regulator-min-microvolt = <0x2dc6c0>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0x428>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupt-parent = <0x2c>;
			interrupts = <0x03 0x02 0x01>;
			mboxes = <0x2c 0x03 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xc0>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xbf>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2c3>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x2c4>;
			};
		};

		qcom,smp2p-dsps {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1e1 0x1ae>;
			interrupt-parent = <0x2c>;
			interrupts = <0x04 0x02 0x01>;
			mboxes = <0x2c 0x04 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x03>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xcf>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xce>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x96>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x97>;
			};
		};

		qcom,smp2p-nsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupt-parent = <0x2c>;
			interrupts = <0x06 0x02 0x01>;
			mboxes = <0x2c 0x06 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x05>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xc4>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xc3>;
			};

			qcom,smp2p-qvrexternal5-out {
				qcom,entry-name = "qvrexternal";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x298>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2c5>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x2c6>;
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupt-parent = <0x2c>;
			interrupts = <0x02 0x02 0x01>;
			mboxes = <0x2c 0x02 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xbb>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xba>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xc9>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xca>;
			};
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,ion-heap@25 {
				reg = <0x2000000>;
				qcom,ion-heap-type = "MSM_SYSTEM";
				phandle = <0x429>;
			};

			qcom,ion-heap@22 {
				reg = <0x10>;
				memory-region = <0xe1>;
				qcom,ion-heap-type = "DMA";
				phandle = <0x42a>;
			};

			qcom,ion-heap@9 {
				reg = <0x400>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				phandle = <0x42b>;
			};

			qcom,ion-heap@14 {
				reg = <0x8000>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";

				cdsp {
					memory-region = <0xe2>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@13 {
				reg = <0x4000>;
				memory-region = <0xe3>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@26 {
				reg = <0x40>;
				memory-region = <0xe4>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@27 {
				reg = <0x80>;
				memory-region = <0xd2>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x02>;
				memory-region = <0xe5>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@10 {
				reg = <0x800>;
				memory-region = <0xe6>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@5 {
				reg = <0x20>;
				memory-region = <0xe7>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@3 {
				reg = <0x08>;
				memory-region = <0xe8>;
				qcom,ion-heap-type = "DMA";
				status = "disabled";
			};
		};

		kgsl-smmu@3da0000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x3da0000 0x20000 0x3dc2000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,split-tables;
			#global-interrupts = <0x02>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			qcom,regulator-names = "vdd";
			vdd-supply = <0xe9>;
			clocks = <0x30 0x2f 0x30 0x30 0x34 0x00 0x34 0x10 0x34 0x04 0x34 0x14 0x34 0x12>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "gpu_cc_hlos1_vote_gpu_smmu_clk", "gpu_cc_cx_gmu_clk", "gpu_cc_hub_cx_int_clk", "gpu_cc_hub_aon_clk";
			qcom,actlr = <0x00 0x400 0x32b 0x01 0x400 0x32b 0x02 0x400 0x32b 0x04 0x400 0x32b 0x05 0x400 0x32b 0x07 0x400 0x32b>;
			interrupts = <0x00 0x2a0 0x04 0x00 0x2a1 0x04 0x00 0x2a6 0x04 0x00 0x2a7 0x04 0x00 0x2a8 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04 0x00 0x2ae 0x04 0x00 0x2af 0x04>;
			phandle = <0xee>;

			gfx_0_tbu@3dc5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dc5000 0x1000 0x3dc2200 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				phandle = <0x42c>;
			};

			gfx_1_tbu@3dc9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dc9000 0x1000 0x3dc2208 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				phandle = <0x42d>;
			};
		};

		apps-smmu@15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x02>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			interrupts = <0x00 0x40 0x04 0x00 0x41 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04 0x00 0x19c 0x04 0x00 0x1a2 0x04 0x00 0x1a3 0x04 0x00 0x1a5 0x04 0x00 0x1a7 0x04 0x00 0x1a8 0x04 0x00 0x1a9 0x04 0x00 0x2b2 0x04 0x00 0x2b3 0x04 0x00 0x2b4 0x04 0x00 0x2b5 0x04 0x00 0x2b6 0x04 0x00 0x2b7 0x04 0x00 0x2b8 0x04 0x00 0x2b9 0x04 0x00 0x2c3 0x04>;
			interconnects = <0x90 0x02 0x91 0x211>;
			qcom,active-only;
			qcom,actlr = <0x800 0x3ff 0x103 0xc00 0x3ff 0x103 0x1000 0x3ff 0x303 0x1400 0x3ff 0x303 0x126 0x34c0 0x303 0x12d 0x24c0 0x303 0x144 0x2420 0x303 0x148 0x3420 0x303 0x149 0x34a0 0x303 0x14c 0x34a0 0x303 0x16f 0x3480 0x303 0x2142 0x4a0 0x303 0x2143 0x14a0 0x303 0x2147 0x420 0x303 0x2161 0x400 0x303 0x2165 0x480 0x303 0x216b 0x1400 0x303 0x216e 0x400 0x303 0x2000 0x4ff 0x103 0x2100 0x403 0x103 0x2104 0x400 0x103 0x2120 0x403 0x103 0x2124 0x400 0x103 0x215c 0x401 0x103>;
			phandle = <0x28>;

			anoc_1_tbu@15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15185000 0x1000 0x15182200 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				interconnects = <0x90 0x02 0x91 0x211>;
				qcom,active-only;
				phandle = <0x42e>;
			};

			anoc_2_tbu@15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15189000 0x1000 0x15182208 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				interconnects = <0x90 0x02 0x91 0x211>;
				qcom,active-only;
				phandle = <0x42f>;
			};

			mnoc_hf_0_tbu@1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1518d000 0x1000 0x15182210 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xea>;
				interconnects = <0xc6 0x27 0x8c 0x200>;
				qcom,active-only;
				phandle = <0x430>;
			};

			mnoc_hf_1_tbu@15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15191000 0x1000 0x15182218 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xeb>;
				interconnects = <0xc6 0x27 0x8c 0x200>;
				qcom,active-only;
				phandle = <0x431>;
			};

			compute_dsp_1_tbu@15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15195000 0x1000 0x15182220 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				interconnects = <0xc2 0x29 0x8c 0x200>;
				qcom,active-only;
				phandle = <0x432>;
			};

			compute_dsp_0_tbu@15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15199000 0x1000 0x15182228 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				interconnects = <0xc2 0x29 0x8c 0x200>;
				qcom,active-only;
				phandle = <0x433>;
			};

			adsp_tbu@1519d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1519d000 0x1000 0x15182230 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				phandle = <0x434>;
			};

			anoc_1_pcie_tbu@151a1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a1000 0x1000 0x15182238 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1c00 0x400>;
				clocks = <0x30 0x0d>;
				clock-names = "gcc_aggre_noc_pcie_tbu_clk";
				interconnects = <0x90 0x02 0x91 0x211>;
				qcom,active-only;
				phandle = <0x435>;
			};

			mnoc_sf_0_tbu@151a5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a5000 0x1000 0x15182240 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x2000 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xec>;
				interconnects = <0xc6 0x11 0x8c 0x200>;
				qcom,active-only;
				phandle = <0x436>;
			};

			mnoc_sf_1_tbu@151a9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a9000 0x1000 0x15182248 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x2400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xed>;
				interconnects = <0xc6 0x11 0x8c 0x200>;
				qcom,active-only;
				phandle = <0x437>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xee 0x07 0x00>;
			qcom,iommu-dma = "disabled";
		};

		kgsl_iommu_coherent_test_device {
			status = "disabled";
			compatible = "iommu-debug-test";
			iommus = <0xee 0x09 0x00>;
			qcom,iommu-dma = "disabled";
			dma-coherent;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x28 0x7e0 0x00>;
			qcom,iommu-dma = "disabled";
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x28 0x7e1 0x00>;
			qcom,iommu-dma = "disabled";
			dma-coherent;
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			iommus = <0x28 0x00 0x00>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			dma-coherent;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			dma-ranges;
			interrupts-extended = <0x29 0x0e 0x01 0x01 0x00 0x82 0x04 0x29 0x11 0x04 0x29 0x0f 0x01>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0xef>;
			clocks = <0x30 0xb2 0x30 0x19 0x30 0x12 0x30 0xb5 0x30 0xb8>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk";
			resets = <0x30 0x1a>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,pm-qos-latency = <0x2c>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x8f 0x35 0x8c 0x200 0x8f 0x35 0x91 0x212 0x90 0x02 0x91 0x231>;
			phandle = <0x2a0>;
			samsung,cc_dir = <0x92 0x51 0x00>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xd93c>;
				interrupts = <0x00 0x85 0x04>;
				usb-phy = <0xf0 0xf1>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,dis_u2_susphy_quirk;
				snps,ssp-u3-u0-quirk;
				tx-fifo-resize;
				maximum-speed = "super-speed";
				dr_mode = "otg";
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x17000>;
				interrupts = <0x00 0x84 0x04>;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-num-pipes = <0x04>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x02>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		hsphy@88e3000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 0x114 0x88e2000 0x04>;
			reg-names = "hsusb_phy_base", "eud_enable_reg";
			vdd-supply = <0x1e>;
			vdda18-supply = <0x24>;
			vdda33-supply = <0x1d>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clocks = <0x37 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x30 0x14>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <0xe7 0x6c 0x0f 0x70 0x2f 0x74 0x03 0x78>;
			phandle = <0xf0>;
			qcom,param-host-override-seq = <0xe7 0x6c 0x0b 0x70 0x2f 0x74 0x03 0x78>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0xf2>;
			qcom,vdd-voltage-level = <0x00 0xdea80 0xdea80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x1f>;
			clocks = <0x30 0xc0 0x30 0xc3 0x30 0xc4 0x30 0x09 0x37 0x00 0x30 0xc2>;
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "com_aux_clk";
			resets = <0x30 0x1c 0x30 0x1e>;
			reset-names = "global_phy_reset", "phy_reset";
			pinctrl-names = "default";
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x08 0x04 0x1c 0x00 0x10 0x1c8c 0x24>;
			qcom,qmp-phy-init-seq = <0x1010 0x01 0x00 0x101c 0x31 0x00 0x1020 0x01 0x00 0x1024 0xde 0x00 0x1028 0x07 0x00 0x1030 0xde 0x00 0x1034 0x07 0x00 0x1050 0x0a 0x00 0x1060 0x20 0x00 0x1074 0x06 0x00 0x1078 0x06 0x00 0x107c 0x16 0x00 0x1080 0x16 0x00 0x1084 0x36 0x00 0x1088 0x36 0x00 0x1094 0x1a 0x00 0x10a4 0x04 0x00 0x10ac 0x14 0x00 0x10b0 0x34 0x00 0x10b4 0x34 0x00 0x10b8 0x82 0x00 0x10bc 0x82 0x00 0x10c4 0x82 0x00 0x10cc 0xab 0x00 0x10d0 0xea 0x00 0x10d4 0x02 0x00 0x10d8 0xab 0x00 0x10dc 0xea 0x00 0x10e0 0x02 0x00 0x110c 0x02 0x00 0x1110 0x24 0x00 0x1118 0x24 0x00 0x111c 0x02 0x00 0x1158 0x01 0x00 0x116c 0x08 0x00 0x11ac 0xca 0x00 0x11b0 0x1e 0x00 0x11b4 0xca 0x00 0x11b8 0x1e 0x00 0x11bc 0x11 0x00 0x1234 0x00 0x00 0x1238 0x00 0x00 0x123c 0x16 0x00 0x1240 0x0e 0x00 0x1284 0x35 0x00 0x1288 0x82 0x00 0x128c 0x3f 0x00 0x1290 0x7f 0x00 0x1294 0x3f 0x00 0x12a4 0x12 0x00 0x12e4 0x21 0x00 0x1408 0x0a 0x00 0x1414 0x05 0x00 0x1430 0x2f 0x00 0x1434 0x7f 0x00 0x143c 0xff 0x00 0x1440 0x0f 0x00 0x1444 0x99 0x00 0x144c 0x08 0x00 0x1450 0x08 0x00 0x1454 0x00 0x00 0x1458 0x04 0x00 0x14d4 0x54 0x00 0x14d8 0x0f 0x00 0x14ec 0x0f 0x00 0x14f0 0x4a 0x00 0x14f4 0x0a 0x00 0x14f8 0xc0 0x00 0x14fc 0x00 0x00 0x1510 0x47 0x00 0x151c 0x04 0x00 0x1524 0x0e 0x00 0x155c 0xbb 0x00 0x1560 0x7b 0x00 0x1564 0xbb 0x00 0x1568 0x3d 0x00 0x156c 0xdb 0x00 0x1570 0x64 0x00 0x1574 0x24 0x00 0x1578 0xd2 0x00 0x157c 0x13 0x00 0x1580 0xa9 0x00 0x15a0 0x04 0x00 0x15a4 0x38 0x00 0x1460 0xa0 0x00 0x15a8 0x0c 0x00 0x14dc 0x00 0x00 0x15b0 0x10 0x00 0x1634 0x00 0x00 0x1638 0x00 0x00 0x163c 0x16 0x00 0x1640 0x0e 0x00 0x1684 0x35 0x00 0x1688 0x82 0x00 0x168c 0x3f 0x00 0x1690 0x7f 0x00 0x1694 0x3f 0x00 0x16a4 0x12 0x00 0x16e4 0x21 0x00 0x1814 0x05 0x00 0x1808 0x0a 0x00 0x1830 0x2f 0x00 0x1834 0x7f 0x00 0x183c 0xff 0x00 0x1840 0x0f 0x00 0x1844 0x99 0x00 0x184c 0x08 0x00 0x1850 0x08 0x00 0x1854 0x00 0x00 0x1858 0x04 0x00 0x18d4 0x54 0x00 0x18d8 0x0f 0x00 0x18ec 0x0f 0x00 0x18f0 0x4a 0x00 0x18f4 0x0a 0x00 0x18f8 0xc0 0x00 0x18fc 0x00 0x00 0x1910 0x47 0x00 0x191c 0x04 0x00 0x1924 0x0e 0x00 0x195c 0xbb 0x00 0x1960 0x7b 0x00 0x1964 0xbb 0x00 0x1968 0x3c 0x00 0x196c 0xdb 0x00 0x1970 0x64 0x00 0x1974 0x24 0x00 0x1978 0xd2 0x00 0x197c 0x13 0x00 0x1980 0xa9 0x00 0x19a0 0x04 0x00 0x19a4 0x38 0x00 0x1860 0xa0 0x00 0x19a8 0x0c 0x00 0x18dc 0x00 0x00 0x1f40 0x40 0x00 0x1f44 0x00 0x00 0x1d90 0xe7 0x00 0x1d94 0x03 0x00 0x19b0 0x10 0x00 0x1cc4 0xc4 0x00 0x1cc8 0x89 0x00 0x1ccc 0x20 0x00 0x1cd8 0x13 0x00 0x1cdc 0x21 0x00 0x1d88 0xaa 0x00 0x1db0 0x0a 0x00 0x1dc0 0x88 0x00 0x1dc4 0x13 0x00 0x1dd0 0x0c 0x00 0x1ddc 0x4b 0x00 0x1dec 0x10 0x00 0x1f18 0xf8 0x00 0x1f3c 0x07 0x00 0xffffffff 0xffffffff 0x00>;
			phandle = <0xf1>;
		};

		ssusb@a800000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa800000 0x100000>;
			reg-names = "core_base";
			iommus = <0x28 0x20 0x00>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			dma-coherent;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			dma-ranges;
			interrupts-extended = <0x29 0x0c 0x01 0x01 0x00 0x87 0x04 0x29 0x10 0x04 0x29 0x0d 0x01>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0xf3>;
			clocks = <0x30 0xb9 0x30 0x1a 0x30 0x13 0x30 0xbc 0x30 0xbf 0x30 0xc5>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			resets = <0x30 0x1b>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x8f 0x36 0x8c 0x200 0x8f 0x36 0x91 0x212 0x90 0x02 0x91 0x232>;
			phandle = <0x438>;
			status = "disabled";

			dwc3@a800000 {
				compatible = "snps,dwc3";
				reg = <0xa800000 0xd93c>;
				interrupts = <0x00 0x8a 0x04>;
				usb-phy = <0xf4 0xf5>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				tx-fifo-resize;
				maximum-speed = "super-speed";
				dr_mode = "otg";
			};
		};

		hsphy@88e4000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e4000 0x114>;
			reg-names = "hsusb_phy_base";
			vdd-supply = <0x1e>;
			vdda18-supply = <0x24>;
			vdda33-supply = <0x1d>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clocks = <0x37 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x30 0x15>;
			reset-names = "phy_reset";
			phandle = <0xf4>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x439>;
		};

		ssphy@88eb000 {
			compatible = "qcom,usb-ssphy-qmp-v2";
			reg = <0x88eb000 0x2000 0x88eb28c 0x04>;
			reg-names = "qmp_phy_base", "pcs_clamp_enable_reg";
			vdd-supply = <0x1e>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd8cc0>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x1f>;
			clocks = <0x30 0xc6 0x30 0xc9 0x30 0xca 0x30 0x0a 0x37 0x00 0x30 0xc5 0x30 0xc8>;
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "ref_clk", "com_aux_clk";
			resets = <0x30 0x1f 0x30 0x21>;
			reset-names = "phy_reset", "phy_phy_reset";
			qcom,qmp-phy-reg-offset = <0x214 0x1208 0x1214 0x240 0x200 0x244>;
			qcom,qmp-phy-init-seq = <0x94 0x1a 0x00 0x1bc 0x11 0x00 0x158 0x01 0x00 0xbc 0x82 0x00 0xcc 0xab 0x00 0xd0 0xea 0x00 0xd4 0x02 0x00 0x1ac 0xca 0x00 0x1b0 0x1e 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x110 0x24 0x00 0xb0 0x34 0x00 0xac 0x14 0x00 0xa4 0x04 0x00 0x50 0x0a 0x00 0x11c 0x02 0x00 0x118 0x24 0x00 0x16c 0x08 0x00 0xc4 0x82 0x00 0xd8 0xab 0x00 0xdc 0xea 0x00 0xe0 0x02 0x00 0xb8 0x82 0x00 0xb4 0x34 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b4 0xca 0x00 0x1b8 0x1e 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x30 0xde 0x00 0x34 0x07 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x10c 0x02 0x00 0x116c 0xdc 0x00 0x1168 0xbd 0x00 0x1164 0xff 0x00 0x1160 0x7f 0x00 0x115c 0xff 0x00 0x1180 0xa9 0x00 0x117c 0x7b 0x00 0x1178 0xe4 0x00 0x1174 0x24 0x00 0x1170 0x64 0x00 0x1044 0x99 0x00 0x104c 0x08 0x00 0x1050 0x08 0x00 0x1054 0x00 0x00 0x1058 0x04 0x00 0x1030 0x2f 0x00 0x103c 0xff 0x00 0x1040 0x0f 0x00 0x1008 0x0a 0x00 0x10d4 0x54 0x00 0x10d8 0x0f 0x00 0x10ec 0x0f 0x00 0x10f4 0x0a 0x00 0x1110 0x47 0x00 0x1114 0x80 0x00 0x111c 0x04 0x00 0x1124 0x0e 0x00 0x11a4 0x38 0x00 0x1014 0x05 0x00 0x10dc 0x00 0x00 0x1118 0x00 0x00 0xe84 0xa5 0x00 0xe88 0x82 0x00 0xe8c 0x3f 0x00 0xe90 0x3f 0x00 0xee4 0x21 0x00 0xe3c 0x10 0x00 0xe40 0x0e 0x00 0x2c4 0xd0 0x00 0x2c8 0x07 0x00 0x2cc 0x20 0x00 0x2d8 0x13 0x00 0x390 0xe7 0x00 0x394 0x03 0x00 0x388 0xaa 0x00 0x3d0 0x0c 0x00 0x123c 0x07 0x00 0x1218 0xf8 0x00 0x3b0 0x0a 0x00 0x3c0 0x88 0x00 0x3c4 0x13 0x00 0x3dc 0x4b 0x00 0x3ec 0x10 0x00 0x2dc 0x21 0x00 0xffffffff 0xffffffff 0x00>;
			phandle = <0xf5>;
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x28 0x180f 0x00>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		replicator@6046000 {
			compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43a>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xf6>;
						phandle = <0xf9>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xf7>;
						phandle = <0x103>;
					};
				};
			};
		};

		replicator@6b06000 {
			compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
			reg = <0x6b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43b>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xf8>;
						phandle = <0x100>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xf9>;
						phandle = <0xf6>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xfa>;
						phandle = <0xfb>;
					};
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x43c>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xfb>;
						phandle = <0xfa>;
					};
				};
			};
		};

		tmc@6b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x6b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-csr = <0xfc>;
			coresight-ctis = <0xfd 0xfe>;
			cti-reset-trig-num = <0x00>;
			cti-flush-trig-num = <0x01>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43d>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xff>;
						phandle = <0x10c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x100>;
						phandle = <0xf8>;
					};
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";
			qcom,iommu-dma = "bypass";
			iommus = <0x28 0x480 0x00 0x28 0x520 0x00>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			arm,buffer-size = <0xc000000>;
			arm,scatter-gather;
			dma-coherent;
			qcom,sw-usb;
			coresight-name = "coresight-tmc-etr";
			coresight-ctis = <0x101 0xfe>;
			cti-reset-trig-num = <0x00>;
			cti-flush-trig-num = <0x03>;
			coresight-csr = <0x102>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x43e>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x103>;
						phandle = <0xf7>;
					};
				};
			};
		};

		tpdm@6b46000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			phandle = <0x43f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x104>;
						phandle = <0x107>;
					};
				};
			};
		};

		funnel@6b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";
			phandle = <0x440>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x105>;
						phandle = <0x109>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x106>;
						phandle = <0x1b5>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x107>;
						phandle = <0x104>;
					};
				};
			};
		};

		funnel@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x441>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x108>;
						phandle = <0x1b6>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x109>;
						phandle = <0x105>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x10a>;
						phandle = <0x10d>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x10b>;
						phandle = <0x118>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10c>;
						phandle = <0xff>;
					};
				};
			};
		};

		tpda@6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6b08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,cmb-elem-size = <0x00 0x40 0x01 0x40 0x02 0x40 0x03 0x40>;
			qcom,dsb-elem-size = <0x04 0x20>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x442>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10d>;
						phandle = <0x10a>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x10e>;
						phandle = <0x113>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x10f>;
						phandle = <0x114>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x110>;
						phandle = <0x115>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x111>;
						phandle = <0x116>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x112>;
						phandle = <0x117>;
					};
				};
			};
		};

		tpdm@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x443>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x113>;
						phandle = <0x10e>;
					};
				};
			};
		};

		tpdm@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-1";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x444>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x114>;
						phandle = <0x10f>;
					};
				};
			};
		};

		tpdm@6b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0b000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-2";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x445>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x115>;
						phandle = <0x110>;
					};
				};
			};
		};

		tpdm@6b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-3";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x446>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x116>;
						phandle = <0x111>;
					};
				};
			};
		};

		tpdm@6b0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0d000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x447>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x117>;
						phandle = <0x112>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x448>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x118>;
						phandle = <0x10b>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x119>;
						phandle = <0x11c>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x11a>;
						phandle = <0x11f>;
					};
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000 0x7820f0 0x04>;
			reg-names = "stm-base", "stm-stimulus-base", "stm-debug-status";
			coresight-name = "coresight-stm";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x449>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11b>;
						phandle = <0x11e>;
					};
				};
			};
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			phandle = <0x102>;
		};

		csr@6b0f000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6b0f000 0x1000 0x6b0f0f8 0x50>;
			reg-names = "csr-base", "msr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,msr-support;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x01>;
			phandle = <0xfc>;
		};

		funnel@6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11c>;
						phandle = <0x119>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x11d>;
						phandle = <0x135>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x11e>;
						phandle = <0x11b>;
					};
				};
			};
		};

		funnel@6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11f>;
						phandle = <0x11a>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x120>;
						phandle = <0x159>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x121>;
						phandle = <0x15e>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x122>;
						phandle = <0x1b7>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x123>;
						phandle = <0x124>;
					};
				};
			};
		};

		funnel@6804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x124>;
						phandle = <0x123>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x125>;
						phandle = <0x130>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x126>;
						phandle = <0x128>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x127>;
						phandle = <0x12b>;
					};
				};
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0x0b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x128>;
						phandle = <0x126>;
					};
				};
			};
		};

		funnel@680c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x680c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem-q6";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x129>;
						phandle = <0x12c>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x12a>;
						phandle = <0x12f>;
					};
				};
			};
		};

		funnel@680d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x680d000 0x1000 0x680c000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-modem-q6_dup";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x44e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12b>;
						phandle = <0x127>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x12c>;
						phandle = <0x129>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x12d>;
						phandle = <0x12e>;
					};
				};
			};
		};

		dummy_source {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			qcom,dummy-source;
			phandle = <0x44f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12e>;
						phandle = <0x12d>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12f>;
						phandle = <0x12a>;
					};
				};
			};
		};

		tpda@6803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6803000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x450>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x130>;
						phandle = <0x125>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x131>;
						phandle = <0x133>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x132>;
						phandle = <0x134>;
					};
				};
			};
		};

		tpdm@6800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6800000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x451>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x133>;
						phandle = <0x131>;
					};
				};
			};
		};

		tpdm@6801000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6801000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-1";
			status = "disabled";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x452>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x134>;
						phandle = <0x132>;
					};
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x453>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x135>;
						phandle = <0x11d>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x136>;
						phandle = <0x139>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x137>;
						phandle = <0x178>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x138>;
						phandle = <0x19c>;
					};
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0x19 0x20 0x1f 0x20>;
			qcom,tc-elem-size = <0x1f 0x20>;
			qcom,dsb-elem-size = <0x05 0x20 0x06 0x20 0x08 0x20 0x09 0x20 0x0a 0x20 0x0b 0x20 0x0c 0x20 0x13 0x20 0x15 0x20 0x19 0x20 0x1a 0x20 0x1f 0x20>;
			qcom,cmb-elem-size = <0x06 0x40 0x0c 0x20 0x0d 0x40 0x0e 0x40 0x0f 0x40 0x14 0x40 0x16 0x20 0x17 0x40 0x18 0x20 0x1b 0x20 0x1c 0x20 0x1f 0x40>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x454>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x139>;
						phandle = <0x136>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x13a>;
						phandle = <0x160>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x13b>;
						phandle = <0x162>;
					};
				};

				port@8 {
					reg = <0x08>;

					endpoint {
						remote-endpoint = <0x13c>;
						phandle = <0x164>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						remote-endpoint = <0x13d>;
						phandle = <0x166>;
					};
				};

				port@a {
					reg = <0x0a>;

					endpoint {
						remote-endpoint = <0x13e>;
						phandle = <0x168>;
					};
				};

				port@b {
					reg = <0x0b>;

					endpoint {
						remote-endpoint = <0x13f>;
						phandle = <0x16a>;
					};
				};

				port@c {
					reg = <0x0c>;

					endpoint {
						remote-endpoint = <0x140>;
						phandle = <0x16c>;
					};
				};

				port@d {
					reg = <0x0d>;

					endpoint {
						remote-endpoint = <0x141>;
						phandle = <0x16e>;
					};
				};

				port@e {
					reg = <0x0e>;

					endpoint {
						remote-endpoint = <0x142>;
						phandle = <0x170>;
					};
				};

				port@f {
					reg = <0x0f>;

					endpoint {
						remote-endpoint = <0x143>;
						phandle = <0x172>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						remote-endpoint = <0x144>;
						phandle = <0x174>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						remote-endpoint = <0x145>;
						phandle = <0x176>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						remote-endpoint = <0x146>;
						phandle = <0x198>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						remote-endpoint = <0x147>;
						phandle = <0x19a>;
					};
				};

				port@17 {
					reg = <0x17>;

					endpoint {
						remote-endpoint = <0x148>;
						phandle = <0x14f>;
					};
				};

				port@18 {
					reg = <0x18>;

					endpoint {
						remote-endpoint = <0x149>;
						phandle = <0x151>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						remote-endpoint = <0x14a>;
						phandle = <0x182>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0x14b>;
						phandle = <0x181>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x14c>;
						phandle = <0x150>;
					};
				};

				port@1c {
					reg = <0x1c>;

					endpoint {
						remote-endpoint = <0x14d>;
						phandle = <0x183>;
					};
				};

				port@1f {
					reg = <0x1f>;

					endpoint {
						remote-endpoint = <0x14e>;
						phandle = <0x152>;
					};
				};
			};
		};

		tpdm@6870000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6870000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x455>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14f>;
						phandle = <0x148>;
					};
				};
			};
		};

		tpdm@6840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x456>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x150>;
						phandle = <0x14c>;
					};
				};
			};
		};

		tpdm@6841000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6841000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x457>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x151>;
						phandle = <0x149>;
					};
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x458>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x152>;
						phandle = <0x14e>;
					};
				};
			};
		};

		funnel@6846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x459>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x153>;
						phandle = <0x17a>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x154>;
						phandle = <0x155>;
					};
				};
			};
		};

		tpdm@6844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x167>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x155>;
						phandle = <0x154>;
					};
				};
			};
		};

		tpdm@6ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-north";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x45a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x156>;
						phandle = <0x158>;
					};
				};
			};
		};

		tpda@6ac1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl-north";
			qcom,tpda-atid = <0x61>;
			qcom,dsb-elem-size = <0x00 0x20>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x157>;
						phandle = <0x15f>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x158>;
						phandle = <0x156>;
					};
				};
			};
		};

		funnel@69c2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x69c2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-south";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x159>;
						phandle = <0x120>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x15a>;
						phandle = <0x15b>;
					};
				};
			};
		};

		tpda@69c1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x69c1000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl-south";
			qcom,tpda-atid = <0x4b>;
			qcom,dsb-elem-size = <0x00 0x40>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15b>;
						phandle = <0x15a>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x15c>;
						phandle = <0x15d>;
					};
				};
			};
		};

		tpdm@69c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x69c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-south";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15d>;
						phandle = <0x15c>;
					};
				};
			};
		};

		funnel@6ac2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6ac2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-north";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15e>;
						phandle = <0x121>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x15f>;
						phandle = <0x157>;
					};
				};
			};
		};

		funnel@6c2d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c2d000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-center";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x460>;

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x160>;
						source = <0x161>;
						phandle = <0x13a>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x162>;
						source = <0x163>;
						phandle = <0x13b>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x164>;
						source = <0x165>;
						phandle = <0x13c>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x166>;
						source = <0x167>;
						phandle = <0x13d>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x168>;
						source = <0x169>;
						phandle = <0x13e>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x16a>;
						source = <0x16b>;
						phandle = <0x13f>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x16c>;
						source = <0x16d>;
						phandle = <0x140>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x16e>;
						source = <0x16f>;
						phandle = <0x141>;
					};
				};

				port@8 {
					reg = <0x08>;

					endpoint {
						remote-endpoint = <0x170>;
						source = <0x171>;
						phandle = <0x142>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						remote-endpoint = <0x172>;
						source = <0x173>;
						phandle = <0x143>;
					};
				};

				port@a {
					reg = <0x0a>;

					endpoint {
						remote-endpoint = <0x174>;
						source = <0x175>;
						phandle = <0x144>;
					};
				};

				port@b {
					reg = <0x0b>;

					endpoint {
						remote-endpoint = <0x176>;
						source = <0x177>;
						phandle = <0x145>;
					};
				};

				port@c {
					reg = <0x0c>;

					endpoint {
						remote-endpoint = <0x178>;
						phandle = <0x137>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x179>;
						phandle = <0x18d>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x17a>;
						phandle = <0x153>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x17b>;
						phandle = <0x1a2>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x17c>;
						phandle = <0x1af>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x17d>;
						phandle = <0x17f>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x17e>;
						phandle = <0x180>;
					};
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x175>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17f>;
						phandle = <0x17d>;
					};
				};
			};
		};

		tpdm@6c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c29000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x177>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x180>;
						phandle = <0x17e>;
					};
				};
			};
		};

		tpdm@682c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x682c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gcc";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x461>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x181>;
						phandle = <0x14b>;
					};
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x462>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x182>;
						phandle = <0x14a>;
					};
				};
			};
		};

		tpdm@600f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x600f000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-spdm";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x463>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x183>;
						phandle = <0x14d>;
					};
				};
			};
		};

		tpda@7863000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x7863000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x03 0x20>;
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20 0x02 0x40>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x464>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x184>;
						phandle = <0x1b9>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x185>;
						phandle = <0x189>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x186>;
						phandle = <0x18a>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x187>;
						phandle = <0x18b>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x188>;
						phandle = <0x18c>;
					};
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x465>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x189>;
						phandle = <0x185>;
					};
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x466>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18a>;
						phandle = <0x186>;
					};
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-actpm";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x467>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18b>;
						phandle = <0x187>;
					};
				};
			};
		};

		tpdm@7861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x7861000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x468>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18c>;
						phandle = <0x188>;
					};
				};
			};
		};

		funnel@6c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-mm";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x469>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18d>;
						phandle = <0x179>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x18e>;
						phandle = <0x191>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x18f>;
						phandle = <0x194>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x190>;
						phandle = <0x195>;
					};
				};
			};
		};

		funnel@6832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6832000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-video";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x191>;
						phandle = <0x18e>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x192>;
						phandle = <0x193>;
					};
				};
			};
		};

		tpdm@6830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-video";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x161>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x193>;
						phandle = <0x192>;
					};
				};
			};
		};

		tpdm@6c60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c60000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mdss";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x163>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x194>;
						phandle = <0x18f>;
					};
				};
			};
		};

		tpdm@6c08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mm";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x165>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x195>;
						phandle = <0x190>;
					};
				};
			};
		};

		funnel@6986000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6986000 0x1000 0x6985000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-turing_dup";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x46b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x196>;
						phandle = <0x19f>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x197>;
						phandle = <0x1b4>;
					};
				};
			};
		};

		funnel@6985000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6985000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46c>;

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x198>;
						source = <0x199>;
						phandle = <0x146>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x19a>;
						source = <0x19b>;
						phandle = <0x147>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x19c>;
						phandle = <0x138>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x19d>;
						phandle = <0x1a0>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x19e>;
						phandle = <0x1a1>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x19f>;
						phandle = <0x196>;
					};
				};
			};
		};

		tpdm@6980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x199>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a0>;
						phandle = <0x19d>;
					};
				};
			};
		};

		tpdm@69810000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing-llm";
			qcom,dummy-source;
			phandle = <0x19b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a1>;
						phandle = <0x19e>;
					};
				};
			};
		};

		funnel@6e05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6e05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a2>;
						phandle = <0x17b>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a3>;
						phandle = <0x1a7>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1a4>;
						phandle = <0x1a9>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1a5>;
						phandle = <0x1ad>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1a6>;
						phandle = <0x1ae>;
					};
				};
			};
		};

		funnel@6e12000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6e12000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-ch02";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a7>;
						phandle = <0x1a3>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a8>;
						phandle = <0x1ab>;
					};
				};
			};
		};

		funnel@6e22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6e22000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-ch13";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a9>;
						phandle = <0x1a4>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1aa>;
						phandle = <0x1ac>;
					};
				};
			};
		};

		tpdm@6e10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6e10000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch02";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x169>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ab>;
						phandle = <0x1a8>;
					};
				};
			};
		};

		tpdm@6e20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6e20000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch13";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x16b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ac>;
						phandle = <0x1aa>;
					};
				};
			};
		};

		tpdm@6e00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6e00000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			status = "disabled";
			qcom,msr-fix-req;
			phandle = <0x16d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ad>;
						phandle = <0x1a5>;
					};
				};
			};
		};

		tpdm@6e01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6e01000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-shrm";
			status = "disabled";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x16f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ae>;
						phandle = <0x1a6>;
					};
				};
			};
		};

		funnel@6c3a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c3a000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-west";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x470>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1af>;
						phandle = <0x17c>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b0>;
						phandle = <0x1b2>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1b1>;
						phandle = <0x1b3>;
					};
				};
			};
		};

		tpdm@6c38000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c38000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-rdpm";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x171>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b2>;
						phandle = <0x1b0>;
					};
				};
			};
		};

		tpdm@6c39000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c39000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-rdpm-mx";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x173>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b3>;
						phandle = <0x1b1>;
					};
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b4>;
						phandle = <0x197>;
					};
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b5>;
						phandle = <0x106>;
					};
				};
			};
		};

		ssc_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-ssc-etm0";
			qcom,inst-id = <0x08>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b6>;
						phandle = <0x108>;
					};
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merg";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x471>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b7>;
						phandle = <0x122>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b8>;
						phandle = <0x1c2>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1b9>;
						phandle = <0x184>;
					};
				};
			};
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0x10>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x472>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ba>;
						phandle = <0x1c3>;
					};
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x11>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm1";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x473>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bb>;
						phandle = <0x1c4>;
					};
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x12>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x474>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bc>;
						phandle = <0x1c5>;
					};
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x13>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x475>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bd>;
						phandle = <0x1c6>;
					};
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x14>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm4";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x476>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1be>;
						phandle = <0x1c7>;
					};
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x15>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm5";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x477>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bf>;
						phandle = <0x1c8>;
					};
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x16>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm6";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x478>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c0>;
						phandle = <0x1c9>;
					};
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x17>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm7";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x479>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c1>;
						phandle = <0x1ca>;
					};
				};
			};
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c2>;
						phandle = <0x1b8>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1c3>;
						phandle = <0x1ba>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1c4>;
						phandle = <0x1bb>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1c5>;
						phandle = <0x1bc>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1c6>;
						phandle = <0x1bd>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1c7>;
						phandle = <0x1be>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x1c8>;
						phandle = <0x1bf>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1c9>;
						phandle = <0x1c0>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x1ca>;
						phandle = <0x1c1>;
					};
				};
			};
		};

		hwevent {
			compatible = "qcom,coresight-hwevent";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0x102>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
		};

		tgu@6b0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x6b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x04>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47b>;
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47c>;
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47d>;
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47e>;
		};

		cti@6e02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47f>;
		};

		cti@6e03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x480>;
		};

		cti@6e04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e04000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x481>;
		};

		cti@6e0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e0c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x482>;
		};

		cti@6e0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e0d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x483>;
		};

		cti@6e0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e0e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x484>;
		};

		cti@6e11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_ch02_dl_cti_0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x485>;
		};

		cti@6e21000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e21000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_ch13_dl_cti_0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x486>;
		};

		cti@6c09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x487>;
		};

		cti@6c0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti1";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x488>;
		};

		cti@6c2a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x489>;
		};

		cti@6c2b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c2b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti1";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x48a>;
		};

		cti@6c2c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c2c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti2";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x48b>;
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x101>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x48c>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <0x00>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x1cb>;
			phandle = <0x48d>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x48e>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x48f>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x490>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x491>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x492>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x493>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x494>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x495>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x496>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x497>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x498>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x499>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x49a>;
		};

		cti@7020000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x10>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x49b>;
		};

		cti@7120000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x11>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x49c>;
		};

		cti@7220000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x12>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x49d>;
		};

		cti@7320000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x13>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x49e>;
		};

		cti@7420000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x14>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x49f>;
		};

		cti@7520000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x15>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a0>;
		};

		cti@7620000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x16>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a1>;
		};

		cti@7720000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x17>;
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a2>;
		};

		cti@6831000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6831000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-iris_dl_cti";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a3>;
		};

		cti@6845000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6845000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-lpass_dl_cti";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a4>;
		};

		cti@6b2b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b2b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-lpass_q6_cti";
			status = "disabled";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a5>;
		};

		cti@6c61000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c61000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mdss_dl_cti";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a6>;
		};

		cti@6c13000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-sierra_a6_cti";
			status = "disabled";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a7>;
		};

		cti@6b00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b00000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0xfd>;
		};

		cti@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b01000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti1";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a8>;
		};

		cti@6b02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti2";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a9>;
		};

		cti@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti3";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0xfe>;
		};

		cti@6982000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6982000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_dl_cti";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4aa>;
		};

		cti@698b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x698b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_q6_cti";
			clocks = <0x2e 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4ab>;
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,pm-cluster@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				idle-state-name = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-shift = <0x04>;
				qcom,psci-mode-mask = <0xfff>;

				qcom,pm-cluster-level@0 {
					reg = <0x00>;
					compatible = "arm,idle-state";
					idle-state-name = "l3-wfi";
					entry-latency-us = <0x30>;
					exit-latency-us = <0x33>;
					min-residency-us = <0x63>;
					arm,psci-suspend-param = <0x10>;
					qcom,psci-mode = <0x01>;
					phandle = <0x4ac>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x01>;
					compatible = "arm,idle-state";
					idle-state-name = "l3-pc";
					entry-latency-us = <0xac0>;
					exit-latency-us = <0xbe8>;
					min-residency-us = <0x17e6>;
					arm,psci-suspend-param = <0x40>;
					qcom,psci-mode = <0x04>;
					qcom,is-reset;
					qcom,min-child-idx = <0x01>;
					phandle = <0x4ad>;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x02>;
					compatible = "arm,idle-state";
					idle-state-name = "llcc-off";
					entry-latency-us = <0xcbf>;
					exit-latency-us = <0x19a2>;
					min-residency-us = <0x2703>;
					arm,psci-suspend-param = <0xc340>;
					qcom,psci-mode = <0xc34>;
					qcom,is-reset;
					qcom,notify-rpm;
					qcom,min-child-idx = <0x01>;
					phandle = <0x4ae>;
				};

				qcom,pm-cpu@0 {
					reg = <0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x01>;
					qcom,disable-ipi-prediction;
					qcom,cpu = <0x10 0x11 0x12 0x13>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						compatible = "arm,idle-state";
						idle-state-name = "wfi";
						entry-latency-us = <0x39>;
						exit-latency-us = <0x2b>;
						min-residency-us = <0x64>;
						arm,psci-suspend-param = <0x01>;
						qcom,psci-cpu-mode = <0x01>;
						phandle = <0x4af>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						compatible = "arm,idle-state";
						idle-state-name = "rail-pc";
						entry-latency-us = <0x168>;
						exit-latency-us = <0x213>;
						min-residency-us = <0xf5e>;
						arm,psci-suspend-param = <0x40000004>;
						local-timer-stop;
						qcom,psci-cpu-mode = <0x04>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
						phandle = <0x05>;
					};
				};

				qcom,pm-cpu@1 {
					reg = <0x01>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,cpu = <0x14 0x15 0x16 0x17>;

					qcom,pm-cpu-level@2 {
						reg = <0x02>;
						compatible = "arm,idle-state";
						idle-state-name = "wfi";
						entry-latency-us = <0x39>;
						exit-latency-us = <0x2b>;
						min-residency-us = <0x53>;
						arm,psci-suspend-param = <0x01>;
						qcom,psci-cpu-mode = <0x01>;
						phandle = <0x4b0>;
					};

					qcom,pm-cpu-level@3 {
						reg = <0x03>;
						compatible = "arm,idle-state";
						idle-state-name = "rail-pc";
						entry-latency-us = <0x2be>;
						exit-latency-us = <0x425>;
						min-residency-us = <0x1188>;
						arm,psci-suspend-param = <0x40000004>;
						local-timer-stop;
						qcom,psci-cpu-mode = <0x04>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
						phandle = <0x0b>;
					};
				};
			};
		};

		rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		subsystem-sleep-stats {
			compatible = "qcom,subsystem-sleep-stats";
			reg = <0xc3f0000 0x400>;
		};

		soc-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			reg = <0xc3f0000 0x400>;
		};

		ddr-stats@c300000 {
			compatible = "qcom,ddr-stats";
			reg = <0xc300000 0x1000 0xc3f001c 0x04>;
			reg-names = "phys_addr_base", "offset_addr";
			mboxes = <0x02 0x00>;
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators", "qcom,sys-pm-lahaina";
			reg = <0xc320000 0x400>;
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
		};

		qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x9c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0x22 0x246 0x08 0x200>;
			iommus = <0x28 0x5a3 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0x1ce>;
		};

		qcom,gpi-dma@900000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04 0x00 0xf9 0x04 0x00 0xfa 0x04 0x00 0xfb 0x04 0x00 0xfc 0x04 0x00 0xfd 0x04 0x00 0xfe 0x04 0x00 0xff 0x04>;
			qcom,max-num-gpii = <0x0c>;
			qcom,static-gpii-mask = <0x01>;
			qcom,gpii-mask = <0x7e>;
			qcom,ev-factor = <0x02>;
			iommus = <0x28 0x5b6 0x00>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,le-vm;
			status = "ok";
			phandle = <0x1d6>;
		};

		qcom,qup_uart@98c000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x98c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x58 0x30 0x7e 0x30 0x7f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1cc>;
			pinctrl-1 = <0x1cd>;
			interrupts = <0x00 0x25c 0x04>;
			qcom,wrapper-core = <0x1ce>;
			status = "ok";
			phandle = <0x4b1>;
		};

		qcom,qup_uart@988000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x56 0x30 0x7e 0x30 0x7f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1cf>;
			pinctrl-1 = <0x1d0>;
			interrupts = <0x00 0x25b 0x04>;
			qcom,wrapper-core = <0x1ce>;
			status = "disabled";
			phandle = <0x4b2>;
		};

		qcom,qup_uart@998000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x998000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x5e 0x30 0x7e 0x30 0x7f>;
			pinctrl-names = "default", "active", "sleep";
			pinctrl-0 = <0x1d1>;
			pinctrl-1 = <0x1d2>;
			pinctrl-2 = <0x1d3>;
			interrupts = <0x00 0x25f 0x04>;
			qcom,wrapper-core = <0x1ce>;
			status = "disabled";
			phandle = <0x4b3>;
		};

		spi@980000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x980000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x52 0x30 0x7e 0x30 0x7f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1d4>;
			pinctrl-1 = <0x1d5>;
			interrupts = <0x00 0x259 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1ce>;
			dmas = <0x1d6 0x00 0x00 0x01 0x40 0x00 0x1d6 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4b4>;
		};

		spi@984000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x984000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x54 0x30 0x7e 0x30 0x7f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1d7>;
			pinctrl-1 = <0x1d8>;
			interrupts = <0x00 0x25a 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1ce>;
			dmas = <0x1d6 0x00 0x01 0x01 0x40 0x00 0x1d6 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4b5>;
		};

		spi@988000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x56 0x30 0x7e 0x30 0x7f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1d9>;
			pinctrl-1 = <0x1da>;
			interrupts = <0x00 0x25b 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1ce>;
			dmas = <0x1d6 0x00 0x02 0x01 0x40 0x00 0x1d6 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4b6>;
		};

		spi@990000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x990000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x5a 0x30 0x7e 0x30 0x7f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1db>;
			pinctrl-1 = <0x1dc>;
			interrupts = <0x00 0x25d 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1ce>;
			dmas = <0x1d6 0x00 0x04 0x01 0x40 0x02 0x1d6 0x01 0x04 0x01 0x40 0x02>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4b7>;
		};

		spi@994000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x994000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x5c 0x30 0x7e 0x30 0x7f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1dd>;
			pinctrl-1 = <0x1de>;
			interrupts = <0x00 0x25e 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1ce>;
			dmas = <0x1d6 0x00 0x05 0x01 0x40 0x00 0x1d6 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4b8>;
		};

		spi@998000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x998000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x5e 0x30 0x7e 0x30 0x7f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1df>;
			pinctrl-1 = <0x1e0>;
			interrupts = <0x00 0x25f 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1ce>;
			dmas = <0x1d6 0x00 0x06 0x01 0x40 0x00 0x1d6 0x01 0x06 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4b9>;
		};

		spi@99c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x99c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x60 0x30 0x7e 0x30 0x7f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1e1>;
			pinctrl-1 = <0x1e2>;
			interrupts = <0x00 0x260 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1ce>;
			dmas = <0x1d6 0x00 0x07 0x01 0x40 0x00 0x1d6 0x01 0x07 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4ba>;
		};

		i2c@980000 {
			compatible = "qcom,i2c-geni";
			reg = <0x980000 0x4000>;
			interrupts = <0x00 0x259 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x52 0x30 0x7e 0x30 0x7f>;
			dmas = <0x1d6 0x00 0x00 0x03 0x40 0x00 0x1d6 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1e3>;
			pinctrl-1 = <0x1e4>;
			qcom,wrapper-core = <0x1ce>;
			status = "disabled";
			phandle = <0x4bb>;
		};

		i2c@984000 {
			compatible = "qcom,i2c-geni";
			reg = <0x984000 0x4000>;
			interrupts = <0x00 0x25a 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x54 0x30 0x7e 0x30 0x7f>;
			dmas = <0x1d6 0x00 0x01 0x03 0x40 0x00 0x1d6 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1e5>;
			pinctrl-1 = <0x1e6>;
			qcom,wrapper-core = <0x1ce>;
			status = "disabled";
			phandle = <0x4bc>;
		};

		i2c@988000 {
			compatible = "qcom,i2c-geni";
			reg = <0x988000 0x4000>;
			interrupts = <0x00 0x25b 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x56 0x30 0x7e 0x30 0x7f>;
			dmas = <0x1d6 0x00 0x02 0x03 0x40 0x00 0x1d6 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1e7>;
			pinctrl-1 = <0x1e8>;
			qcom,wrapper-core = <0x1ce>;
			status = "ok";
			phandle = <0x4bd>;
			qcom,clk-freq-out = <0xf4240>;

			qcom,ois@51 {
				compatible = "qcom,ois";
				cell-index = <0x00>;
				reg = <0x51>;
				slave-addr = <0xc4>;
				slave-id = <0x460>;
				pole-values = <0x00 0x01 0x01 0x00 0x00 0x00>;
				gyro-orientation = <0x00>;
				cam_vdig-supply = <0x634>;
				cam_vaf-supply = <0x623>;
				cam_vio-supply = <0x25>;
				regulator-names = "cam_vaf", "cam_vio", "cam_vdig";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980 0x1b7740 0x2ab980>;
				rgltr-max-voltage = <0x2ab980 0x1b7740 0x2ab980>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40>;
				qcom,cam-power-seq-type = "cam_vdig", "cam_vaf", "cam_vio", "cam_reset";
				qcom,cam-power-seq-cfg-val = <0x01 0x01 0x01 0x01>;
				qcom,cam-power-seq-delay = <0x01 0x01 0x01 0x0a>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x635>;
				pinctrl-1 = <0x636>;
				gpio-no-mux = <0x00>;
				gpios = <0x92 0xad 0x00 0x92 0xa8 0x00>;
				gpio-reset = <0x00>;
				gpio-custom1 = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x00 0x00>;
				gpio-req-tbl-label = "MCU_RESET0", "MCU_BOOT0";
				status = "ok";
				phandle = <0x61f>;
			};
		};

		i2c@990000 {
			compatible = "qcom,i2c-geni";
			reg = <0x990000 0x4000>;
			interrupts = <0x00 0x25d 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x5a 0x30 0x7e 0x30 0x7f>;
			dmas = <0x1d6 0x00 0x04 0x03 0x40 0x02 0x1d6 0x01 0x04 0x03 0x40 0x02>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1e9>;
			pinctrl-1 = <0x1ea>;
			qcom,wrapper-core = <0x1ce>;
			status = "ok";
			phandle = <0x4be>;
			qcom,i2c-touch-active = "st,fts";
			samsung,reset-before-trans;
			samsung,stop-after-trans;

			st_fts@49 {
				compatible = "st,fts";
				reg = <0x49>;
				interrupt-parent = <0x92>;
				interrupts = <0x17 0x2008>;
				vdd-supply = <0x2e4>;
				avdd-supply = <0x2e0>;
				pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
				pinctrl-0 = <0x331>;
				pinctrl-1 = <0x333 0x332>;
				st,irq-gpio = <0x92 0x17 0x2008>;
				st,reset-gpio = <0x92 0x16 0x00>;
				st,x-flip = <0x01>;
				st,y-flip = <0x01>;
				st,regulator_dvdd = "vdd";
				st,regulator_avdd = "avdd";
				st,trusted-touch-mode = "vm_mode";
				st,touch-environment = "pvm";
				st,trusted-touch-spi-irq = <0x236>;
				st,trusted-touch-io-bases = <0xf114000 0xf115000 0xf116000 0xf117000 0x990000 0x910000>;
				st,trusted-touch-io-sizes = <0x1000 0x1000 0x1000 0x1000 0x1000 0x4000>;
				panel = <0x5de 0x5df 0x5e0>;
			};

			focaltech@38 {
				compatible = "focaltech,fts_ts";
				reg = <0x38>;
				interrupt-parent = <0x92>;
				interrupts = <0x17 0x2008>;
				focaltech,reset-gpio = <0x92 0x16 0x00>;
				focaltech,irq-gpio = <0x92 0x17 0x2008>;
				focaltech,max-touch-number = <0x05>;
				focaltech,display-coords = <0x00 0x00 0x438 0x924>;
				vdd-supply = <0x2e0>;
				vcc_i2c-supply = <0x2e4>;
				pinctrl-names = "pmx_ts_active", "pmx_ts_suspend", "pmx_ts_release";
				pinctrl-0 = <0x331>;
				pinctrl-1 = <0x333 0x332>;
				pinctrl-2 = <0x334>;
				panel = <0x5e1 0x5e2 0x5e3 0x5e4>;
				focaltech,trusted-touch-mode = "vm_mode";
				focaltech,touch-environment = "pvm";
				focaltech,trusted-touch-spi-irq = <0x236>;
				focaltech,trusted-touch-io-bases = <0xf114000 0xf115000 0xf116000 0xf117000 0x990000 0x910000>;
				focaltech,trusted-touch-io-sizes = <0x1000 0x1000 0x1000 0x1000 0x1000 0x4000>;
			};

			touchscreen@48 {
				status = "disabled";
				compatible = "slsi,slsi_ts";
				reg = <0x48>;
				pinctrl-names = "on_state", "off_state";
				pinctrl-0 = <0x5f5>;
				pinctrl-1 = <0x5f6>;
				tsp_io_ldo-supply = <0x2e4>;
				tsp_avdd_ldo-supply = <0x2e6>;
				sec,irq_gpio = <0x92 0x17 0x00>;
				sec,project_name = "r9q", "";
				sec,firmware_name = "y792_o1.bin";
				sec,bringup = <0x00>;
				sec,regulator_boot_on;
				sec,ss_touch_num = <0x01>;
				sec,tclm_level = <0x01>;
				sec,afe_base = <0x115>;
				sec,area-size = <0x85 0x10a 0x155>;
				sec,max_coords = <0x1000 0x1000>;
				enable_settings_aot;
				support_dex_mode;
				support_fod;
				support_mis_calibration_test;
				support_ear_detect_mode;
				sync-reportrate-120;
				support_vrr;
				support_open_short_test;
				support_wireless_tx;
				phandle = <0x701>;
			};

			touchscreen@4b {
				status = "ok";
				compatible = "synaptics,synaptics_ts";
				reg = <0x4b>;
				pinctrl-names = "on_state", "off_state";
				pinctrl-0 = <0x5fd>;
				pinctrl-1 = <0x5fe>;
				tsp_io_ldo-supply = <0x5ff>;
				tsp_avdd_ldo-supply = <0x2e6>;
				sec,irq_gpio = <0x92 0x17 0x00>;
				sec,project_name = "r9q", "";
				sec,bringup = <0x00>;
				sec,ss_touch_num = <0x01>;
				sec,tclm_level = <0x02>;
				sec,afe_base = <0x15>;
				sec,area-size = <0x85 0x10a 0x155>;
				sec,max_coords = <0x1000 0x1000>;
				enable_settings_aot;
				support_dex_mode;
				support_mis_calibration_test;
				support_ear_detect_mode;
				support_open_short_test;
				support_fod;
				support_fod_lp_mode;
				support_vrr;
				not_support_temp_noti;
				sec,lcdid_mask = <0xfff0f0>;
				sec,select_lcdid = <0x804540 0x804580>;
				sec,firmware_name = "s3908_r9.bin", "s3908_r9_slsi.bin";
				phandle = <0x703>;
			};
		};

		i2c@994000 {
			compatible = "qcom,i2c-geni";
			reg = <0x994000 0x4000>;
			interrupts = <0x00 0x25e 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x5c 0x30 0x7e 0x30 0x7f>;
			dmas = <0x1d6 0x00 0x05 0x03 0x40 0x00 0x1d6 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1eb>;
			pinctrl-1 = <0x1ec>;
			qcom,wrapper-core = <0x1ce>;
			status = "ok";
			phandle = <0x4bf>;
			qcom,clk-freq-out = <0xf4240>;

			cs35l41@40 {
				#sound-dai-cells = <0x01>;
				compatible = "cirrus,cs35l41";
				reg = <0x40>;
				interrupt-parent = <0x92>;
				interrupts = <0x1a 0x00>;
				reset-gpios = <0x92 0x5d 0x00>;
				VA-supply = <0x619>;
				VP-supply = <0x619>;
				cirrus,asp-sdout-hiz = <0x03>;
				cirrus,dsp-part-name = "cs35l40-bot";
				cirrus,right-channel-amp;
				cirrus,mfd-suffix = "_r";
				cirrus,bd-suffix = "_1";
				cirrus,use-fsync-errata;
				cirrus,bd-max-temp = <0x6e>;
				cirrus,dsp-noise-gate-enable;
				cirrus,dsp-noise-gate-delay = <0x02>;
				cirrus,dsp-noise-gate-threshold = <0x06>;
				cirrus,hw-noise-gate-select = <0x3f>;
				cirrus,hw-noise-gate-delay = <0x02>;
				cirrus,hw-noise-gate-threshold = <0x06>;
				cirrus,boost-peak-milliamp = <0x1004>;
				pinctrl-names = "default";
				pinctrl-0 = <0x61a>;
				phandle = <0x613>;

				cirrus,fixed-hw-params {
					cirrus,fixed-width = <0x20>;
				};

				cirrus,gpio-config2 {
					cirrus,gpio-src-select = <0x02>;
					cirrus,gpio-output-enable;
				};

				cirrus,pwr-params {
					cirrus,pwr-target-temp = <0xe74>;
					cirrus,pwr-exit-temp = <0xe10>;
				};
			};

			cs35l41@41 {
				#sound-dai-cells = <0x01>;
				compatible = "cirrus,cs35l41";
				reg = <0x41>;
				interrupt-parent = <0x92>;
				interrupts = <0x1a 0x00>;
				reset-gpios = <0x92 0x61 0x00>;
				VA-supply = <0x619>;
				VP-supply = <0x619>;
				cirrus,asp-sdout-hiz = <0x03>;
				cirrus,dsp-part-name = "cs35l40-rcv";
				cirrus,mfd-suffix = [00];
				cirrus,bd-suffix = "_0";
				cirrus,use-fsync-errata;
				cirrus,bd-max-temp = <0x64>;
				cirrus,dsp-noise-gate-enable;
				cirrus,dsp-noise-gate-delay = <0x02>;
				cirrus,dsp-noise-gate-threshold = <0x06>;
				cirrus,hw-noise-gate-select = <0x3f>;
				cirrus,hw-noise-gate-delay = <0x02>;
				cirrus,hw-noise-gate-threshold = <0x06>;
				cirrus,boost-peak-milliamp = <0x1004>;
				phandle = <0x618>;

				cirrus,fixed-hw-params {
					cirrus,fixed-width = <0x20>;
				};

				cirrus,gpio-config2 {
					cirrus,gpio-src-select = <0x02>;
					cirrus,gpio-output-enable;
				};

				cirrus,pwr-params {
					cirrus,pwr-target-temp = <0xf3c>;
					cirrus,pwr-exit-temp = <0xed8>;
				};
			};
		};

		i2c@998000 {
			compatible = "qcom,i2c-geni";
			reg = <0x998000 0x4000>;
			interrupts = <0x00 0x25f 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x5e 0x30 0x7e 0x30 0x7f>;
			dmas = <0x1d6 0x00 0x06 0x03 0x40 0x00 0x1d6 0x01 0x06 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1ed>;
			pinctrl-1 = <0x1ee>;
			qcom,wrapper-core = <0x1ce>;
			status = "disabled";
			phandle = <0x4c0>;
		};

		i2c@99c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x99c000 0x4000>;
			interrupts = <0x00 0x260 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x60 0x30 0x7e 0x30 0x7f>;
			dmas = <0x1d6 0x00 0x07 0x03 0x40 0x00 0x1d6 0x01 0x07 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1ef>;
			pinctrl-1 = <0x1f0>;
			qcom,wrapper-core = <0x1ce>;
			status = "okay";
			phandle = <0x4c1>;

			sm5451@63 {
				compatible = "siliconmitus,sm5451";
				reg = <0x63>;
				sm5451,pps_lr = <0x53020>;
				sm5451,rpcm = <0x7530>;
				phandle = <0x700>;
			};

			max77705@66 {
				status = "okay";
				compatible = "maxim,max77705";
				reg = <0x66>;
				pinctrl-names = "default";
				pinctrl-0 = <0x5f9>;
				max77705,irq-gpio = <0x57e 0x05 0x01>;
				max77705,wakeup;
				max77705,fw_product_id = <0x03>;
				max77705,extra_fw_enable = <0x00>;
				max77705,support-audio;
				max77705,bc1p2_retry_count = <0x02>;
				max77705,snkcap_data = [04 2c 91 01 36 c8 d0 02 00 c8 90 41 8b 30 21 dc c0];
				phandle = <0x702>;

				max77705_pdic {
					status = "okay";
					compatible = "maxim,max77705_pdic";
					support_pd_role_swap;
				};

				max77705_vibrator {
					status = "okay";
					compatible = "maxim,max77705_vibrator";
					pinctrl-names = "default", "sleep";
					pinctrl-0 = <0x5fa>;
					pinctrl-1 = <0x5fb>;
					haptic,multi_frequency = <0x07>;
					haptic,motor_type = "LINEAR_0832RC";
					haptic,frequency = <0x802 0x802 0x802 0x802 0x802 0x802 0x802>;
					haptic,normal_ratio = <0x50>;
					haptic,overdrive_ratio = <0x5f>;
					haptic,high_temp_ratio = <0x40>;
					haptic,high_temp_ref = <0x37>;
					pwms = <0x5fc 0x00 0xf4240>;
					samsung,steps = <0x06>;
					samsung,intensities = <0x00 0xbb8 0xfa0 0x1770 0x1f40 0x2710>;
					samsung,haptic_intensities = <0x00 0x1388 0x186a 0x1d4c 0x222e 0x2710>;
				};
			};
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0x23 0x247 0x09 0x200>;
			iommus = <0x28 0x43 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0x1f3>;
		};

		qcom,gpi-dma@a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x117 0x04 0x00 0x118 0x04 0x00 0x119 0x04 0x00 0x11a 0x04 0x00 0x11b 0x04 0x00 0x11c 0x04 0x00 0x125 0x04 0x00 0x126 0x04 0x00 0x127 0x04 0x00 0x128 0x04 0x00 0x129 0x04 0x00 0x12a 0x04>;
			qcom,max-num-gpii = <0x0c>;
			qcom,gpii-mask = <0xff>;
			qcom,ev-factor = <0x02>;
			iommus = <0x28 0x56 0x00>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			status = "ok";
			phandle = <0x1f8>;
		};

		i3c-master@a80000 {
			compatible = "qcom,geni-i3c";
			reg = <0xa80000 0x4000 0xec90000 0x10000>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x64 0x30 0x80 0x30 0x81>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1f1>;
			pinctrl-1 = <0x1f2>;
			interrupts-extended = <0x01 0x00 0x161 0x04 0x29 0x1f 0x04 0x29 0x1e 0x04>;
			qcom,ibi-ctrl-id = <0x08>;
			#address-cells = <0x03>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f3>;
			status = "disabled";
			phandle = <0x4c2>;
		};

		i3c-master@a84000 {
			compatible = "qcom,geni-i3c";
			reg = <0xa84000 0x4000 0xeca0000 0x10000>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x66 0x30 0x80 0x30 0x81>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1f4>;
			pinctrl-1 = <0x1f5>;
			interrupts-extended = <0x01 0x00 0x162 0x04 0x29 0x21 0x04 0x29 0x20 0x04>;
			qcom,ibi-ctrl-id = <0x01>;
			#address-cells = <0x03>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f3>;
			status = "disabled";
			phandle = <0x4c3>;
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x64 0x30 0x80 0x30 0x81>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1f6>;
			pinctrl-1 = <0x1f7>;
			interrupts = <0x00 0x161 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1f3>;
			dmas = <0x1f8 0x00 0x00 0x01 0x40 0x00 0x1f8 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4c4>;
		};

		spi@a84000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x66 0x30 0x80 0x30 0x81>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1f9>;
			pinctrl-1 = <0x1fa>;
			interrupts = <0x00 0x162 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1f3>;
			dmas = <0x1f8 0x00 0x01 0x01 0x40 0x00 0x1f8 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4c5>;
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x68 0x30 0x80 0x30 0x81>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1fb>;
			pinctrl-1 = <0x1fc>;
			interrupts = <0x00 0x163 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1f3>;
			dmas = <0x1f8 0x00 0x02 0x01 0x40 0x00 0x1f8 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4c6>;
		};

		spi@a8c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x6a 0x30 0x80 0x30 0x81>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1fd>;
			pinctrl-1 = <0x1fe>;
			interrupts = <0x00 0x164 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1f3>;
			dmas = <0x1f8 0x00 0x03 0x01 0x40 0x00 0x1f8 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4c7>;
		};

		spi@a90000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x6c 0x30 0x80 0x30 0x81>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1ff>;
			pinctrl-1 = <0x200>;
			interrupts = <0x00 0x165 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1f3>;
			dmas = <0x1f8 0x00 0x04 0x01 0x40 0x00 0x1f8 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4c8>;
		};

		spi@a94000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x6e 0x30 0x80 0x30 0x81>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x201>;
			pinctrl-1 = <0x202>;
			interrupts = <0x00 0x166 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1f3>;
			dmas = <0x1f8 0x00 0x05 0x01 0x40 0x00 0x1f8 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4c9>;
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			interrupts = <0x00 0x161 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x64 0x30 0x80 0x30 0x81>;
			dmas = <0x1f8 0x00 0x00 0x03 0x40 0x00 0x1f8 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x203>;
			pinctrl-1 = <0x204>;
			qcom,wrapper-core = <0x1f3>;
			status = "okay";
			phandle = <0x4ca>;
			qcom,clk-freq-out = <0x61a80>;

			k250a@23 {
				compatible = "sec_k250a";
				1p8_pvdd-supply = <0x2e0>;
				reg = <0x23>;
			};
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			interrupts = <0x00 0x162 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x66 0x30 0x80 0x30 0x81>;
			dmas = <0x1f8 0x00 0x01 0x03 0x40 0x00 0x1f8 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x205>;
			pinctrl-1 = <0x206>;
			qcom,wrapper-core = <0x1f3>;
			status = "disabled";
			phandle = <0x4cb>;
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			interrupts = <0x00 0x163 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x68 0x30 0x80 0x30 0x81>;
			dmas = <0x1f8 0x00 0x02 0x03 0x40 0x00 0x1f8 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x207>;
			pinctrl-1 = <0x208>;
			qcom,wrapper-core = <0x1f3>;
			status = "disabled";
			phandle = <0x4cc>;
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			interrupts = <0x00 0x164 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x6a 0x30 0x80 0x30 0x81>;
			dmas = <0x1f8 0x00 0x03 0x03 0x40 0x00 0x1f8 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x209>;
			pinctrl-1 = <0x20a>;
			qcom,wrapper-core = <0x1f3>;
			status = "ok";
			phandle = <0x4cd>;
			qcom,clk-freq-out = <0xf4240>;

			qcom,cam-sensor3 {
				reg = <0x5a>;
				cell-index = <0x03>;
				compatible = "qcom,cam-sensor";
				slave-addr = <0x42>;
				csiphy-sd-index = <0x01>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				actuator-src = <0x62f>;
				eeprom-src = <0x630>;
				ois-src = <0x61f>;
				led-flash-src = <0x631>;
				cam_vdig-supply = <0x632>;
				cam_vio-supply = <0x622>;
				cam_vaf-supply = <0x623>;
				cam_clk-supply = <0x2a3>;
				regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x2ab980 0x00>;
				rgltr-max-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x2ab980 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x1d4c0 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x397 0x3a3>;
				pinctrl-1 = <0x398 0x3a4>;
				gpios = <0x92 0x67 0x00 0x92 0x11 0x00>;
				gpio-custom1 = <0x01>;
				gpio-reset = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK3", "CAM_RESET3";
				sensor-mode = <0x00>;
				status = "ok";
				clocks = <0x33 0x54>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x01>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				cam_vana-supply = <0x633>;
				phandle = <0x718>;
			};
		};

		i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			interrupts = <0x00 0x165 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x6c 0x30 0x80 0x30 0x81>;
			dmas = <0x1f8 0x00 0x04 0x03 0x40 0x00 0x1f8 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x20b>;
			pinctrl-1 = <0x20c>;
			qcom,wrapper-core = <0x1f3>;
			status = "disabled";
			phandle = <0x4ce>;
		};

		i2c@a94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			interrupts = <0x00 0x166 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x6e 0x30 0x80 0x30 0x81>;
			dmas = <0x1f8 0x00 0x05 0x03 0x40 0x00 0x1f8 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x20d>;
			pinctrl-1 = <0x20e>;
			qcom,wrapper-core = <0x1f3>;
			qcom,shared;
			status = "disabled";
			phandle = <0x4cf>;

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x42>;
				phandle = <0x284>;
				status = "disabled";
			};

			nq@64 {
				compatible = "rtc6226";
				reg = <0x64>;
				fmint-gpio = <0x92 0x32 0x00>;
				vdd-supply = <0xdc>;
				rtc6226,vdd-supply-voltage = <0x2ab980 0x2ab980>;
				vio-supply = <0xd9>;
				rtc6226,vio-supply-voltage = <0x1b7740 0x1b7740>;
			};
		};

		qcom,qupv3_2_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0x24 0x248 0x0a 0x200>;
			iommus = <0x28 0x5e3 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0x211>;
		};

		qcom,gpi-dma@800000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x24c 0x04 0x00 0x24d 0x04 0x00 0x24e 0x04 0x00 0x24f 0x04 0x00 0x250 0x04 0x00 0x251 0x04 0x00 0x252 0x04 0x00 0x253 0x04 0x00 0x254 0x04 0x00 0x255 0x04 0x00 0x256 0x04 0x00 0x257 0x04>;
			qcom,max-num-gpii = <0x0c>;
			qcom,gpii-mask = <0xff>;
			qcom,ev-factor = <0x02>;
			iommus = <0x28 0x5f6 0x00>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			status = "ok";
			phandle = <0x21c>;
		};

		i3c-master@880000 {
			compatible = "qcom,geni-i3c";
			reg = <0x880000 0x4000 0xecb0000 0x10000>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x72 0x30 0x82 0x30 0x83>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x20f>;
			pinctrl-1 = <0x210>;
			interrupts-extended = <0x01 0x00 0x175 0x04 0x29 0x23 0x04 0x29 0x22 0x04>;
			qcom,ibi-ctrl-id = <0x0e>;
			#address-cells = <0x03>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x211>;
			status = "disabled";
			phandle = <0x4d0>;
		};

		i3c-master@884000 {
			compatible = "qcom,geni-i3c";
			reg = <0x884000 0x4000 0xecc0000 0x10000>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x74 0x30 0x82 0x30 0x83>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x212>;
			pinctrl-1 = <0x213>;
			interrupts-extended = <0x01 0x00 0x247 0x04 0x29 0x25 0x04 0x29 0x24 0x04>;
			qcom,ibi-ctrl-id = <0x0f>;
			#address-cells = <0x03>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x211>;
			status = "disabled";
			phandle = <0x4d1>;
		};

		qcom,qup_uart@890000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x7a 0x30 0x82 0x30 0x83>;
			pinctrl-names = "default", "active", "sleep", "shutdown";
			pinctrl-0 = <0x214 0x215 0x216>;
			pinctrl-1 = <0x217 0x218 0x219>;
			pinctrl-2 = <0x217 0x218 0x219>;
			pinctrl-3 = <0x214 0x215 0x216>;
			interrupts-extended = <0x01 0x00 0x24a 0x04 0x92 0x47 0x04>;
			qcom,wrapper-core = <0x211>;
			qcom,wakeup-byte = <0xfd>;
			status = "ok";
			phandle = <0x4d2>;
			samsung,uart-logging;
		};

		spi@880000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x72 0x30 0x82 0x30 0x83>;
			pinctrl-names = "active", "sleep", "lpm";
			pinctrl-0 = <0x21a>;
			pinctrl-1 = <0x600 0x601 0x602 0x603>;
			interrupts = <0x00 0x175 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x211>;
			dmas = <0x21c 0x00 0x00 0x01 0x40 0x00 0x21c 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "ok";
			phandle = <0x4d3>;
			sec,pinctrl_active;
			secnfc,pinctrl_active;
			sec,pinctrl_skip_sleep;
			secnfc,pinctrl_skip_sleep;
			pinctrl-2 = <0x604 0x601 0x602 0x605>;

			ese_spi@0 {
				compatible = "p61";
				reg = <0x00>;
				spi-max-frequency = <0x7a1200>;
				p61,ap_vendor = "qualcomm";
			};
		};

		spi@884000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x74 0x30 0x82 0x30 0x83>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x21d>;
			pinctrl-1 = <0x21e>;
			interrupts = <0x00 0x247 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x211>;
			dmas = <0x21c 0x00 0x01 0x01 0x40 0x00 0x21c 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4d4>;
		};

		spi@888000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x76 0x30 0x82 0x30 0x83>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x21f>;
			pinctrl-1 = <0x220>;
			interrupts = <0x00 0x248 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x211>;
			dmas = <0x21c 0x00 0x02 0x01 0x40 0x00 0x21c 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4d5>;
		};

		spi@88c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x78 0x30 0x82 0x30 0x83>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x221>;
			pinctrl-1 = <0x222>;
			interrupts = <0x00 0x249 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x211>;
			dmas = <0x21c 0x00 0x03 0x01 0x40 0x00 0x21c 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4d6>;
		};

		spi@894000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x7c 0x30 0x82 0x30 0x83>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x223>;
			pinctrl-1 = <0x224>;
			interrupts = <0x00 0x24b 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x211>;
			dmas = <0x21c 0x00 0x05 0x01 0x40 0x00 0x21c 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x4d7>;
		};

		i2c@880000 {
			compatible = "qcom,i2c-geni";
			reg = <0x880000 0x4000>;
			interrupts = <0x00 0x175 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x72 0x30 0x82 0x30 0x83>;
			dmas = <0x21c 0x00 0x00 0x03 0x40 0x00 0x21c 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x225>;
			pinctrl-1 = <0x226>;
			qcom,wrapper-core = <0x211>;
			status = "disabled";
			phandle = <0x4d8>;
		};

		i2c@884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			interrupts = <0x00 0x247 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x74 0x30 0x82 0x30 0x83>;
			dmas = <0x21c 0x00 0x01 0x03 0x40 0x00 0x21c 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x227>;
			pinctrl-1 = <0x606 0x607>;
			qcom,wrapper-core = <0x211>;
			status = "ok";
			phandle = <0x4d9>;
			qcom,clk-freq-out = <0x61a80>;
			clock-frequency = <0x61a80>;

			nq@28 {
				compatible = "qcom,sn-nci";
				reg = <0x28>;
				qcom,sn-irq = <0x92 0x57 0x00>;
				qcom,sn-ven = <0x92 0x3e 0x00>;
				qcom,sn-firm = <0x92 0x56 0x00>;
				qcom,sn-clkreq = <0x92 0x3f 0x00>;
				interrupt-parent = <0x92>;
				interrupts = <0x57 0x00>;
				interrupt-names = "nfc_irq";
				pinctrl-names = "nfc_active", "nfc_suspend";
				pinctrl-0 = <0x305 0x307 0x30b 0x309>;
				pinctrl-1 = <0x306 0x308 0x30c 0x30a>;
			};

			stk@45 {
				compatible = "stk,stk3a8x";
				reg = <0x45>;
				interrupt-parent = <0x92>;
				interrupts = <0x92 0x5b 0x00>;
				pinctrl-names = "default", "sleep", "active";
				pinctrl-0 = <0x5f7>;
				pinctrl-1 = <0x5f8>;
				pinctrl-2 = <0x5f7>;
				stk,irq-gpio = <0x92 0x5b 0x00>;
				stk,als_scale = <0x3e8>;
				vdd_1p8-supply = <0x2df>;
			};

			pn547@2B {
				compatible = "pn547";
				reg = <0x2b>;
				pn547,irq-gpio = <0x92 0x57 0x00>;
				pn547,ven-gpio = <0x92 0x3e 0x00>;
				pn547,firm-gpio = <0x92 0xc8 0x00>;
				pn547,clk_req-gpio = <0x92 0x3f 0x00>;
				pn547,ap_vendor = "qct";
				pn547,clk_req_wake;
				pn547,ldo_control;
				nfc_pvdd-supply = <0x2e7>;
				phandle = <0x704>;
			};
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x00 0x248 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x76 0x30 0x82 0x30 0x83>;
			dmas = <0x21c 0x00 0x02 0x03 0x40 0x00 0x21c 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x229>;
			pinctrl-1 = <0x22a>;
			qcom,wrapper-core = <0x211>;
			status = "disabled";
			phandle = <0x4da>;
		};

		i2c@88c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x88c000 0x4000>;
			interrupts = <0x00 0x249 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x78 0x30 0x82 0x30 0x83>;
			dmas = <0x21c 0x00 0x03 0x03 0x40 0x00 0x21c 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x22b>;
			pinctrl-1 = <0x22c>;
			qcom,wrapper-core = <0x211>;
			status = "disabled";
			phandle = <0x4db>;
		};

		i2c@894000 {
			compatible = "qcom,i2c-geni";
			reg = <0x894000 0x4000>;
			interrupts = <0x00 0x24b 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x7c 0x30 0x82 0x30 0x83>;
			dmas = <0x21c 0x00 0x05 0x03 0x40 0x00 0x21c 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x22d>;
			pinctrl-1 = <0x22e>;
			qcom,wrapper-core = <0x211>;
			status = "disabled";
			phandle = <0x4dc>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x00>;
			phandle = <0x231>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x23b>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x23c>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x232>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x233>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x23d>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x4dd>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x237>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x234>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x235>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x4de>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x239>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x08>;
			phandle = <0x4df>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x00>;
			phandle = <0x23e>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x01>;
			phandle = <0x23f>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x236>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x4e0>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x4e1>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x4e2>;

			qcom,msm-dai-q6-mi2s-prim-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-lines = <0x03>;
				phandle = <0x240>;
			};

			qcom,msm-dai-q6-mi2s-prim-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-lines = <0x00>;
				phandle = <0x241>;
			};

			qcom,msm-dai-q6-mi2s-sec-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-lines = <0x01>;
				phandle = <0x242>;
			};

			qcom,msm-dai-q6-mi2s-sec-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-lines = <0x00>;
				phandle = <0x243>;
			};

			qcom,msm-dai-q6-mi2s-tert-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				qcom,msm-mi2s-lines = <0x00>;
				phandle = <0x244>;
			};

			qcom,msm-dai-q6-mi2s-tert-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x05>;
				qcom,msm-mi2s-lines = <0x03>;
				phandle = <0x245>;
			};

			qcom,msm-dai-q6-mi2s-quat-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x06>;
				qcom,msm-mi2s-lines = <0x01>;
				phandle = <0x246>;
			};

			qcom,msm-dai-q6-mi2s-quat-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x07>;
				qcom,msm-mi2s-lines = <0x02>;
				phandle = <0x247>;
			};

			qcom,msm-dai-q6-mi2s-quin-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x08>;
				qcom,msm-mi2s-lines = <0x01>;
				phandle = <0x248>;
			};

			qcom,msm-dai-q6-mi2s-quin-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x09>;
				qcom,msm-mi2s-lines = <0x02>;
				phandle = <0x249>;
			};

			qcom,msm-dai-q6-mi2s-senary-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0a>;
				qcom,msm-mi2s-lines = <0x00>;
				phandle = <0x24a>;
			};

			qcom,msm-dai-q6-mi2s-senary-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0b>;
				qcom,msm-mi2s-lines = <0x03>;
				phandle = <0x24b>;
			};
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x4e3>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x26d>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x26e>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x26f>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x270>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x271>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x272>;
				qcom,msm-dai-is-island-supported = <0x01>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x273>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x274>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x275>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x277>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x279>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x27b>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x27d>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x27f>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				qcom,msm-cdc-dma-data-align = <0x01>;
				phandle = <0x281>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x282>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x276>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x278>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x27a>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x27c>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x27e>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x280>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x23a>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x25f>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x260>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x4e4>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x4e5>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x4e6>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x4e7>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x4e8>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x252>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x253>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x254>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x255>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x256>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x257>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x258>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x259>;
			};

			qcom,msm-dai-q6-afe-proxy-tx-1 {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf2>;
				phandle = <0x25a>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x25b>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x25c>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x25d>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x25e>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x238>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x4e9>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x02>;
				qcom,smmu-enabled;
				iommus = <0x28 0x1801 0x00>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				phandle = <0x4ea>;
			};

			qcom,msm-audio-ion-cma {
				compatible = "qcom,msm-audio-ion-cma";
				phandle = <0x4eb>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0x4ec>;

				vote_lpass_core_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x09>;
					#clock-cells = <0x01>;
					phandle = <0x22f>;
				};

				vote_lpass_audio_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x0b>;
					#clock-cells = <0x01>;
					phandle = <0x230>;
				};

				lpi_pinctrl@33c0000 {
					compatible = "qcom,lpi-pinctrl";
					reg = <0x33c0000 0x00>;
					qcom,slew-reg = <0x355a000 0x00>;
					qcom,gpios-count = <0x0f>;
					gpio-controller;
					#gpio-cells = <0x02>;
					qcom,lpi-offset-tbl = <0x00 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000>;
					qcom,lpi-slew-offset-tbl = <0x00 0x02 0x04 0x08 0x0a 0x0c 0x00 0x00 0x00 0x00 0x10 0x12 0x00 0x00 0x06>;
					clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
					clocks = <0x22f 0x00 0x230 0x00>;
					phandle = <0x4ed>;

					quat_mi2s_sck {

						quat_mi2s_sck_sleep {
							phandle = <0x681>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sck_active {
							phandle = <0x682>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_ws {

						quat_mi2s_ws_sleep {
							phandle = <0x683>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_ws_active {
							phandle = <0x684>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd0 {

						quat_mi2s_sd0_sleep {
							phandle = <0x685>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd0_active {
							phandle = <0x686>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd1 {

						quat_mi2s_sd1_sleep {
							phandle = <0x687>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd1_active {
							phandle = <0x688>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd2 {

						quat_mi2s_sd2_sleep {
							phandle = <0x689>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd2_active {
							phandle = <0x68a>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd3 {

						quat_mi2s_sd3_sleep {
							phandle = <0x68b>;

							mux {
								pins = "gpio5";
								function = "func4";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd3_active {
							phandle = <0x68c>;

							mux {
								pins = "gpio5";
								function = "func4";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sck {

						lpi_i2s1_sck_sleep {
							phandle = <0x68d>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_sck_active {
							phandle = <0x68e>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_ws {

						lpi_i2s1_ws_sleep {
							phandle = <0x68f>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_ws_active {
							phandle = <0x690>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sd0 {

						lpi_i2s1_sd0_sleep {
							phandle = <0x691>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_sd0_active {
							phandle = <0x692>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sd1 {

						lpi_i2s1_sd1_sleep {
							phandle = <0x693>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_sd1_active {
							phandle = <0x694>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_sck {

						lpi_i2s2_sck_sleep {
							phandle = <0x695>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sck_active {
							phandle = <0x696>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_ws {

						lpi_i2s2_ws_sleep {
							phandle = <0x697>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_ws_active {
							phandle = <0x698>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_sd0 {

						lpi_i2s2_sd0_sleep {
							phandle = <0x699>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sd0_active {
							phandle = <0x69a>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_sd1 {

						lpi_i2s2_sd1_sleep {
							phandle = <0x69b>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sd1_active {
							phandle = <0x69c>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sck {

						quat_tdm_sck_sleep {
							phandle = <0x69d>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sck_active {
							phandle = <0x69e>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_ws {

						quat_tdm_ws_sleep {
							phandle = <0x69f>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_ws_active {
							phandle = <0x6a0>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd0 {

						quat_tdm_sd0_sleep {
							phandle = <0x6a1>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd0_active {
							phandle = <0x6a2>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd1 {

						quat_tdm_sd1_sleep {
							phandle = <0x6a3>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd1_active {
							phandle = <0x6a4>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd2 {

						quat_tdm_sd2_sleep {
							phandle = <0x6a5>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd2_active {
							phandle = <0x6a6>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd3 {

						quat_tdm_sd3_sleep {
							phandle = <0x6a7>;

							mux {
								pins = "gpio5";
								function = "func4";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd3_active {
							phandle = <0x6a8>;

							mux {
								pins = "gpio5";
								function = "func4";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sck {

						lpi_tdm1_sck_sleep {
							phandle = <0x6a9>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_sck_active {
							phandle = <0x6aa>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_ws {

						lpi_tdm1_ws_sleep {
							phandle = <0x6ab>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_ws_active {
							phandle = <0x6ac>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sd0 {

						lpi_tdm1_sd0_sleep {
							phandle = <0x6ad>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_sd0_active {
							phandle = <0x6ae>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sd1 {

						lpi_tdm1_sd1_sleep {
							phandle = <0x6af>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_sd1_active {
							phandle = <0x6b0>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sck {

						lpi_tdm2_sck_sleep {
							phandle = <0x6b1>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_sck_active {
							phandle = <0x6b2>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_ws {

						lpi_tdm2_ws_sleep {
							phandle = <0x6b3>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_ws_active {
							phandle = <0x6b4>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sd0 {

						lpi_tdm2_sd0_sleep {
							phandle = <0x6b5>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_sd0_active {
							phandle = <0x6b6>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sd1 {

						lpi_tdm2_sd1_sleep {
							phandle = <0x6b7>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_sd1_active {
							phandle = <0x6b8>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sck {

						quat_aux_sck_sleep {
							phandle = <0x6b9>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sck_active {
							phandle = <0x6ba>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_ws {

						quat_aux_ws_sleep {
							phandle = <0x6bb>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_ws_active {
							phandle = <0x6bc>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd0 {

						quat_aux_sd0_sleep {
							phandle = <0x6bd>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd0_active {
							phandle = <0x6be>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd1 {

						quat_aux_sd1_sleep {
							phandle = <0x6bf>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd1_active {
							phandle = <0x6c0>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd2 {

						quat_aux_sd2_sleep {
							phandle = <0x6c1>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd2_active {
							phandle = <0x6c2>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd3 {

						quat_aux_sd3_sleep {
							phandle = <0x6c3>;

							mux {
								pins = "gpio5";
								function = "func4";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd3_active {
							phandle = <0x6c4>;

							mux {
								pins = "gpio5";
								function = "func4";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_sck {

						lpi_aux1_sck_sleep {
							phandle = <0x6c5>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_sck_active {
							phandle = <0x6c6>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_ws {

						lpi_aux1_ws_sleep {
							phandle = <0x6c7>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_ws_active {
							phandle = <0x6c8>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_sd0 {

						lpi_aux1_sd0_sleep {
							phandle = <0x6c9>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_sd0_active {
							phandle = <0x6ca>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_sd1 {

						lpi_aux1_sd1_sleep {
							phandle = <0x6cb>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_sd1_active {
							phandle = <0x6cc>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_sck {

						lpi_aux2_sck_sleep {
							phandle = <0x6cd>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sck_active {
							phandle = <0x6ce>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_ws {

						lpi_aux2_ws_sleep {
							phandle = <0x6cf>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_ws_active {
							phandle = <0x6d0>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_sd0 {

						lpi_aux2_sd0_sleep {
							phandle = <0x6d1>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sd0_active {
							phandle = <0x6d2>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_sd1 {

						lpi_aux2_sd1_sleep {
							phandle = <0x6d3>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sd1_active {
							phandle = <0x6d4>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					wsa_swr_clk_pin {

						wsa_swr_clk_sleep {
							phandle = <0x5a9>;

							mux {
								pins = "gpio10";
								function = "func2";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								input-enable;
								bias-pull-down;
							};
						};

						wsa_swr_clk_active {
							phandle = <0x5a7>;

							mux {
								pins = "gpio10";
								function = "func2";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								slew-rate = <0x01>;
								bias-disable;
							};
						};
					};

					wsa_swr_data_pin {

						wsa_swr_data_sleep {
							phandle = <0x5aa>;

							mux {
								pins = "gpio11";
								function = "func2";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								input-enable;
								bias-pull-down;
							};
						};

						wsa_swr_data_active {
							phandle = <0x5a8>;

							mux {
								pins = "gpio11";
								function = "func2";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								slew-rate = <0x01>;
								bias-bus-hold;
							};
						};
					};

					tx_swr_clk_sleep {
						phandle = <0x5b5>;

						mux {
							pins = "gpio0";
							function = "func1";
							input-enable;
							bias-pull-down;
						};

						config {
							pins = "gpio0";
							drive-strength = <0x02>;
						};
					};

					tx_swr_clk_active {
						phandle = <0x5b1>;

						mux {
							pins = "gpio0";
							function = "func1";
						};

						config {
							pins = "gpio0";
							drive-strength = <0x04>;
							slew-rate = <0x01>;
							bias-disable;
						};
					};

					tx_swr_data0_sleep {
						phandle = <0x5b6>;

						mux {
							pins = "gpio1";
							function = "func1";
						};

						config {
							pins = "gpio1";
							drive-strength = <0x02>;
							input-enable;
							bias-bus-hold;
						};
					};

					tx_swr_data0_active {
						phandle = <0x5b2>;

						mux {
							pins = "gpio1";
							function = "func1";
						};

						config {
							pins = "gpio1";
							drive-strength = <0x04>;
							slew-rate = <0x01>;
							bias-bus-hold;
						};
					};

					tx_swr_data1_sleep {
						phandle = <0x5b7>;

						mux {
							pins = "gpio2";
							function = "func1";
						};

						config {
							pins = "gpio2";
							drive-strength = <0x02>;
							input-enable;
							bias-pull-down;
						};
					};

					tx_swr_data1_active {
						phandle = <0x5b3>;

						mux {
							pins = "gpio2";
							function = "func1";
						};

						config {
							pins = "gpio2";
							drive-strength = <0x04>;
							slew-rate = <0x01>;
							bias-bus-hold;
						};
					};

					tx_swr_data2_sleep {
						phandle = <0x5b8>;

						mux {
							pins = "gpio14";
							function = "func1";
						};

						config {
							pins = "gpio14";
							drive-strength = <0x02>;
							input-enable;
							bias-pull-down;
						};
					};

					tx_swr_data2_active {
						phandle = <0x5b4>;

						mux {
							pins = "gpio14";
							function = "func1";
						};

						config {
							pins = "gpio14";
							drive-strength = <0x04>;
							slew-rate = <0x01>;
							bias-bus-hold;
						};
					};

					rx_swr_clk_sleep {
						phandle = <0x5ae>;

						mux {
							pins = "gpio3";
							function = "func1";
						};

						config {
							pins = "gpio3";
							drive-strength = <0x02>;
							input-enable;
							bias-pull-down;
						};
					};

					rx_swr_clk_active {
						phandle = <0x5ab>;

						mux {
							pins = "gpio3";
							function = "func1";
						};

						config {
							pins = "gpio3";
							drive-strength = <0x02>;
							slew-rate = <0x01>;
							bias-disable;
						};
					};

					rx_swr_data_sleep {
						phandle = <0x5af>;

						mux {
							pins = "gpio4";
							function = "func1";
						};

						config {
							pins = "gpio4";
							drive-strength = <0x02>;
							input-enable;
							bias-pull-down;
						};
					};

					rx_swr_data_active {
						phandle = <0x5ac>;

						mux {
							pins = "gpio4";
							function = "func1";
						};

						config {
							pins = "gpio4";
							drive-strength = <0x02>;
							slew-rate = <0x01>;
							bias-bus-hold;
						};
					};

					rx_swr_data1_sleep {
						phandle = <0x5b0>;

						mux {
							pins = "gpio5";
							function = "func1";
						};

						config {
							pins = "gpio5";
							drive-strength = <0x02>;
							input-enable;
							bias-pull-down;
						};
					};

					rx_swr_data1_active {
						phandle = <0x5ad>;

						mux {
							pins = "gpio5";
							function = "func1";
						};

						config {
							pins = "gpio5";
							drive-strength = <0x02>;
							slew-rate = <0x01>;
							bias-bus-hold;
						};
					};

					dmic01_clk_active {
						phandle = <0x5b9>;

						mux {
							pins = "gpio6";
							function = "func1";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x02>;
							output-high;
						};
					};

					dmic01_clk_sleep {
						phandle = <0x5bb>;

						mux {
							pins = "gpio6";
							function = "func1";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					dmic01_data_active {
						phandle = <0x5ba>;

						mux {
							pins = "gpio7";
							function = "func1";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x02>;
							input-enable;
						};
					};

					dmic01_data_sleep {
						phandle = <0x5bc>;

						mux {
							pins = "gpio7";
							function = "func1";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x02>;
							pull-down;
							input-enable;
						};
					};

					dmic23_clk_active {
						phandle = <0x5bd>;

						mux {
							pins = "gpio8";
							function = "func1";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x02>;
							output-high;
						};
					};

					dmic23_clk_sleep {
						phandle = <0x5bf>;

						mux {
							pins = "gpio8";
							function = "func1";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					dmic23_data_active {
						phandle = <0x5be>;

						mux {
							pins = "gpio9";
							function = "func1";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x02>;
							input-enable;
						};
					};

					dmic23_data_sleep {
						phandle = <0x5c0>;

						mux {
							pins = "gpio9";
							function = "func1";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x02>;
							pull-down;
							input-enable;
						};
					};

					dmic45_clk_active {
						phandle = <0x5c1>;

						mux {
							pins = "gpio12";
							function = "func1";
						};

						config {
							pins = "gpio12";
							drive-strength = <0x08>;
							output-high;
						};
					};

					dmic45_clk_sleep {
						phandle = <0x5c3>;

						mux {
							pins = "gpio12";
							function = "func1";
						};

						config {
							pins = "gpio12";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					dmic45_data_active {
						phandle = <0x5c2>;

						mux {
							pins = "gpio13";
							function = "func1";
						};

						config {
							pins = "gpio13";
							drive-strength = <0x08>;
							input-enable;
						};
					};

					dmic45_data_sleep {
						phandle = <0x5c4>;

						mux {
							pins = "gpio13";
							function = "func1";
						};

						config {
							pins = "gpio13";
							drive-strength = <0x02>;
							pull-down;
							input-enable;
						};
					};
				};

				bolero-cdc {
					compatible = "qcom,bolero-codec";
					clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
					clocks = <0x22f 0x00 0x230 0x00>;
					phandle = <0x4ee>;
					qcom,num-macros = <0x03>;
					qcom,bolero-version = <0x04>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
						qcom,fs-gen-sequence = <0x3000 0x01 0x01 0x3004 0x03 0x03 0x3004 0x03 0x01 0x3080 0x02 0x02>;
						qcom,rx_mclk_mode_muxsel = <0x33240d8>;
						qcom,wsa_mclk_mode_muxsel = <0x33220d8>;
						qcom,va_mclk_mode_muxsel = <0x33a0000>;
						clock-names = "tx_core_clk", "tx_npl_clk", "rx_core_clk", "rx_npl_clk", "wsa_core_clk", "wsa_npl_clk", "va_core_clk", "va_npl_clk";
						clocks = <0x58e 0x00 0x58f 0x00 0x590 0x00 0x591 0x00 0x592 0x00 0x593 0x00 0x594 0x00 0x595 0x00>;
					};

					va-macro@3370000 {
						phandle = <0x6d5>;
						compatible = "qcom,va-macro";
						reg = <0x3370000 0x00>;
						clock-names = "lpass_audio_hw_vote";
						clocks = <0x230 0x00>;
						qcom,va-vdd-micb-voltage = <0x1b7740 0x1b7740>;
						qcom,va-vdd-micb-current = <0x2bc0>;
						qcom,va-dmic-sample-rate = <0x927c0>;
						qcom,va-clk-mux-select = <0x01>;
						qcom,va-island-mode-muxsel = <0x33a0000>;
						qcom,default-clk-id = <0x00>;
						qcom,is-used-swr-gpio = <0x00>;
					};

					tx-macro@3220000 {
						phandle = <0x6d6>;
						compatible = "qcom,tx-macro";
						reg = <0x3220000 0x00>;
						clock-names = "tx_core_clk", "tx_npl_clk";
						clocks = <0x58e 0x00 0x58f 0x00>;
						qcom,tx-swr-gpios;
						qcom,tx-dmic-sample-rate = <0x249f00>;
						qcom,is-used-swr-gpio = <0x00>;

						tx_swr_master {
							phandle = <0x6d7>;
							compatible = "qcom,swr-mstr";
							#address-cells = <0x02>;
							#size-cells = <0x00>;
							clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
							clocks = <0x22f 0x00 0x230 0x00>;
							qcom,swr_master_id = <0x03>;
							qcom,swrm-hctl-reg = <0x32a90a8>;
							qcom,mipi-sdw-block-packing-mode = <0x01>;
							swrm-io-base = <0x3230000 0x00>;
							interrupts-extended = <0x01 0x00 0xa6 0x04 0x29 0x82 0x04>;
							interrupt-names = "swr_master_irq", "swr_wake_irq";
							qcom,swr-wakeup-required = <0x01>;
							qcom,swr-num-ports = <0x03>;
							qcom,swr-port-mapping = <0x01 0x22 0x01 0x01 0x23 0x02 0x01 0x24 0x04 0x01 0x25 0x08 0x02 0x26 0x01 0x02 0x27 0x02 0x02 0x28 0x04 0x02 0x29 0x08 0x03 0x2a 0x01 0x03 0x2b 0x02 0x03 0x2c 0x04 0x03 0x2d 0x08>;
							qcom,swr-num-dev = <0x05>;
							qcom,swr-phy-dev-addr = <0x0d 0x1170223 0x08 0x58350223 0x08 0x58350222 0x08 0x58350221 0x08 0x58350220>;
							qcom,swr-clock-stop-mode0 = <0x01>;
							qcom,swr-mstr-irq-wakeup-capable = <0x01>;
							status = "disabled";

							wcd938x-tx-slave {
								compatible = "qcom,wcd938x-slave";
								reg = <0x0d 0x1170223>;
								phandle = <0x59c>;
							};

							dmic_swr@58350223 {
								compatible = "qcom,swr-dmic";
								reg = <0x08 0x58350223>;
								qcom,swr-dmic-prefix = "SWR_MIC3";
								qcom,codec-name = "swr-dmic.04";
								qcom,swr-dmic-supply = <0x03>;
								qcom,wcd-handle = <0x596>;
								status = "disabled";
								phandle = <0x5a3>;
							};

							dmic_swr@58350222 {
								compatible = "qcom,swr-dmic";
								reg = <0x08 0x58350222>;
								qcom,swr-dmic-prefix = "SWR_MIC2";
								qcom,codec-name = "swr-dmic.03";
								qcom,swr-dmic-supply = <0x01>;
								qcom,wcd-handle = <0x596>;
								status = "disabled";
								phandle = <0x5a4>;
							};

							dmic_swr@58350221 {
								compatible = "qcom,swr-dmic";
								reg = <0x08 0x58350221>;
								qcom,swr-dmic-prefix = "SWR_MIC1";
								qcom,codec-name = "swr-dmic.02";
								qcom,swr-dmic-supply = <0x01>;
								qcom,wcd-handle = <0x596>;
								status = "disabled";
								phandle = <0x5a5>;
							};

							dmic_swr@58350220 {
								compatible = "qcom,swr-dmic";
								reg = <0x08 0x58350220>;
								qcom,swr-dmic-prefix = "SWR_MIC0";
								qcom,codec-name = "swr-dmic.01";
								qcom,swr-dmic-supply = <0x03>;
								qcom,wcd-handle = <0x596>;
								status = "disabled";
								phandle = <0x5a6>;
							};
						};
					};

					rx-macro@3200000 {
						phandle = <0x6d8>;
						compatible = "qcom,rx-macro";
						reg = <0x3200000 0x00>;
						clock-names = "rx_core_clk", "rx_npl_clk";
						clocks = <0x590 0x00 0x591 0x00>;
						qcom,rx-swr-gpios;
						qcom,rx_mclk_mode_muxsel = <0x33240d8>;
						qcom,rx-bcl-pmic-params = [00 03 48];
						qcom,default-clk-id = <0x00>;
						qcom,is-used-swr-gpio = <0x00>;

						rx_swr_master {
							phandle = <0x6d9>;
							compatible = "qcom,swr-mstr";
							#address-cells = <0x02>;
							#size-cells = <0x00>;
							clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
							clocks = <0x22f 0x00 0x230 0x00>;
							qcom,swr_master_id = <0x02>;
							qcom,swrm-hctl-reg = <0x32a90a0>;
							qcom,mipi-sdw-block-packing-mode = <0x01>;
							swrm-io-base = <0x3210000 0x00>;
							interrupts = <0x00 0x9b 0x04>;
							interrupt-names = "swr_master_irq";
							qcom,swr-num-ports = <0x06>;
							qcom,swr-port-mapping = <0x01 0x09 0x01 0x01 0x0a 0x02 0x02 0x0d 0x01 0x03 0x0b 0x01 0x03 0x0c 0x02 0x04 0x0e 0x01 0x05 0x0f 0x01 0x05 0x10 0x02 0x06 0x21 0x01>;
							qcom,swr-num-dev = <0x02>;
							qcom,swr-clock-stop-mode0 = <0x01>;
							status = "disabled";

							swr_haptics@f0170220 {
								compatible = "qcom,pm8350b-swr-haptics";
								reg = <0x01 0xf0170220>;
								qcom,rx_swr_ch_map = <0x00 0x01 0x01 0x00 0x21>;
								status = "disabled";
								phandle = <0x5a0>;
							};

							wcd938x-rx-slave {
								compatible = "qcom,wcd938x-slave";
								reg = <0x0d 0x1170224>;
								phandle = <0x59b>;
							};
						};
					};

					wsa-macro@3240000 {
						phandle = <0x6da>;
						compatible = "qcom,wsa-macro";
						reg = <0x3240000 0x00>;
						clock-names = "wsa_core_clk", "wsa_npl_clk";
						clocks = <0x592 0x00 0x593 0x00>;
						qcom,wsa-swr-gpios = <0x597>;
						qcom,wsa-bcl-pmic-params = [00 03 48];
						qcom,default-clk-id = <0x00>;
						status = "disabled";

						wsa_swr_master {
							phandle = <0x6db>;
							compatible = "qcom,swr-mstr";
							#address-cells = <0x02>;
							#size-cells = <0x00>;
							clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
							clocks = <0x22f 0x00 0x230 0x00>;
							qcom,swr_master_id = <0x01>;
							qcom,swrm-hctl-reg = <0x32a90b0>;
							qcom,mipi-sdw-block-packing-mode = <0x00>;
							swrm-io-base = <0x3250000 0x00>;
							interrupts = <0x00 0xaa 0x04>;
							interrupt-names = "swr_master_irq";
							qcom,swr-num-ports = <0x08>;
							qcom,swr-clock-stop-mode0 = <0x01>;
							qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x02 0x0f 0x03 0x03 0x03 0x04 0x05 0x01 0x05 0x06 0x0f 0x06 0x07 0x03 0x07 0x04 0x03 0x08 0x08 0x03>;
							qcom,swr-num-dev = <0x02>;
							qcom,dynamic-port-map-supported = <0x00>;

							wsa883x@02170221 {
								compatible = "qcom,wsa883x";
								reg = <0x02 0x2170221>;
								qcom,spkr-sd-n-node = <0x598>;
								qcom,bolero-handle = <0x4ee>;
								cdc-vdd-1p8-supply = <0xd9>;
								qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
								qcom,cdc-vdd-1p8-current = <0x4e20>;
								qcom,cdc-static-supplies = "cdc-vdd-1p8";
								qcom,wsa-prefix = "SpkrLeft";
								status = "disabled";
								phandle = <0x5a1>;
							};

							wsa883x@02170222 {
								compatible = "qcom,wsa883x";
								reg = <0x02 0x2170222>;
								qcom,spkr-sd-n-node = <0x599>;
								qcom,bolero-handle = <0x4ee>;
								cdc-vdd-1p8-supply = <0xd9>;
								qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
								qcom,cdc-vdd-1p8-current = <0x4e20>;
								qcom,cdc-static-supplies = "cdc-vdd-1p8";
								qcom,wsa-prefix = "SpkrRight";
								status = "disabled";
								phandle = <0x5a2>;
							};
						};
					};

					wcd938x-codec {
						compatible = "qcom,wcd938x-codec";
						qcom,split-codec = <0x01>;
						qcom,rx_swr_ch_map = <0x00 0x09 0x01 0x00 0x09 0x00 0x0a 0x02 0x00 0x0a 0x01 0x0d 0x01 0x00 0x0d 0x02 0x0b 0x01 0x00 0x0b 0x02 0x0c 0x02 0x00 0x0c 0x03 0x0e 0x01 0x00 0x0e 0x04 0x0f 0x01 0x00 0x0f 0x04 0x10 0x02 0x00 0x10>;
						qcom,tx_swr_ch_map = <0x00 0x12 0x01 0x00 0x22 0x00 0x13 0x02 0x00 0x23 0x01 0x14 0x01 0x00 0x24 0x01 0x15 0x02 0x00 0x25 0x02 0x16 0x01 0x00 0x26 0x02 0x17 0x02 0x00 0x27 0x02 0x11 0x04 0x00 0x28 0x02 0x18 0x04 0x00 0x28 0x02 0x19 0x08 0x00 0x29 0x03 0x1a 0x01 0x00 0x2a 0x03 0x1b 0x02 0x00 0x2b 0x03 0x1c 0x04 0x00 0x2c 0x03 0x1d 0x08 0x00 0x2d>;
						qcom,wcd-rst-gpio-node = <0x59a>;
						qcom,rx-slave = <0x59b>;
						qcom,tx-slave = <0x59c>;
						cdc-vdd-rxtx-supply = <0xd9>;
						qcom,cdc-vdd-rxtx-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vdd-rxtx-current = <0x7530>;
						cdc-vddio-supply = <0xd9>;
						qcom,cdc-vddio-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vddio-current = <0x7530>;
						cdc-vdd-buck-supply = <0xd9>;
						qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vdd-buck-current = <0x9eb10>;
						cdc-vdd-mic-bias-supply = <0x2e8>;
						qcom,cdc-vdd-mic-bias-voltage = [02 4b 00 02 4b 00];
						qcom,cdc-vdd-mic-bias-current = <0x7530>;
						qcom,cdc-micbias1-mv = <0x708>;
						qcom,cdc-micbias2-mv = <0x708>;
						qcom,cdc-micbias3-mv = <0x708>;
						qcom,cdc-micbias4-mv = <0x708>;
						qcom,cdc-static-supplies = "cdc-vdd-rxtx", "cdc-vddio", "cdc-vdd-buck", "cdc-vdd-mic-bias";
						status = "disabled";
						phandle = <0x596>;
					};
				};

				sound {
					compatible = "qcom,lahaina-asoc-snd";
					qcom,mi2s-audio-intf = <0x01>;
					qcom,auxpcm-audio-intf = <0x01>;
					qcom,wcn-bt = <0x01>;
					qcom,ext-disp-audio-rx = <0x01>;
					qcom,afe-rxtx-lb = <0x00>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x230 0x00>;
					asoc-platform = <0x231 0x232 0x233 0x234 0x235 0x236 0x237 0x238 0x239 0x23a 0x23b 0x23c 0x23d 0x610>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq", "q6audio-adaptation";
					asoc-cpu = <0x23e 0x23f 0x240 0x241 0x242 0x243 0x244 0x245 0x246 0x247 0x248 0x249 0x24a 0x24b 0x24c 0x24d 0x24e 0x24f 0x250 0x251 0x252 0x253 0x254 0x255 0x256 0x257 0x258 0x259 0x25a 0x25b 0x25c 0x25d 0x25e 0x25f 0x260 0x261 0x262 0x263 0x264 0x265 0x266 0x267 0x268 0x269 0x26a 0x26b 0x26c 0x26d 0x26e 0x26f 0x270 0x271 0x272 0x273 0x274 0x275 0x276 0x277 0x278 0x279 0x27a 0x27b 0x27c 0x27d 0x27e 0x27f 0x280 0x281 0x282 0x283>;
					asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-dp.1", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.5", "msm-dai-q6-mi2s.6", "msm-dai-q6-mi2s.7", "msm-dai-q6-mi2s.8", "msm-dai-q6-mi2s.9", "msm-dai-q6-mi2s.10", "msm-dai-q6-mi2s.11", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-auxpcm.6", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.242", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929", "msm-dai-q6-tdm.36944", "msm-dai-q6-tdm.36945", "msm-dai-cdc-dma-dev.45056", "msm-dai-cdc-dma-dev.45057", "msm-dai-cdc-dma-dev.45058", "msm-dai-cdc-dma-dev.45059", "msm-dai-cdc-dma-dev.45061", "msm-dai-cdc-dma-dev.45089", "msm-dai-cdc-dma-dev.45091", "msm-dai-cdc-dma-dev.45093", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45116", "msm-dai-cdc-dma-dev.45118", "msm-dai-q6-dev.24577";
					fsa4480-i2c-handle;
					phandle = <0x4f6>;
					qcom,model = "lahaina-mtp-snd-card";
					qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01 0x01>;
					qcom,tdm-max-slots = <0x04>;
					qcom,wcd-disabled = <0x01>;
					qcom,audio-routing = "TX DMIC0", "Digital Mic0", "TX DMIC1", "Digital Mic1", "TX DMIC2", "Digital Mic2", "TX DMIC3", "Digital Mic3", "TX DMIC4", "Digital Mic4", "TX DMIC5", "Digital Mic5", "VA DMIC0", "Digital Mic0", "VA DMIC1", "Digital Mic1", "VA DMIC2", "Digital Mic2", "VA DMIC3", "Digital Mic3", "VA DMIC4", "Digital Mic4", "VA DMIC5", "Digital Mic5", "AMP0 SPK", "Left AMP SPK", "AMP1 SPK", "Right AMP SPK";
					qcom,msm-mbhc-hphl-swh = <0x00>;
					qcom,msm-mbhc-gnd-swh = <0x00>;
					qcom,cdc-dmic01-gpios = <0x59d>;
					qcom,cdc-dmic23-gpios = <0x59e>;
					qcom,cdc-dmic45-gpios;
					asoc-codec = <0x4de 0x4ee 0x596 0x5a0 0x5a1 0x5a2 0x5a3 0x5a4 0x5a5 0x5a6 0x52b>;
					asoc-codec-names = "msm-stub-codec.1", "bolero_codec", "wcd938x_codec", "swr-haptics", "wsa-codec1", "wsa-codec2", "swr-dmic.04", "swr-dmic.03", "swr-dmic.02", "swr-dmic.01", "msm-ext-disp-audio-codec-rx";
					qcom,wsa-max-devs = <0x00>;
					qcom,cps_reg_phy_addr = <0x3250300 0x3250304 0x3250318>;
					qcom,cps_wsa_vbatt_temp_reg_addr = <0x3429 0x3422>;
					qcom,cps_threshold_levels = <0x94 0xa8>;
					qcom,cps_normal_values = <0x8e003049 0x1000304a 0xf003472>;
					qcom,cps_lower1_values = <0x8f003049 0xd000304a 0xf003472>;
					qcom,cps_lower2_values = <0x8f003049 0xd000304a 0x18003472>;
					qcom,msm_audio_ssr_devs = <0x4e9 0x4ec 0x4ed 0x4ee>;
					qcom,tert-mi2s-gpios;
					qcom,wsa-devs;
					qcom,codec-max-aux-devs = <0x00>;
					qcom,codec-aux-devs;
					qcom,swr-dmic-max-devs = <0x00>;
					qcom,pri-mi2s-gpios = <0x611>;
					qcom,sec-mi2s-gpios;
					qcom,component-dai-name = "cs35l41-pcm";
					qcom,component-devs = <0x613>;
				};

				wsa_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x5a7 0x5a8>;
					pinctrl-1 = <0x5a9 0x5aa>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0xb3>;
					#gpio-cells = <0x00>;
					status = "disabled";
					phandle = <0x597>;
				};

				rx_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x5ab 0x5ac 0x5ad>;
					pinctrl-1 = <0x5ae 0x5af 0x5b0>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0xac>;
					#gpio-cells = <0x00>;
					phandle = <0x6dc>;
				};

				tx_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x5b1 0x5b2 0x5b3 0x5b4>;
					pinctrl-1 = <0x5b5 0x5b6 0x5b7 0x5b8>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0xa9>;
					#gpio-cells = <0x00>;
					phandle = <0x6dd>;
				};

				cdc_dmic01_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x5b9 0x5ba>;
					pinctrl-1 = <0x5bb 0x5bc>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0xae 0xaf>;
					#gpio-cells = <0x00>;
					phandle = <0x59d>;
				};

				cdc_dmic23_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x5bd 0x5be>;
					pinctrl-1 = <0x5bf 0x5c0>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0xb1>;
					#gpio-cells = <0x00>;
					phandle = <0x59e>;
				};

				cdc_dmic45_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x5c1 0x5c2>;
					pinctrl-1 = <0x5c3 0x5c4>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0xb4>;
					#gpio-cells = <0x00>;
					phandle = <0x59f>;
				};

				msm_cdc_pinctrl_tert {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0;
					pinctrl-1;
					#gpio-cells = <0x00>;
					phandle = <0x5e6>;
				};

				sec_mi2s_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0;
					pinctrl-1;
					#gpio-cells = <0x00>;
					phandle = <0x612>;
				};

				pri_mi2s_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x614 0x615 0x616 0x617>;
					pinctrl-1 = <0x34d 0x34f 0x351 0x353>;
					#gpio-cells = <0x00>;
					phandle = <0x611>;
				};
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x24c>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x24d>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x24e>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x24f>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x250>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x251>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x4f7>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
			phandle = <0x4f8>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4f9>;
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x261>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4fa>;
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x262>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4fb>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x263>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4fc>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x264>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4fd>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x265>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4fe>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x266>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4ff>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x267>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x500>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x268>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x501>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x269>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x502>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x26a>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x503>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x26b>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x504>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x26c>;
			};
		};

		qcom,msm-dai-tdm-sep-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9160>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9060>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x505>;

			qcom,msm-dai-q6-tdm-sep-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9060>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x506>;
			};
		};

		qcom,msm-dai-tdm-sep-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9161>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9061>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x507>;

			qcom,msm-dai-q6-tdm-sep-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9061>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x508>;
			};
		};

		qcom,msm-dai-tdm-hsif0-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9170>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9070>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x509>;

			qcom,msm-dai-q6-tdm-hsif0-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9070>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x50a>;
			};
		};

		qcom,msm-dai-tdm-hsif0-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x916f>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9071>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x50b>;

			qcom,msm-dai-q6-tdm-hsif0-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9071>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x50c>;
			};
		};

		qcom,msm-dai-tdm-hsif1-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9180>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9080>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x50d>;

			qcom,msm-dai-q6-tdm-hsif1-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9080>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x50e>;
			};
		};

		qcom,msm-dai-tdm-hsif1-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9181>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9081>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x50f>;

			qcom,msm-dai-q6-tdm-hsif1-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9081>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x510>;
			};
		};

		qcom,msm-dai-tdm-hsif2-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9190>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9090>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x511>;

			qcom,msm-dai-q6-tdm-hsif2-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9090>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x512>;
			};
		};

		qcom,msm-dai-tdm-hsif2-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9191>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9091>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x513>;

			qcom,msm-dai-q6-tdm-hsif2-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9091>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x514>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x515>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x516>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x517>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x518>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x283>;
		};

		qcom,vidc@aa00000 {
			compatible = "qcom,msm-vidc", "qcom,lahaina-vidc";
			status = "okay";
			reg = <0xaa00000 0x100000>;
			interrupts = <0x00 0xae 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			cache-slice-names = "vidsc0";
			iris-ctl-supply = <0xc5>;
			vcodec-supply = <0x285>;
			clock-names = "gcc_video_axi0", "core_clk", "vcodec_clk";
			clocks = <0x30 0xcc 0x31 0x05 0x31 0x02>;
			qcom,proxy-clock-names = "gcc_video_axi0", "core_clk", "vcodec_clk";
			qcom,clock-configs = <0x00 0x01 0x01>;
			qcom,allowed-clock-rates = <0xe4e1bff 0x14257880 0x15d0b780 0x1a76e700>;
			resets = <0x30 0x23>;
			reset-names = "video_axi_reset";
			qcom,reg-presets = <0xb0088 0x00 0x11>;
			vidc,firmware-name = "vpu20_4v";
			interconnect-names = "venus-cnoc", "venus-ddr", "venus-llcc";
			interconnects = <0x90 0x02 0x91 0x233 0x8c 0x03 0x8c 0x200 0xc6 0x1f 0x90 0x23e>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0xe4e1c0 0x3e8 0xe4e1c0>;
			phandle = <0x519>;

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x28 0x2100 0x400>;
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x25800000 0xba800000>;
				dma-coherent-hint-cached;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x28 0x2104 0x400>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0x0b>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x28 0x2101 0x404>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0x09>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x28 0x2103 0x400>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0x0a>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};
		};

		qcom,cvp@ab00000 {
			compatible = "qcom,msm-cvp", "qcom,lahaina-cvp";
			status = "ok";
			reg = <0xab00000 0x100000>;
			interrupts = <0x00 0xea 0x04>;
			cache-slice-names = "cvp";
			cvp-supply = <0x286>;
			cvp-core-supply = <0x287>;
			clock-names = "gcc_video_axi1", "cvp_clk", "core_clk";
			clocks = <0x30 0xcd 0x31 0x0b 0x31 0x07>;
			qcom,proxy-clock-names = "gcc_video_axi1", "cvp_clk", "core_clk";
			qcom,clock-configs = <0x00 0x01 0x01>;
			qcom,allowed-clock-rates = <0x10b07600 0x15d0b780 0x1a76e700>;
			resets = <0x30 0x24 0x31 0x05>;
			reset-names = "cvp_axi_reset", "cvp_core_reset";
			reset-power-status = <0x02 0x01>;
			qcom,reg-presets = <0xb0088 0x00>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			pas-id = <0x1a>;
			memory-region = <0xcb>;
			cvp,firmware-name = "evass";
			phandle = <0x51a>;

			cvp_cnoc {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-cnoc";
				qcom,bus-master = <0x02>;
				qcom,bus-slave = <0x233>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			cvp_bus_ddr {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-ddr";
				qcom,bus-master = <0x21>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			cvp_non_secure_cb {
				compatible = "qcom,msm-cvp,context-bank";
				label = "cvp_hlos";
				iommus = <0x28 0x2120 0x400>;
				buffer-types = <0xfff>;
				dma-coherent-hint-cached;
				qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
				qcom,iommu-faults = "non-fatal";
			};

			cvp_secure_nonpixel_cb {
				compatible = "qcom,msm-cvp,context-bank";
				label = "cvp_sec_nonpixel";
				iommus = <0x28 0x2124 0x400>;
				buffer-types = <0x741>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x25800000>;
				qcom,iommu-vmid = <0x0b>;
				qcom,iommu-faults = "non-fatal";
			};

			cvp_secure_pixel_cb {
				compatible = "qcom,msm-cvp,context-bank";
				label = "cvp_sec_pixel";
				iommus = <0x28 0x2123 0x400>;
				buffer-types = <0x106>;
				qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
				qcom,iommu-vmid = <0x0a>;
				qcom,iommu-faults = "non-fatal";
			};

			qcom,msm-cvp,mem_cdsp {
				compatible = "qcom,msm-cvp,mem-cdsp";
				memory-region = <0x288>;
			};
		};

		qcom,pcie@1c00000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000 0x1c03000 0x1000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf", "mhi";
			cell-index = <0x00>;
			linux,pci-domain = <0x00>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x60200000 0x60200000 0x00 0x100000 0x2000000 0x00 0x60300000 0x60300000 0x00 0x3d00000>;
			interrupt-parent = <0x289>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x8c 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x95 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x96 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x97 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x98 0x04>;
			msi-parent = <0x28a>;
			perst-gpio = <0x92 0x5e 0x00>;
			wake-gpio = <0x92 0x60 0x00>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x28b 0x28c 0x28d>;
			pinctrl-1 = <0x28b 0x28e 0x28d>;
			gdsc-vdd-supply = <0x28f>;
			vreg-1p8-supply = <0x1f>;
			vreg-0p9-supply = <0x1e>;
			vreg-cx-supply = <0x20>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x3a98>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0xbb1c>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x00>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x40 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0x8b 0x2d 0x8c 0x200>;
			clocks = <0x30 0x39 0x37 0x00 0x30 0x33 0x30 0x35 0x30 0x37 0x30 0x3b 0x30 0x36 0x30 0x3c 0x30 0x0d 0x30 0x31 0x30 0x1c 0x30 0x0b 0x30 0x0c 0x30 0x3a 0x30 0x01>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk", "pcie_aggre_noc_0_axi_clk", "pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00 0x00>;
			resets = <0x30 0x04 0x30 0x07>;
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1c00>;
			iommu-map = <0x00 0x28 0x1c00 0x01 0x100 0x28 0x1c01 0x01>;
			qcom,boot-option = <0x01>;
			qcom,aux-clk-freq = <0x14>;
			qcom,l1ss-sleep-disable = <0x00>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,no-l0s-supported;
			qcom,tpwr-on-scale = <0x01>;
			qcom,tpwr-on-value = <0x09>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,ep-latency = <0x0a>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,msi_mask_disable;
			qcom,config-recovery;
			qcom,pcie-phy-ver = <0x526d>;
			qcom,phy-status-offset = <0x214>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x03 0x00 0x94 0x08 0x00 0x154 0x34 0x00 0x16c 0x08 0x00 0x58 0x0f 0x00 0xa4 0x42 0x00 0x110 0x24 0x00 0x11c 0x03 0x00 0x118 0xb4 0x00 0x10c 0x02 0x00 0x1bc 0x11 0x00 0xbc 0x82 0x00 0xd4 0x03 0x00 0xd0 0x55 0x00 0xcc 0x55 0x00 0xb0 0x1a 0x00 0xac 0x0a 0x00 0xc4 0x68 0x00 0xe0 0x02 0x00 0xdc 0xaa 0x00 0xd8 0xab 0x00 0xb8 0x34 0x00 0xb4 0x14 0x00 0x158 0x01 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b0 0x1e 0x00 0x1ac 0xca 0x00 0x1b8 0x18 0x00 0x1b4 0xa2 0x00 0x50 0x07 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0xee4 0x20 0x00 0xe84 0x75 0x00 0xe90 0x3f 0x00 0x115c 0x7f 0x00 0x1160 0xff 0x00 0x1164 0xbf 0x00 0x1168 0x3f 0x00 0x116c 0xd8 0x00 0x1170 0xdc 0x00 0x1174 0xdc 0x00 0x1178 0x5c 0x00 0x117c 0x34 0x00 0x1180 0xa6 0x00 0x1190 0x34 0x00 0x10d8 0x07 0x00 0xe3c 0x1d 0x00 0xe40 0x0c 0x00 0x10dc 0x00 0x00 0x104c 0x08 0x00 0x1050 0x08 0x00 0x1044 0xf0 0x00 0x11a4 0x38 0x00 0x10cc 0xf0 0x00 0x694 0x00 0x00 0x654 0x00 0x00 0x6a8 0x0f 0x00 0x48 0x90 0x00 0x620 0xc1 0x00 0x388 0x77 0x00 0x398 0x0b 0x00 0x2dc 0x05 0x00 0x200 0x00 0x00 0x244 0x03 0x00>;
			phandle = <0x289>;
			qcom,target-link-speed = <0x02>;
			qcom,drv-supported;

			pcie0_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				#address-cells = <0x05>;
				#size-cells = <0x00>;
				phandle = <0x51b>;

				cnss_pci {
					reg = <0x00 0x00 0x00 0x00 0x00>;
					qcom,iommu-group = <0x290>;
					memory-region = <0x291>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x51c>;
					status = "ok";

					cnss_pci_iommu_group {
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-pagetable = "coherent";
						qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE", "non-fatal";
						phandle = <0x290>;
					};
				};
			};
		};

		qcom,pcie0_msi@17a10040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17a10040 0x00>;
			qcom,msi-addr-size-exp = <0x14>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			phandle = <0x28a>;
		};

		qcom,pcie@1c08000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c08000 0x3000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			cell-index = <0x01>;
			linux,pci-domain = <0x01>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x40200000 0x40200000 0x00 0x100000 0x2000000 0x00 0x40300000 0x40300000 0x00 0x1fd00000>;
			interrupt-parent = <0xde>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x132 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x1b2 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x1b3 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x1b6 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x1b7 0x04>;
			msi-parent = <0x292>;
			perst-gpio = <0x92 0x61 0x00>;
			wake-gpio = <0x92 0x63 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x293 0x294 0x295>;
			gdsc-vdd-supply = <0x296>;
			vreg-1p8-supply = <0x1f>;
			vreg-0p9-supply = <0x1e>;
			vreg-cx-supply = <0x20>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x61a8>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x182b8>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x00>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x40 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0x8b 0x2e 0x8c 0x200>;
			clocks = <0x30 0x43 0x37 0x00 0x30 0x3d 0x30 0x3f 0x30 0x41 0x30 0x45 0x30 0x40 0x30 0x46 0x30 0x0d 0x30 0x32 0x30 0x1c 0x30 0x0c 0x30 0x44 0x30 0x02>;
			clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src", "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk", "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk", "pcie_1_ldo", "pcie_1_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk", "pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00>;
			resets = <0x30 0x09 0x30 0x0c>;
			reset-names = "pcie_1_core_reset", "pcie_1_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1c80>;
			iommu-map = <0x00 0x28 0x1c80 0x01 0x100 0x28 0x1c81 0x01>;
			qcom,boot-option = <0x01>;
			qcom,aux-clk-freq = <0x14>;
			qcom,drv-supported;
			qcom,wr-halt-size = <0x08>;
			qcom,no-l0s-supported;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,ep-latency = <0x0a>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,pcie-phy-ver = <0x452>;
			qcom,phy-status-offset = <0x214>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x03 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0x48 0x90 0x00 0x58 0x0f 0x00 0x74 0x06 0x00 0x78 0x06 0x00 0x7c 0x16 0x00 0x80 0x16 0x00 0x84 0x36 0x00 0x88 0x36 0x00 0x94 0x08 0x00 0xa4 0x42 0x00 0xac 0x0a 0x00 0xb0 0x1a 0x00 0xb4 0x14 0x00 0xb8 0x34 0x00 0xbc 0x82 0x00 0xc4 0x68 0x00 0xcc 0x55 0x00 0xd0 0x55 0x00 0xd4 0x03 0x00 0xd8 0xab 0x00 0xdc 0xaa 0x00 0xe0 0x02 0x00 0x10c 0x02 0x00 0x110 0x24 0x00 0x118 0xb4 0x00 0x11c 0x03 0x00 0x154 0x34 0x00 0x158 0x01 0x00 0x16c 0x08 0x00 0x1ac 0xca 0x00 0x1b0 0x1e 0x00 0x1b4 0xa2 0x00 0x1b8 0x18 0x00 0x1bc 0x11 0x00 0xee4 0x02 0x00 0x16e4 0x04 0x00 0x1684 0xd5 0x00 0xe84 0xd5 0x00 0x1690 0x3f 0x00 0xe90 0x3f 0x00 0x115c 0x7f 0x00 0x1160 0xff 0x00 0x1164 0x7f 0x00 0x1168 0x34 0x00 0x116c 0xd8 0x00 0x1170 0xdc 0x00 0x1174 0xdc 0x00 0x1178 0x5c 0x00 0x117c 0x34 0x00 0x1180 0xa6 0x00 0x195c 0x7f 0x00 0x1960 0xff 0x00 0x1964 0x7f 0x00 0x1968 0x34 0x00 0x196c 0xd8 0x00 0x1970 0xdc 0x00 0x1974 0xdc 0x00 0x1978 0x5c 0x00 0x197c 0x34 0x00 0x1980 0xa6 0x00 0x10cc 0xf0 0x00 0x18cc 0xf0 0x00 0x10d8 0x0f 0x00 0x18d8 0x0f 0x00 0x10dc 0x00 0x00 0x18dc 0x00 0x00 0x11a4 0x38 0x00 0x19a4 0x38 0x00 0xe3c 0x1d 0x00 0x163c 0x1d 0x00 0xe40 0x0c 0x00 0x1640 0x0c 0x00 0x1190 0x34 0x00 0x1990 0x34 0x00 0x104c 0x08 0x00 0x184c 0x08 0x00 0x1050 0x08 0x00 0x1850 0x08 0x00 0x2dc 0x05 0x00 0x388 0x77 0x00 0x398 0x0b 0x00 0x3e0 0x0f 0x00 0x60c 0x1d 0x00 0x614 0x07 0x00 0x620 0xc1 0x00 0x694 0x00 0x00 0x200 0x00 0x00 0x244 0x03 0x00>;
			phandle = <0xde>;
			status = "disabled";

			pcie1_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				#address-cells = <0x05>;
				#size-cells = <0x00>;
				phandle = <0x51d>;

				wil6210_pci {
					reg = <0x00 0x00 0x00 0x00 0x00>;
					qcom,iommu-group = <0x297>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x51e>;

					wil6210_pci_iommu_group {
						reg = <0x00 0x00>;
						qcom,iommu-dma-addr-pool = <0x60000000 0xa0000000>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-pagetable = "coherent";
						phandle = <0x297>;
					};
				};
			};
		};

		qcom,pcie1_msi@17a10040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17a10040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x320 0x01 0x00 0x321 0x01 0x00 0x322 0x01 0x00 0x323 0x01 0x00 0x324 0x01 0x00 0x325 0x01 0x00 0x326 0x01 0x00 0x327 0x01 0x00 0x328 0x01 0x00 0x329 0x01 0x00 0x32a 0x01 0x00 0x32b 0x01 0x00 0x32c 0x01 0x00 0x32d 0x01 0x00 0x32e 0x01 0x00 0x32f 0x01 0x00 0x330 0x01 0x00 0x331 0x01 0x00 0x332 0x01 0x00 0x333 0x01 0x00 0x334 0x01 0x00 0x335 0x01 0x00 0x336 0x01 0x00 0x337 0x01 0x00 0x338 0x01 0x00 0x339 0x01 0x00 0x33a 0x01 0x00 0x33b 0x01 0x00 0x33c 0x01 0x00 0x33d 0x01 0x00 0x33e 0x01 0x00 0x33f 0x01>;
			phandle = <0x292>;
			status = "disabled";
		};

		qcom,smp2p_interrupt_qvrexternal_5_out {
			compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
			qcom,smem-states = <0x298 0x00>;
			qcom,smem-state-names = "qvrexternal-smp2p-out";
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0d>;
			qcom,firmware-name = "a660_zap";
			memory-region = <0x299>;
			phandle = <0x51f>;
		};

		qcom,kgsl-ddr-qos {
			compatible = "qcom,devfreq-qoslat";
			governor = "powersave";
			operating-points-v2 = <0x9f>;
			mboxes = <0x02 0x00>;
			phandle = <0x520>;
		};

		qcom,kgsl-3d0@3d00000 {
			compatible = "qcom,kgsl-3d0";
			status = "ok";
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3de0000 0x10000 0x3d8b000 0x2000 0x6900000 0x80000 0x634000 0x1000 0x636000 0x1000>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "rscc", "isense_cntl", "qdss_gfx", "rdpm_cx", "rdpm_mx";
			interrupts = <0x00 0x12c 0x04>;
			interrupt-names = "kgsl_3d0_irq";
			clocks = <0x30 0x2f 0x30 0x30 0x34 0x00 0x34 0x04 0x34 0x10 0x34 0x12 0x34 0x14 0x2e 0x00>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "gpu_cc_cx_gmu", "gpu_cc_hlos1_vote_gpu_smmu", "gpu_cc_hub_aon", "gpu_cc_hub_cx_int", "apb_pclk";
			qcom,chipid = <0x6060001>;
			qcom,no-nap;
			qcom,highest-bank-bit = <0x10>;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x04>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			nvmem-cells = <0x29a>;
			nvmem-cell-names = "speed_bin";
			qcom,tzone-names = "gpuss-0-usr", "gpuss-1-usr";
			interconnect-names = "gpu_icc_path", "l3_path";
			interconnects = <0x90 0x17 0x8c 0x200 0x9d 0x00 0x9d 0x09>;
			qcom,bus-table-ddr7 = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x65ce03 0x7cb163 0x7f22ff>;
			qcom,bus-table-ddr8 = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17>;
			qcom,bus-table-cnoc = <0x00 0x64>;
			#cooling-cells = <0x02>;
			phandle = <0x73>;

			qcom,l3-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,l3-pwrlevels";

				qcom,l3-pwrlevel@0 {
					reg = <0x00>;
					qcom,l3-freq = <0x00>;
				};

				qcom,l3-pwrlevel@1 {
					reg = <0x01>;
					qcom,l3-freq = <0x249f0000>;
				};

				qcom,l3-pwrlevel@2 {
					reg = <0x02>;
					qcom,l3-freq = <0x5efc6800>;
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x20000>;
					qcom,mempool-reserved = <0x80>;
				};

				qcom,gpu-mempool@4 {
					reg = <0x04>;
					qcom,mempool-page-size = <0x40000>;
					qcom,mempool-reserved = <0x50>;
				};

				qcom,gpu-mempool@5 {
					reg = <0x05>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};

				qcom,gpu-mempool@6 {
					reg = <0x06>;
					qcom,mempool-page-size = <0x200000>;
					qcom,mempool-reserved = <0x00>;
					qcom,mempool-allocate;
				};
			};

			qcom,gpu-pwrlevel-bins {
				compatible = "qcom,gpu-pwrlevel-bins";
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x00>;
					qcom,initial-pwrlevel = <0x09>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x2e5f5680>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2bfcfc80>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82b5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x1d4410c0>;
						qcom,level = <0x90>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82d5ffd>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x08>;
						qcom,gpu-freq = <0x169714c0>;
						qcom,level = <0x50>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882e5ffd>;
					};

					qcom,gpu-pwrlevel@9 {
						reg = <0x09>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x01>;
					qcom,initial-pwrlevel = <0x0a>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x35a4e900>;
						qcom,level = <0x1b0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2e5f5680>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x2bfcfc80>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82b5ffd>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x1d4410c0>;
						qcom,level = <0x90>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x08>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82d5ffd>;
					};

					qcom,gpu-pwrlevel@9 {
						reg = <0x09>;
						qcom,gpu-freq = <0x169714c0>;
						qcom,level = <0x50>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882e5ffd>;
					};

					qcom,gpu-pwrlevel@10 {
						reg = <0x0a>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x03>;
					qcom,initial-pwrlevel = <0x0a>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x35a4e900>;
						qcom,level = <0x1b0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2e5f5680>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x2bfcfc80>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82b5ffd>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x1d4410c0>;
						qcom,level = <0x90>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x08>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82d5ffd>;
					};

					qcom,gpu-pwrlevel@9 {
						reg = <0x09>;
						qcom,gpu-freq = <0x169714c0>;
						qcom,level = <0x50>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882e5ffd>;
					};

					qcom,gpu-pwrlevel@10 {
						reg = <0x0a>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x05>;
					qcom,initial-pwrlevel = <0x09>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x2e5f5680>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2bfcfc80>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82b5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x1d4410c0>;
						qcom,level = <0x90>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82d5ffd>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x08>;
						qcom,gpu-freq = <0x169714c0>;
						qcom,level = <0x50>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882e5ffd>;
					};

					qcom,gpu-pwrlevel@9 {
						reg = <0x09>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x07>;
					qcom,initial-pwrlevel = <0x09>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x2e5f5680>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2bfcfc80>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82b5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x1d4410c0>;
						qcom,level = <0x90>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82d5ffd>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x08>;
						qcom,gpu-freq = <0x169714c0>;
						qcom,level = <0x50>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882e5ffd>;
					};

					qcom,gpu-pwrlevel@9 {
						reg = <0x09>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};
			};
		};

		qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x3da0000 0x20000>;
			vddcx-supply = <0xe9>;
			phandle = <0x521>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xee 0x00 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x522>;
			};

			gfx3d_lpac {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xee 0x01 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x523>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xee 0x02 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x524>;
			};
		};

		qcom,gmu@3d69000 {
			compatible = "qcom,gpu-gmu";
			reg = <0x3d6a000 0x34000 0xb290000 0x10000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_cfg";
			interrupts = <0x00 0x130 0x04 0x00 0x131 0x04>;
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			regulator-names = "vddcx", "vdd";
			iommus = <0xee 0x05 0x400>;
			qcom,iommu-dma = "disabled";
			vddcx-supply = <0xe9>;
			vdd-supply = <0x29b>;
			clocks = <0x34 0x04 0x34 0x0a 0x30 0x1b 0x30 0x2f 0x34 0x00 0x34 0x14 0x2e 0x00>;
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk", "ahb_clk", "hub_clk", "apb_pclk";
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
			phandle = <0x525>;
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys";
			clock-rate = <0x00 0x00 0x00 0x00 0x1b6b0b00 0x124f800 0x1b6b0b00 0x124f800>;
			clock-max-rate = <0x00 0x00 0x00 0x00 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			interrupts = <0x00 0x53 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x494>;
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000 0x1a000 0x1b000>;
			qcom,sde-ctl-size = <0x1e8>;
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none", "none", "none";
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none";
			qcom,sde-mixer-cwb-pref = "none", "none", "cwb", "cwb", "cwb", "cwb";
			qcom,sde-mixer-cwb-mask = <0x00 0x00 0x05 0x0a 0x11 0x22>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-rc-off = <0x15800 0x14c00>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x06>;
			qcom,sde-wb-id = <0x02>;
			qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
			qcom,sde-wb-clk-status = <0x3bc 0x14>;
			qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
			qcom,sde-intf-size = <0x2c4>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-intf-tear-irq-off = <0x00 0x36800 0x37800 0x00>;
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x6e000 0x6f000>;
			qcom,sde-pp-slave = <0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-merge-3d-id = <0x00 0x00 0x01 0x01 0x02 0x02>;
			qcom,sde-merge-3d-off = <0x4f000 0x50000 0x51000>;
			qcom,sde-merge-3d-size = <0x10>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dsc-off = <0x81000 0x81000 0x82000 0x82000>;
			qcom,sde-dsc-size = <0x10>;
			qcom,sde-dsc-pair-mask = <0x02 0x01 0x04 0x03>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-enc = <0x100 0x200 0x100 0x200>;
			qcom,sde-dsc-enc-size = <0x100>;
			qcom,sde-dsc-ctl = <0xf00 0xf80 0xf00 0xf80>;
			qcom,sde-dsc-ctl-size = <0x10>;
			qcom,sde-dsc-native422-supp = <0x00 0x00 0x01 0x01>;
			qcom,sde-dsc-linewidth = <0x800>;
			qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-vdc-off = <0x7c000>;
			qcom,sde-vdc-size = <0x10>;
			qcom,sde-vdc-hw-rev = "vdc_1_2";
			qcom,sde-vdc-enc = <0x200>;
			qcom,sde-vdc-enc-size = <0x1c8>;
			qcom,sde-vdc-ctl = <0xf00>;
			qcom,sde-vdc-ctl-size = <0x10>;
			qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "dma", "dma", "dma", "dma";
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-xin-id = <0x00 0x04 0x08 0x0c 0x01 0x05 0x09 0x0d>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
			qcom,sde-sspp-smart-dma-priority = <0x05 0x06 0x07 0x08 0x01 0x02 0x03 0x04>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x02 0x01 0x04 0x03 0x06 0x05>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2b4 0x00 0x2bc 0x00 0x2c4 0x00 0x2ac 0x08 0x2b4 0x08 0x2bc 0x08 0x2c4 0x08>;
			qcom,sde-sspp-clk-status = <0x2b0 0x00 0x2b8 0x00 0x2c0 0x00 0x2c8 0x00 0x2b0 0x0c 0x2b8 0x0c 0x2c8 0x0c 0x2c8 0x0e>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-qseed-scalar-version = <0x3000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0x1000>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-wb-linewidth-linear = <0x1400>;
			qcom,sde-mixer-blendstages = <0x0b>;
			qcom,sde-highest-bank-bit = <0x08 0x03 0x07 0x02>;
			qcom,sde-ubwc-version = <0x400>;
			qcom,sde-ubwc-swizzle = <0x06>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-ubwc-static = <0x01>;
			qcom,sde-macrotile-mode = <0x01>;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-has-dim-layer;
			qcom,sde-has-dest-scaler;
			qcom,sde-max-trusted-vm-displays = <0x01>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-bw-low-kbps = <0xb40dc0>;
			qcom,sde-max-bw-high-kbps = <0xec82e0>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-min-dram-ib-kbps = "", "\f5";
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-dspp-spr-off = <0x15400 0x14400>;
			qcom,sde-dspp-spr-size = <0x200>;
			qcom,sde-dspp-spr-version = <0x10000>;
			qcom,sde-dspp-demura-off = <0x15600 0x14800>;
			qcom,sde-dspp-demura-size = <0x200>;
			qcom,sde-dspp-demura-version = <0x10000>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-uidle-size = <0x70>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-cwb-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x03>;
			qcom,sde-vbif-qos-lutdma-remap = <0x03 0x03 0x03 0x03 0x04 0x04 0x04 0x06>;
			qcom,sde-danger-lut = <0xffff 0xffff 0x00 0x00 0xffff 0xffff 0x3ffff 0x3ffff 0x00 0x00 0x3ffff 0x3ffff>;
			qcom,sde-safe-lut = <0xfff0 0xff00 0xffff 0x3ff 0xff00 0xff00 0xfe00 0xfe00 0xffff 0x3ff 0xfe00 0xfe00>;
			qcom,sde-qos-lut-linear = <0x112233 0x44556677 0x112234 0x45566777>;
			qcom,sde-qos-lut-macrotile = <0x112233 0x44556677 0x112234 0x45566777>;
			qcom,sde-qos-lut-macrotile-qseed = <0x112233 0x66777777 0x112236 0x67777777>;
			qcom,sde-qos-lut-linear-qseed = <0x112233 0x66777777 0x112236 0x67777777>;
			qcom,sde-qos-lut-nrt = <0x00 0x00 0x00 0x00>;
			qcom,sde-qos-lut-cwb = "ffeA", "", "", "", "ffeA", "", "", "";
			qcom,sde-qos-refresh-rates = <0x3c 0x78>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-cpu-mask-performance = <0x0f>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-reg-dma-off = <0x00 0x400>;
			qcom,sde-reg-dma-id = <0x00 0x01>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-xin-id = <0x07>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-secure-sid-mask = <0x4000821>;
			qcom,pmic-arb = <0x29c>;
			qcom,pmic-arb-address = <0x3f800 0x3f900 0x3fa00>;
			qcom,sde-reg-bus,vectors-KBps = <0x00 0x00 0x00 0x12110 0x00 0x24220 0x00 0x40b28>;
			clocks = <0x30 0x1d 0x30 0x1e 0x30 0x1f 0x32 0x00 0x32 0x28 0x32 0x34 0x32 0x2a 0x32 0x30>;
			clock-names = "gcc_iface", "gcc_bus", "gcc_nrt_bus", "iface_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			mmcx-supply = <0x22>;
			interconnects = <0xc6 0x27 0x8c 0x200 0xc6 0x28 0x8c 0x200 0x90 0x02 0x91 0x20e>;
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-data-bus1", "qcom,sde-reg-bus";
			qcom,sde-has-idle-pc;
			phandle = <0x29d>;
			connectors = <0x52e 0x52f 0x2a1 0x5d1 0x5d2 0x5d3 0x52d>;
			#cooling-cells = <0x02>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-gamut = <0x1d00 0x60001>;
				qcom,sde-vig-igc = <0x1d00 0x60000>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x200>;
				};

				dgm@1 {
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1200>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x1260 0x40000>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "mmcx";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,mdss_dsi_sw43404_amoled_wqhd_cmd {
				qcom,mdss-dsi-panel-name = "sw43404 amoled cmd mode dsi boe panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-list = <0x242dc570 0x24072e37 0x23e096fe>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,dsi-panel-gpio-address = <0xf100000 0x1000>;
				qcom,dsi-panel-gpio-pins = <0x0c 0x18 0x52>;
				qcom,dsi-panel-gpio-names = "reg-gpio", "reset-gpio", "platform-te-gpio";
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0x3ff>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x5de>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xb40>;
						qcom,mdss-dsi-h-front-porch = <0x3c>;
						qcom,mdss-dsi-h-back-porch = <0x1e>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x06 0x01>;
						qcom,mdss-mdp-transfer-time-us = <0x3bc4>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 03 b0 a5 00 39 01 00 00 00 00 0c b1 a0 9f 42 4f 63 0e 0a 10 0e 0a 10 39 01 00 00 00 00 07 e4 30 06 00 40 34 03];
						qcom,mdss-dsi-on-command = <0x39010000 0x3b0 0xa5003901 0x00 0x35c4200 0x7010000 0x201 0xa0100 0x80 0x11000089 0x30800b40 0x5a005a0 0x2d002d0 0x2000268 0x209adb 0xa000c 0x12000e 0x180010f0 0x30c2000 0x60b0b33 0xe1c2a38 0x46546269 0x7077797b 0x7d7e0102 0x1000940 0x9be19fc 0x19fa19f8 0x1a381a78 0x1ab62af6 0x2b342b74 0x3b746bf4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x39010000 0x3b0 0xa5003901 0x00 0x9f80008 0x10082d00 0x2d1501 0x00 0x2550805 0x100001e 0x21100 0x39010000 0x3b0 0xa5001501 0x00 0x2e01839 0x1000000 0xcc000 0x536f5150 0x51344f5a 0x33190501 0x7800 0x2350005 0x100003c 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-lp1-command = [05 01 00 00 00 00 02 39 00];
						qcom,mdss-dsi-lp1-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-nolp-command = [05 01 00 00 00 00 02 38 00];
						qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0xb4>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 14 05 05 13 13 05 05 06 02 04 00 12 0a];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x2d0 0xb4 0xb4 0xb4 0x5a0 0xb4>;
						qcom,partial-update-enabled = "single_roi";
					};
				};
			};

			qcom,mdss_dsi_sw43404_amoled_wqhd_video {
				qcom,mdss-dsi-panel-name = "sw43404 amoled video mode dsi boe panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x37>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0", "src_byte_clk0", "src_pixel_clk0", "shadow_byte_clk0", "shadow_pixel_clk0";
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-list = <0x1fdf1000 0x1fbd1100 0x1f9b1200>;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,dsi-panel-gpio-address = <0xf100000 0x1000>;
				qcom,dsi-panel-gpio-pins = <0x0c 0x18>;
				qcom,dsi-panel-gpio-names = "reg-gpio", "reset-gpio";
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0x3ff>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x5df>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xb40>;
						qcom,mdss-dsi-h-front-porch = <0x0a>;
						qcom,mdss-dsi-h-back-porch = <0x0a>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x39010000 0x3b0 0xa5000701 0x00 0x2010039 0x1000000 0x6b200 0x5d048049 0x15010000 0x23d 0x10150100 0x02 0x36001501 0x00 0x2550839 0x1000000 0x9f800 0x810082d 0x2d39 0x100003c 0x35100 0x50100 0x500002 0x11003901 0x00 0x3b03404 0x39010000 0x5c1 0x46 0x39010000 0x3b0 0xa5000a01 0x00 0x80110000 0x8930800b 0x4005a002 0xd002d002 0xd0020002 0x6800204e 0xa8000a00 0xc002300 0x1c180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x390100 0x03 0xb0a50015 0x1000000 0x2e018 0x39010000 0xcc0 0x536f51 0x5051344f 0x5a331905 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-lp1-command = [05 01 00 00 00 00 02 39 00];
						qcom,mdss-dsi-lp1-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-nolp-command = [05 01 00 00 00 00 02 38 00];
						qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0xb4>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 14 05 05 13 1e 05 05 06 02 04 00 12 0a];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sw43404_fhd_plus_cmd {
				qcom,mdss-dsi-panel-name = "sw43404 amoled boe fhd+ panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-pan-physical-width-dimension = <0x44>;
				qcom,mdss-pan-physical-height-dimension = <0x8a>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				phandle = <0x5e0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-h-front-porch = <0xa0>;
						qcom,mdss-dsi-h-back-porch = <0x48>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 0a 01 00 00 00 00 80 11 00 00 89 30 80 08 70 04 38 02 1c 02 1c 02 1c 02 00 02 0e 00 20 34 29 00 07 00 0c 00 2e 00 31 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 03 b0 a5 00 15 01 00 00 00 00 02 5e 10 39 01 00 00 00 00 06 b9 bf 11 40 00 30 39 01 00 00 00 00 09 f8 00 08 10 08 2d 00 00 2d 15 01 00 00 00 00 02 55 08 05 01 00 00 1e 00 02 11 00 15 01 00 00 78 00 02 3d 01 39 01 00 00 00 00 03 b0 a5 00 05 01 00 00 78 00 02 35 00 05 01 00 00 3c 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10e>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};
			};

			qcom,mdss_dsi_sharp_4k_dsc_cmd {
				qcom,mdss-dsi-panel-name = "Sharp 4k cmd mode dsc dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x64 0x00 0x64 0x01 0x64>;
				qcom,mdss-pan-physical-width-dimension = <0x47>;
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dcs-cmd-by-left;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x77>;
				qcom,mdss-dsi-panel-on-check-value = <0x77>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c6>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				qcom,platform-bklight-en-gpio = <0x92 0x0d 0x00>;
				phandle = <0x6de>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-jitter = <0x08 0x0a>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 12 05 05 06 02 04 00 12 09];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sharp_4k_dsc_video {
				qcom,mdss-dsi-panel-name = "Sharp 4k video mode dsc dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x64 0x00 0x64 0x01 0x64>;
				qcom,mdss-pan-physical-width-dimension = <0x47>;
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x77>;
				qcom,mdss-dsi-panel-on-check-value = <0x77>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,panel-supply-entries = <0x5c6>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				qcom,platform-bklight-en-gpio = <0x92 0x0d 0x00>;
				phandle = <0x6df>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 14 06 06 07 02 04 00 15 0b];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qhd_plus_dsc_cmd {
				qcom,mdss-dsi-panel-name = "Sharp qhd cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,panel-supply-entries = <0x5c6>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				qcom,platform-bklight-en-gpio = <0x92 0x0d 0x00>;
				phandle = <0x6e0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-h-front-porch = <0x48>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x27>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-mdp-transfer-time-us = <0x1efd>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0x2de 0x390100 0x34 0xc6001245 0x8000b 0x1202530 0x1490149 0x00 0x00 0x00 0x00 0x00 0x300 0x4501 0x454b024b 0x5050505>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 45 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 13 06 06 06 02 04 00 13 0a];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-h-front-porch = <0x48>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x27>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0x2de 0x390100 0x34 0xc600128a 0x8000b 0x1202530 0x1490149 0x00 0x00 0x00 0x00 0x00 0x300 0x4501 0x454b024b 0x5050505>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 8a 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qsync_wqhd_cmd {
				qcom,mdss-dsi-panel-name = "Sharp 2k cmd mode qsync dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x86>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-dma-schedule-line = <0x05>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c6>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				qcom,platform-bklight-en-gpio = <0x92 0x0d 0x00>;
				phandle = <0x6e1>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-cmd-mode;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 83 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 0a 39 00 00 00 00 00 02 17 30 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 01 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,cmd-to-video-mode-switch-commands = <0x39010000 0x52a 0x2cf 0x39010000 0x52b 0x9ff>;
						qcom,cmd-to-video-mode-post-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 13 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 06];
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0b 03 02 10 1c 03 03 02 02 04 00 0b 07];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x2d0 0x08 0x08 0x08 0x5a0 0x08>;
					};

					timing@1 {
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0xa30>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 05 be 00 10 00 10 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,video-to-cmd-mode-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 bb 10];
						qcom,video-to-cmd-mode-post-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 10 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 00];
						qcom,video-to-cmd-mode-switch-commands-state = "dsi_lp_mode";
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05 05 06 02 04 00 12 09];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 85 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 0a 39 00 00 00 00 00 02 17 30 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 01 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0a 01 02 0e 1b 02 02 01 02 04 00 09 07];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x21c 0x08 0x08 0x08 0x438 0x08>;
					};

					timing@3 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 83 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 03 39 00 00 00 00 00 02 17 70 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 02 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 03 39 01 00 00 00 00 02 17 70 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 10 03 03 11 1e 04 04 03 02 04 00 0e 08];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x2d0 0x08 0x08 0x08 0x5a0 0x08>;
					};

					timing@4 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 83 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 00 39 00 00 00 00 00 02 17 10 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 03 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 00 39 01 00 00 00 00 02 17 10 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,cmd-to-video-mode-switch-commands = <0x39010000 0x52a 0x2cf 0x39010000 0x52b 0x9ff>;
						qcom,cmd-to-video-mode-post-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 13 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 06];
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 12 05 05 06 02 04 00 12 09];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x2d0 0x08 0x08 0x08 0x5a0 0x08>;
					};

					timing@5 {
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 05 be 00 10 00 10 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 00 39 01 00 00 00 00 02 17 10 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,video-to-cmd-mode-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 bb 10];
						qcom,video-to-cmd-mode-post-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 10 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 00];
						qcom,video-to-cmd-mode-switch-commands-state = "dsi_lp_mode";
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 12 05 05 06 02 04 00 12 09];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@6 {
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 85 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 00 39 00 00 00 00 00 02 17 10 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 00 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 00 39 01 00 00 00 00 02 17 10 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 00 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 10 03 03 02 02 04 00 0c 08];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x21c 0x08 0x08 0x08 0x438 0x08>;
					};

					timing@7 {
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 85 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 03 39 00 00 00 00 00 02 17 70 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 02 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 03 39 01 00 00 00 00 02 17 70 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 1c 03 02 02 02 04 00 0a 07];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x21c 0x08 0x08 0x08 0x438 0x08>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qsync_wqhd_video {
				qcom,mdss-dsi-panel-name = "Sharp 2k video mode qsync dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x86>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,panel-supply-entries = <0x5c6>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				qcom,platform-bklight-en-gpio = <0x92 0x0d 0x00>;
				phandle = <0x6e2>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0xa30>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x39010000 0x2ff 0xd0390100 0x02 0x75403901 0x1000 0x2f14039 0x1000000 0x2ff10 0x39010000 0x1000062c 0x1020408 0x10390100 0x02 0xffd03901 0x00 0x2750039 0x1000010 0x2f100 0x39010000 0x2ff 0x10390100 0x02 0xfb013901 0x00 0x2ba0339 0x1000000 0x2bc08 0x39010000 0x2c0 0x83390100 0x11 0xc1892800 0x8020002 0x6800d500 0xa0db709 0x89390100 0x03 0xc210f039 0x1000000 0x2d500 0x39010000 0x2d6 0x390100 0x02 0xde003901 0x00 0x2e10039 0x1000000 0x2e501 0x39010000 0x2bb 0x3390100 0x02 0xf6703901 0x00 0x2f78039 0x1000000 0x5be00 0x10001039 0x1000000 0x23500 0x39010000 0x244 0x390100 0x02 0xff203901 0x00 0x2fb0139 0x1000000 0x28702 0x39010000 0x25d 0x390100 0x02 0x5e143901 0x00 0x25feb39 0x1000000 0x2ff26 0x39010000 0x2fb 0x1390100 0x02 0x60003901 0x00 0x2620139 0x1000000 0x24000 0x39010000 0x2ff 0x28390100 0x02 0xfb013901 0x00 0x2910239 0x1000000 0x2ffe0 0x39010000 0x2fb 0x1390100 0x02 0x48813901 0x00 0x28e0939 0x1000000 0x2fff0 0x39010000 0x2fb 0x1390100 0x02 0x33203901 0x00 0x2343539 0x1000000 0x2ff10 0x5010000 0x78000111 0x5010000 0x78000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05 05 06 02 04 00 12 09];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sharp_1080p_cmd {
				qcom,mdss-dsi-panel-name = "sharp 1080p cmd mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x526>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-clockrate = <0x32a9f880>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-pan-physical-height-dimension = <0x75>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c6>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6e3>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 18 22 08 08 08 02 04 00 1a 0c];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-clockrate = <0x35a4e900>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_truly_wqxga_cmd {
				qcom,mdss-dsi-panel-name = "Dual nt35597 cmd mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c6>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6e4>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x01 0x01>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 21 20 06 06 07 02 04 00 17 16];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_wqxga_video_truly {
				qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x14 0x01 0x32>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0x3ff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,dsi-supported-dfps-list = <0x3c 0x39 0x37>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-min-refresh-rate = <0x35>;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,panel-supply-entries = <0x5c6>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6e5>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x21>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 15 07 07 08 02 04 00 18 0c];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_cmd {
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd command mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,dsi-select-sec-clocks = "mux_byte_clk1", "mux_pixel_clk1";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c6>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6e6>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1b 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_video {
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				phandle = <0x6e7>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 03 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_vid {
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,panel-cphy-mode;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0", "cphy_byte_clk0", "cphy_pixel_clk0", "shadow_cphybyte_clk0", "shadow_cphypixel_clk0";
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-list = <0x177eaf60 0x17659fb6 0x171a70b8>;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6e8>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = <0x39010000 0x2b0 0x390100 0x02 0xb3013901 0x00 0x2b08039 0x1000000 0x2e600 0x39010000 0x2b0 0x390100 0x06 0xb66c0006 0x23a63901 0x00 0x2b42039 0x1000000 0x19cf64 0xb000000 0x08 0xb7701 0x1010101 0x1040404 0x4040539 0x1000000 0x2b004 0x39010000 0x2f7 0x1390100 0x03 0xdf504039 0x1000000 0x6f350 0x00 0x39010000 0x2f2 0x11390100 0x06 0xf3010000 0x13901 0x00 0x3f40002 0x39010000 0x2f2 0x19390100 0x03 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 0x129>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1e 17 04 19 03 02 04 00 00 00];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-cphy-mode;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0", "cphy_byte_clk0", "cphy_pixel_clk0";
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-list = <0xba21dac 0xb95b503 0xb894c5b>;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6e9>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-mdp-transfer-time-us = <0x3bc4>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 02 f7 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 06 b6 6c 00 06 23 af 39 01 00 00 00 00 02 b4 20 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1e 17 04 19 03 02 04 00 00 00];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_video {
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,dsi-supported-dfps-list = <0x78 0x5a 0x3c>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-min-refresh-rate = <0x3c>;
				qcom,mdss-dsi-max-refresh-rate = <0x78>;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,dsi-panel-gpio-address = <0xf100000 0x1000>;
				qcom,dsi-panel-gpio-pins = <0x0c 0x18>;
				qcom,dsi-panel-gpio-names = "reg-gpio", "reset-gpio";
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x5e3>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1b 08 07 0d 0b 08 08 05 02 04 00 17 0c];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,dsi-select-sec-clocks = "mux_byte_clk1", "mux_pixel_clk1";
				qcom,dsi-panel-gpio-address = <0xf100000 0x1000>;
				qcom,dsi-panel-gpio-pins = <0x0c 0x18 0x52>;
				qcom,dsi-panel-gpio-names = "reg-gpio", "reset-gpio", "platform-te-gpio";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x5e1>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0a];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 16 07 07 08 02 04 00 19 0c];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_60hz_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x0a 0x01 0x14>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-list = <0x137f18e0 0x136a4d09 0x13558133>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x5e2>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 1e 1e 04 04 03 02 04 00 10 14];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_144hz_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,dsi-select-sec-clocks = "mux_byte_clk1", "mux_pixel_clk1";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x5e4>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 0d 17 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 40 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 40 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 17 09 09 09 02 04 00 1d 0e];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_ext_bridge_1080p {
				qcom,mdss-dsi-panel-name = "ext video mode dsi bridge";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-t-clk-post = <0x0a>;
				qcom,mdss-dsi-t-clk-pre = <0x21>;
				qcom,mdss-dsi-force-clock-lane-hs;
				qcom,mdss-dsi-ext-bridge-mode;
				phandle = <0x6ea>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x780>;
						qcom,mdss-dsi-panel-height = <0x438>;
						qcom,mdss-dsi-h-front-porch = <0x58>;
						qcom,mdss-dsi-h-back-porch = <0x94>;
						qcom,mdss-dsi-h-pulse-width = <0x2c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x24>;
						qcom,mdss-dsi-v-front-porch = <0x04>;
						qcom,mdss-dsi-v-pulse-width = <0x05>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 18 22 08 08 08 02 04 00 1a 0c];
					};
				};
			};

			qcom,mdss_dsi_sim_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,panel-ack-disabled;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,poms-align-panel-vsync;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6eb>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-cmd-mode;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,cmd-to-video-mode-switch-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0c];
						qcom,cmd-to-video-mode-switch-commands-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 15 06 05 0a 09 06 06 04 02 04 00 12 0a];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,video-to-cmd-mode-switch-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 11 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0b];
						qcom,video-to-cmd-mode-switch-commands-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 15 06 05 0a 09 06 06 04 02 04 00 12 0a];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 15 06 06 0a 09 06 06 04 02 04 00 12 0b];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};

					timing@3 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 0d 0c 08 08 05 02 04 00 17 0c];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x21c 0x28 0x21c 0x28 0x21c 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};

					timing@4 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x348>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x564>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 24 0a 09 10 0e 0a 0a 07 02 04 00 1d 0e];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x168 0x28 0x168 0x28 0x168 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};
				};
			};

			qcom,mdss_dsi_sim_video {
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-t-clk-post = <0x04>;
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x00 0x00 0x00 0x01 0x00>;
				qcom,panel-ack-disabled;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6ec>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x280>;
						qcom,mdss-dsi-panel-height = <0x1e0>;
						qcom,mdss-dsi-h-front-porch = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x08>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x06>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x00 0x00 0x00>;
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [01 05 01 01 03 03 01 01 01 02 04 00 06 06];
						qcom,display-topology = <0x01 0x00 0x01 0x02 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6ed>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 04 04 08 07 05 05 03 02 04 00 0e 09];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 07 02 02 04 04 02 02 01 02 04 00 08 07];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_10b_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC3:1 10bit dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x1e>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6ee>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 18];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_cmd {
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				qcom,bl-dsc-cmd-state = "dsi_lp_mode";
				phandle = <0x6ef>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x9d8>;
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 3d 11 10 1b 17 11 11 0c 02 04 00 30 15];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x1c>;
						qcom,mdss-dsi-h-back-porch = <0x04>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 06 06 04 04 02 02 04 00 0c 08];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 0a 03 03 05 05 03 03 01 02 04 00 0a 08];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@3 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x28>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 05 09 08 05 05 03 02 04 00 10 0a];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_video {
				qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0xc8 0x01 0x14>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6f0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 17 07 06 0b 0a 07 07 07 04 02 00 14 0b];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_dsc_375_cmd {
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6f1>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 09 03 03 05 05 03 03 01 02 04 00 09 08];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_sec_hd_cmd {
				qcom,mdss-dsi-panel-name = "sim hd command mode secondary dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-select-sec-clocks = "mux_byte_clk1", "mux_pixel_clk1";
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,panel-sec-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0x3ff>;
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				qcom,platform-sec-reset-gpio = <0x92 0x19 0x00>;
				phandle = <0x6f2>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x5010000 0x78000111 0x5010000 0x78000129>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 17];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};
				};
			};

			qcom,mdss_dsi_sim_vdc_vid {
				qcom,mdss-dsi-panel-name = "Simulator video mode VDC dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,panel-ack-disabled;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6f3>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x12c>;
						qcom,mdss-dsi-h-back-porch = <0x30>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "vdc";
						qcom,vdc-version = <0x12>;
						qcom,vdc-version-release = <0x00>;
						qcom,vdc-slice-height = <0x100>;
						qcom,vdc-slice-width = <0x2d0>;
						qcom,vdc-slice-per-pkt = <0x02>;
						qcom,vdc-bit-per-component = <0x08>;
						qcom,vdc-bit-per-pixel = <0x06>;
						qcom,src-chroma-format = <0x00>;
						qcom,src-color-space = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [01 05 01 01 03 03 01 01 01 02 04 00 06 06];
						qcom,display-topology = <0x02 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_vdc_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode VDC dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,panel-supply-entries = <0x5c5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x92 0x18 0x00>;
				phandle = <0x6f4>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "vdc";
						qcom,vdc-version = <0x12>;
						qcom,vdc-version-release = <0x00>;
						qcom,vdc-slice-height = <0x100>;
						qcom,vdc-slice-width = <0x2d0>;
						qcom,vdc-slice-per-pkt = <0x02>;
						qcom,vdc-bit-per-component = <0x08>;
						qcom,vdc-bit-per-pixel = <0x06>;
						qcom,src-color-space = <0x00>;
						qcom,src-chroma-format = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [01 05 01 01 03 03 01 01 01 02 04 00 06 06];
						qcom,display-topology = <0x02 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			ss_dsi_panel_PBA_BOOTING_FHD {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD";
				label = "ss_dsi_panel_PBA_BOOTING_FHD";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0x639c>;
				qcom,mdss-brightness-max-level = <0x639c>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-pan-physical-width-dimension = <0x3c>;
				qcom,mdss-pan-physical-height-dimension = <0x6a>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				samsung,candela_map_table_revA = <0x00 0x00 0x02 0x05 0x01 0x02 0x02 0x06 0x02 0x03 0x03 0x07 0x03 0x04 0x04 0x08 0x04 0x05 0x05 0x09 0x05 0x06 0x06 0x0a 0x06 0x07 0x07 0x0b 0x07 0x08 0x08 0x0c 0x08 0x09 0x09 0x0d 0x09 0x0a 0x0a 0x0e 0x0a 0x0b 0x0b 0x0f 0x0b 0x0c 0x0c 0x10 0x0c 0x0d 0x0d 0x11 0x0d 0x0e 0x0e 0x13 0x0e 0x0f 0x0f 0x14 0x0f 0x10 0x10 0x15 0x10 0x11 0x11 0x16 0x11 0x12 0x12 0x18 0x12 0x13 0x13 0x19 0x13 0x14 0x14 0x1b 0x14 0x15 0x15 0x1d 0x15 0x16 0x16 0x1e 0x16 0x17 0x18 0x20 0x17 0x19 0x1a 0x22 0x18 0x1b 0x1c 0x25 0x19 0x1d 0x1d 0x27 0x1a 0x1e 0x20 0x29 0x1b 0x21 0x22 0x2c 0x1c 0x23 0x24 0x2f 0x1d 0x25 0x26 0x32 0x1e 0x27 0x28 0x35 0x1f 0x29 0x2b 0x38 0x20 0x2c 0x2e 0x3c 0x21 0x2f 0x31 0x40 0x22 0x32 0x34 0x44 0x23 0x35 0x38 0x48 0x24 0x39 0x3b 0x4d 0x25 0x3c 0x3f 0x52 0x26 0x40 0x43 0x57 0x27 0x44 0x47 0x5d 0x28 0x48 0x4c 0x62 0x29 0x4d 0x50 0x69 0x2a 0x51 0x56 0x6f 0x2b 0x57 0x5b 0x77 0x2c 0x5c 0x61 0x7e 0x2d 0x62 0x68 0x86 0x2e 0x69 0x6e 0x8f 0x2f 0x6f 0x76 0x98 0x30 0x77 0x7d 0xa2 0x31 0x7e 0x85 0xac 0x32 0x86 0x8e 0xb7 0x33 0x8f 0x96 0xc3 0x34 0x97 0xa0 0xcf 0x35 0xa1 0xaa 0xdc 0x36 0xab 0xb5 0xea 0x37 0xb6 0xc1 0xf9 0x38 0xc2 0xcd 0x109 0x39 0xce 0xda 0x11a 0x3a 0xdb 0xe6 0x12c 0x3b 0xe7 0xf2 0x13c 0x3c 0xf3 0xfe 0x14d 0x3d 0xff 0xff 0x168>;
				qcom,display-type = "primary";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,platform-reset-gpio = <0x92 0x16 0x00>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				phandle = <0x6f6>;

				qcom,mdss-dsi-display-timings {

					fhd@0 {
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0xa4>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-v-back-porch = <0x03>;
						qcom,mdss-dsi-v-front-porch = <0x09>;
						qcom,mdss-dsi-panel-clockrate = <0x35866480>;
						qcom,mdss-dsi-panel-phy-timings = [00 1b 08 07 0d 0b 08 08 05 02 04 00 17 0c];
						qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
						qcom,mdss-dsi-off-command = <0x5010000 0x24000128 0x5010000 0x78000110>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			ss_dsi_panel_EA8082_AMB641ZR01_FHD {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_EA8082_AMB641ZR01_FHD";
				label = "ss_dsi_panel_EA8082_AMB641ZR01_FHD";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0x1e6>;
				qcom,mdss-brightness-max-level = <0x1e6>;
				qcom,mdss-brightness-default-level = <0xff>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,dynamic-mode-switch-enabled;
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-pan-physical-width-dimension = <0x43>;
				qcom,mdss-pan-physical-height-dimension = <0x96>;
				qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0f>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x5265c0>;
				qcom,mdss-dsi-panel-average-brightness = <0x1e8480>;
				qcom,mdss-dsi-panel-blackness-level = <0x7d0>;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				samsung,esd-irq-trigger1 = "falling";
				samsung,esd-irq-trigger2 = "rising";
				samsung,panel-vendor = "SDC";
				samsung,disp-model = "AMS641ZR01";
				samsung,support_lpm;
				samsung,support_gamma_mode2;
				samsung,support_factory_panel_swap;
				samsung,support_lp_rx_err_recovery;
				samsung,support_gpara;
				samsung,pointing_gpara;
				samsung,pll_ssc_disabled;
				samsung,support-optical-fingerprint;
				ss,test_mode = <0x608>;
				samsung,level0_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 9f a5 a5];
				samsung,level0_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 9f 5a 5a];
				samsung,level1_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a];
				samsung,level1_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 a5 a5];
				samsung,level2_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 fc 5a 5a];
				samsung,level2_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 fc a5 a5];
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				samsung,packet_size_tx_cmds_revA = [37 01 00 00 00 00 02 07 00];
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 03 b0 00 00];
				samsung,display_on_tx_cmds_revA = [05 01 00 00 00 00 02 29 00];
				samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 a1 0b 00];
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 a1 14 0b];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d1 06 60];
				samsung,ddi_id_length = <0x06>;
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 e1 01 00];
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 e1 01 01];
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 e1 01 02];
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00];
				samsung,ldi_debug2_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00];
				samsung,ldi_debug3_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00];
				samsung,ldi_debug4_rx_cmds_revA = [06 01 00 00 00 00 01 05 01 00];
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00];
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 b9 de 00];
				samsung,gray_spot_rx_cmds_revA = [06 01 00 00 00 00 01 b4 04 11];
				samsung,acl_on_tx_cmds_revA = [29 00 00 00 00 00 02 55 00];
				samsung,acl_off_tx_cmds_revA = [29 00 00 00 00 00 02 55 00];
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 b7 02 07];
				samsung,support_dynamic_mipi_clk;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 12 de 11 50 a4 f5 bb 54 29 c8 a4 f5 bb 54 29 c8 00 15 7c 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 fc a5 a5];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x12de 0x1150a4f5 0xbb5429c8 0xa4f5bb54 0x29c80015 0x7c290000 0x12 0xde1150a4 0xf5bb5429 0xc8a4f5bb 0x5429c800 0x157c2900 0x00 0x12de1150 0xa45e1954 0x29c8a45e 0x195429c8 0x157c29 0x00 0x12de11 0x50a2e7bd 0x5429c8a2 0xe7bd5429 0xc800157c>;
				samsung,dynamic_mipi_clk_timing_table = <0x42294180 0x42294180 0x42664a80 0x42fee100>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x00 0x00 0x01 0x01 0x02 0x00 0x00 0x01 0x01 0x03 0x00 0x00 0x03 0x01 0x04 0x00 0x00 0x02 0x02 0x0b 0x2942 0x2a56 0x01 0x02 0x0c 0x25be 0x25cd 0x01 0x02 0x0c 0x25ce 0x25f0 0x02 0x02 0x0c 0x25f1 0x2613 0x03 0x02 0x0c 0x2614 0x26d2 0x01 0x02 0x0d 0x48a 0x49a 0x03 0x02 0x0d 0x49b 0x5e9 0x01 0x02 0x0e 0x601 0x6ca 0x01 0x02 0x0f 0x1105 0x116a 0x01 0x02 0x11 0x8bd 0x8df 0x01 0x02 0x11 0x8e0 0x90e 0x02 0x02 0x11 0x90f 0x925 0x03 0x02 0x11 0x926 0xa03 0x01 0x02 0x12 0xb79 0xc10 0x01 0x03 0x5b 0x00 0x257 0x01 0x03 0x5c 0x258 0x28e 0x01 0x03 0x5c 0x28f 0x2d4 0x02 0x03 0x5c 0x2d5 0x31a 0x03 0x03 0x5c 0x31b 0x4af 0x01 0x03 0x5d 0x4b0 0x4e9 0x03 0x03 0x5d 0x4ea 0x79d 0x01 0x03 0x5e 0x79e 0x95f 0x01 0x03 0x5f 0x960 0xa59 0x01 0x03 0x61 0xabe 0xb1a 0x01 0x03 0x61 0xb1b 0xb79 0x02 0x03 0x61 0xb7a 0xba6 0x03 0x03 0x61 0xba7 0xd79 0x01 0x03 0x62 0xd7a 0xed7 0x01 0x03 0x66 0x1392 0x143b 0x01 0x03 0x67 0x143c 0x149f 0x01 0x03 0x68 0x14a0 0x1503 0x01 0x03 0x6b 0x1662 0x16d9 0x01 0x03 0x6c 0x16da 0x176f 0x01 0x03 0x6d 0x1770 0x1805 0x01 0x03 0x6e 0x1806 0x1931 0x01 0x03 0x6f 0x1932 0x19c7 0x01 0x03 0x73 0x1f68 0x1f9e 0x01 0x03 0x73 0x1f9f 0x1fe4 0x02 0x03 0x73 0x1fe5 0x202a 0x03 0x03 0x73 0x202b 0x21f1 0x01 0x03 0x74 0x21f2 0x234f 0x01 0x03 0x76 0x23fa 0x25bb 0x01 0x03 0x77 0x25bc 0x2629 0x01 0x03 0x78 0x262a 0x263b 0x01 0x03 0x78 0x263c 0x268d 0x02 0x03 0x7a 0x26c0 0x2877 0x01 0x03 0x7c 0x8d68 0x8dfd 0x01 0x03 0x80 0x9376 0x9569 0x01 0x03 0x81 0x956a 0x96f9 0x01 0x03 0x82 0x96fa 0x98ff 0x01 0x03 0x82 0x9900 0x9954 0x02 0x03 0x82 0x9955 0x998b 0x03 0x03 0x82 0x998c 0x9ae1 0x01 0x03 0x83 0x9ae2 0x9b04 0x02 0x03 0x83 0x9b05 0x9b36 0x03 0x03 0x83 0x9b37 0xa016 0x01 0x03 0x83 0xa017 0xa075 0x02 0x03 0x83 0xa076 0xa0a2 0x03 0x03 0x83 0xa0a3 0xa275 0x01 0x03 0x84 0xa276 0xa4df 0x01 0x03 0x84 0xa4e0 0xa55c 0x02 0x03 0x84 0xa55d 0xa56b 0x03 0x03 0x84 0xa56c 0xaa45 0x01 0x03 0x8a 0xd7c8 0xd9c1 0x01 0x03 0x8a 0xd9c2 0xda43 0x02 0x03 0x8a 0xda44 0xda4d 0x03 0x03 0x8a 0xda4e 0xdda3 0x01 0x03 0x9c 0x10384 0x10707 0x01 0x03 0xa1 0x10bea 0x10d47 0x01 0x04 0x33 0x00 0x00 0x01 0x04 0x34 0x00 0x00 0x01 0x04 0x35 0x00 0x00 0x01 0x04 0x36 0x00 0x00 0x01 0x04 0x37 0x00 0x00 0x03 0x04 0x38 0x00 0x00 0x01 0x05 0x3d 0x00 0x00 0x01 0x05 0x3e 0x00 0x00 0x01 0x05 0x47 0x00 0x00 0x01 0x07 0x104 0x2a6e8 0x2ba5c 0x01 0x07 0x107 0x2d2a8 0x2ed60 0x01 0x07 0x107 0x2ed61 0x2edec 0x02 0x07 0x11b 0x25030 0x27344 0x01 0x07 0x146 0x1e208 0x1fd4c 0x01>;
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x02 0x02 0x01 0x01 0x01 0x03 0x02 0x02 0x02 0x02 0x04 0x03 0x03 0x03 0x03 0x05 0x03 0x04 0x04 0x04 0x07 0x04 0x05 0x05 0x05 0x08 0x05 0x06 0x06 0x06 0x0a 0x05 0x07 0x07 0x07 0x0c 0x06 0x08 0x08 0x08 0x0e 0x07 0x09 0x09 0x09 0x0f 0x07 0x0a 0x0a 0x0a 0x11 0x08 0x0b 0x0b 0x0b 0x13 0x09 0x0c 0x0c 0x0c 0x16 0x0a 0x0d 0x0d 0x0d 0x18 0x0b 0x0e 0x0e 0x0e 0x1a 0x0c 0x0f 0x0f 0x0f 0x1c 0x0d 0x10 0x10 0x10 0x1e 0x0d 0x11 0x11 0x11 0x21 0x0e 0x12 0x12 0x12 0x23 0x0f 0x13 0x13 0x13 0x26 0x10 0x14 0x14 0x14 0x28 0x11 0x15 0x15 0x15 0x2b 0x12 0x16 0x16 0x16 0x2d 0x13 0x17 0x17 0x17 0x30 0x14 0x18 0x18 0x18 0x32 0x15 0x19 0x19 0x19 0x35 0x16 0x1a 0x1a 0x1a 0x38 0x17 0x1b 0x1b 0x1b 0x3a 0x19 0x1c 0x1c 0x1c 0x3d 0x1a 0x1d 0x1d 0x1d 0x40 0x1b 0x1e 0x1e 0x1e 0x42 0x1c 0x1f 0x1f 0x1f 0x45 0x1d 0x20 0x20 0x20 0x48 0x1e 0x21 0x21 0x21 0x4b 0x1f 0x22 0x22 0x22 0x4e 0x20 0x23 0x23 0x23 0x51 0x22 0x24 0x24 0x24 0x54 0x23 0x25 0x25 0x25 0x57 0x24 0x26 0x26 0x26 0x5a 0x25 0x27 0x27 0x27 0x5d 0x26 0x28 0x28 0x28 0x60 0x28 0x29 0x29 0x29 0x63 0x29 0x2a 0x2a 0x2a 0x66 0x2a 0x2b 0x2b 0x2b 0x69 0x2b 0x2c 0x2c 0x2c 0x6c 0x2d 0x2d 0x2d 0x2d 0x6f 0x2e 0x2e 0x2e 0x2e 0x72 0x2f 0x2f 0x2f 0x2f 0x76 0x30 0x30 0x30 0x30 0x79 0x32 0x31 0x31 0x31 0x7c 0x33 0x32 0x32 0x32 0x7f 0x34 0x33 0x33 0x33 0x83 0x36 0x34 0x34 0x34 0x86 0x37 0x35 0x35 0x35 0x89 0x38 0x36 0x36 0x36 0x8c 0x3a 0x37 0x37 0x37 0x90 0x3b 0x38 0x38 0x38 0x93 0x3c 0x39 0x39 0x39 0x97 0x3e 0x3a 0x3a 0x3a 0x9a 0x3f 0x3b 0x3b 0x3b 0x9d 0x40 0x3c 0x3c 0x3c 0xa1 0x42 0x3d 0x3d 0x3d 0xa4 0x43 0x3e 0x3e 0x3e 0xa8 0x44 0x3f 0x3f 0x3f 0xab 0x46 0x40 0x40 0x40 0xaf 0x47 0x41 0x41 0x41 0xb2 0x49 0x42 0x42 0x42 0xb6 0x4a 0x43 0x43 0x43 0xb9 0x4c 0x44 0x44 0x44 0xbd 0x4d 0x45 0x45 0x45 0xc0 0x4e 0x46 0x46 0x46 0xc4 0x50 0x47 0x47 0x47 0xc8 0x51 0x48 0x48 0x48 0xcb 0x53 0x49 0x49 0x49 0xcf 0x54 0x4a 0x4a 0x4a 0xd3 0x56 0x4b 0x4b 0x4b 0xd6 0x57 0x4c 0x4c 0x4c 0xda 0x59 0x4d 0x4d 0x4d 0xde 0x5a 0x4e 0x4e 0x4e 0xe1 0x5c 0x4f 0x4f 0x4f 0xe5 0x5d 0x50 0x50 0x50 0xe9 0x5f 0x51 0x51 0x51 0xed 0x60 0x52 0x52 0x52 0xf0 0x62 0x53 0x53 0x53 0xf4 0x63 0x54 0x54 0x54 0xf8 0x65 0x55 0x55 0x55 0xfc 0x66 0x56 0x56 0x56 0x100 0x68 0x57 0x57 0x57 0x103 0x69 0x58 0x58 0x58 0x107 0x6b 0x59 0x59 0x59 0x10b 0x6c 0x5a 0x5a 0x5a 0x10f 0x6e 0x5b 0x5b 0x5b 0x113 0x70 0x5c 0x5c 0x5c 0x117 0x71 0x5d 0x5d 0x5d 0x11b 0x73 0x5e 0x5e 0x5e 0x11f 0x74 0x5f 0x5f 0x5f 0x123 0x76 0x60 0x60 0x60 0x126 0x77 0x61 0x61 0x61 0x12a 0x79 0x62 0x62 0x62 0x12e 0x7b 0x63 0x63 0x63 0x132 0x7c 0x64 0x64 0x64 0x136 0x7e 0x65 0x65 0x65 0x13a 0x7f 0x66 0x66 0x66 0x13e 0x81 0x67 0x67 0x67 0x143 0x83 0x68 0x68 0x68 0x147 0x84 0x69 0x69 0x69 0x14b 0x86 0x6a 0x6a 0x6a 0x14f 0x88 0x6b 0x6b 0x6b 0x153 0x89 0x6c 0x6c 0x6c 0x157 0x8b 0x6d 0x6d 0x6d 0x15b 0x8c 0x6e 0x6e 0x6e 0x15f 0x8e 0x6f 0x6f 0x6f 0x163 0x90 0x70 0x70 0x70 0x167 0x91 0x71 0x71 0x71 0x16c 0x93 0x72 0x72 0x72 0x170 0x95 0x73 0x73 0x73 0x174 0x96 0x74 0x74 0x74 0x178 0x98 0x75 0x75 0x75 0x17c 0x9a 0x76 0x76 0x76 0x180 0x9c 0x77 0x77 0x77 0x185 0x9d 0x78 0x78 0x78 0x189 0x9f 0x79 0x79 0x79 0x18d 0xa1 0x7a 0x7a 0x7a 0x191 0xa2 0x7b 0x7b 0x7b 0x196 0xa4 0x7c 0x7c 0x7c 0x19a 0xa6 0x7d 0x7d 0x7d 0x19e 0xa7 0x7e 0x7e 0x7e 0x1a3 0xa9 0x7f 0x7f 0x7f 0x1a7 0xab 0x80 0x80 0x80 0x1ab 0xad 0x81 0x81 0x81 0x1af 0xae 0x82 0x82 0x82 0x1b4 0xb0 0x83 0x83 0x83 0x1b8 0xb2 0x84 0x84 0x84 0x1bd 0xb4 0x85 0x85 0x85 0x1c1 0xb5 0x86 0x86 0x86 0x1c5 0xb7 0x87 0x87 0x87 0x1c9 0xb9 0x88 0x88 0x88 0x1ce 0xbb 0x89 0x89 0x89 0x1d2 0xbc 0x8a 0x8a 0x8a 0x1d6 0xbe 0x8b 0x8b 0x8b 0x1da 0xc0 0x8c 0x8c 0x8c 0x1df 0xc2 0x8d 0x8d 0x8d 0x1e3 0xc3 0x8e 0x8e 0x8e 0x1e7 0xc5 0x8f 0x8f 0x8f 0x1ec 0xc7 0x90 0x90 0x90 0x1f0 0xc9 0x91 0x91 0x91 0x1f4 0xcb 0x92 0x92 0x92 0x1f9 0xcc 0x93 0x93 0x93 0x1fd 0xce 0x94 0x94 0x94 0x201 0xd0 0x95 0x95 0x95 0x206 0xd2 0x96 0x96 0x96 0x20a 0xd4 0x97 0x97 0x97 0x20e 0xd6 0x98 0x98 0x98 0x213 0xd7 0x99 0x99 0x99 0x217 0xd9 0x9a 0x9a 0x9a 0x21c 0xdb 0x9b 0x9b 0x9b 0x220 0xdd 0x9c 0x9c 0x9c 0x224 0xdf 0x9d 0x9d 0x9d 0x229 0xe1 0x9e 0x9e 0x9e 0x22d 0xe2 0x9f 0x9f 0x9f 0x232 0xe4 0xa0 0xa0 0xa0 0x236 0xe6 0xa1 0xa1 0xa1 0x23b 0xe8 0xa2 0xa2 0xa2 0x23f 0xea 0xa3 0xa3 0xa3 0x244 0xec 0xa4 0xa4 0xa4 0x248 0xed 0xa5 0xa5 0xa5 0x24d 0xef 0xa6 0xa6 0xa6 0x251 0xf1 0xa7 0xa7 0xa7 0x256 0xf3 0xa8 0xa8 0xa8 0x25a 0xf5 0xa9 0xa9 0xa9 0x25f 0xf7 0xaa 0xaa 0xaa 0x263 0xf9 0xab 0xab 0xab 0x268 0xfb 0xac 0xac 0xac 0x26c 0xfd 0xad 0xad 0xad 0x271 0xfe 0xae 0xae 0xae 0x275 0x100 0xaf 0xaf 0xaf 0x27a 0x102 0xb0 0xb0 0xb0 0x27f 0x104 0xb1 0xb1 0xb1 0x283 0x106 0xb2 0xb2 0xb2 0x288 0x108 0xb3 0xb3 0xb3 0x28c 0x10a 0xb4 0xb4 0xb4 0x291 0x10c 0xb5 0xb5 0xb5 0x296 0x10e 0xb6 0xb6 0xb6 0x29a 0x110 0xb7 0xb7 0xb7 0x29f 0x112 0xb8 0xb8 0xb8 0x2a3 0x113 0xb9 0xb9 0xb9 0x2a8 0x115 0xba 0xba 0xba 0x2ad 0x117 0xbb 0xbb 0xbb 0x2b1 0x119 0xbc 0xbc 0xbc 0x2b6 0x11b 0xbd 0xbd 0xbd 0x2bb 0x11d 0xbe 0xbe 0xbe 0x2bf 0x11f 0xbf 0xbf 0xbf 0x2c4 0x121 0xc0 0xc0 0xc0 0x2c9 0x123 0xc1 0xc1 0xc1 0x2ce 0x125 0xc2 0xc2 0xc2 0x2d2 0x127 0xc3 0xc3 0xc3 0x2d7 0x129 0xc4 0xc4 0xc4 0x2dc 0x12b 0xc5 0xc5 0xc5 0x2e0 0x12d 0xc6 0xc6 0xc6 0x2e5 0x12f 0xc7 0xc7 0xc7 0x2ea 0x131 0xc8 0xc8 0xc8 0x2ef 0x133 0xc9 0xc9 0xc9 0x2f4 0x135 0xca 0xca 0xca 0x2f8 0x137 0xcb 0xcb 0xcb 0x2fd 0x139 0xcc 0xcc 0xcc 0x302 0x13b 0xcd 0xcd 0xcd 0x307 0x13d 0xce 0xce 0xce 0x30b 0x13f 0xcf 0xcf 0xcf 0x310 0x141 0xd0 0xd0 0xd0 0x315 0x143 0xd1 0xd1 0xd1 0x31a 0x145 0xd2 0xd2 0xd2 0x31f 0x147 0xd3 0xd3 0xd3 0x324 0x149 0xd4 0xd4 0xd4 0x328 0x14b 0xd5 0xd5 0xd5 0x32d 0x14d 0xd6 0xd6 0xd6 0x332 0x14f 0xd7 0xd7 0xd7 0x337 0x151 0xd8 0xd8 0xd8 0x33c 0x153 0xd9 0xd9 0xd9 0x341 0x155 0xda 0xda 0xda 0x346 0x157 0xdb 0xdb 0xdb 0x34b 0x159 0xdc 0xdc 0xdc 0x34f 0x15b 0xdd 0xdd 0xdd 0x354 0x15d 0xde 0xde 0xde 0x359 0x15f 0xdf 0xdf 0xdf 0x35e 0x161 0xe0 0xe0 0xe0 0x363 0x163 0xe1 0xe1 0xe1 0x368 0x165 0xe2 0xe2 0xe2 0x36d 0x167 0xe3 0xe3 0xe3 0x372 0x169 0xe4 0xe4 0xe4 0x377 0x16b 0xe5 0xe5 0xe5 0x37c 0x16d 0xe6 0xe6 0xe6 0x381 0x170 0xe7 0xe7 0xe7 0x386 0x172 0xe8 0xe8 0xe8 0x38b 0x174 0xe9 0xe9 0xe9 0x390 0x176 0xea 0xea 0xea 0x395 0x178 0xeb 0xeb 0xeb 0x39a 0x17a 0xec 0xec 0xec 0x39f 0x17c 0xed 0xed 0xed 0x3a4 0x17e 0xee 0xee 0xee 0x3a9 0x180 0xef 0xef 0xef 0x3ae 0x182 0xf0 0xf0 0xf0 0x3b3 0x184 0xf1 0xf1 0xf1 0x3b8 0x186 0xf2 0xf2 0xf2 0x3bd 0x189 0xf3 0xf3 0xf3 0x3c2 0x18b 0xf4 0xf4 0xf4 0x3c7 0x18d 0xf5 0xf5 0xf5 0x3cc 0x18f 0xf6 0xf6 0xf6 0x3d1 0x191 0xf7 0xf7 0xf7 0x3d6 0x193 0xf8 0xf8 0xf8 0x3db 0x195 0xf9 0xf9 0xf9 0x3e0 0x197 0xfa 0xfa 0xfa 0x3e5 0x199 0xfb 0xfb 0xfb 0x3eb 0x19b 0xfc 0xfc 0xfc 0x3f0 0x19e 0xfd 0xfd 0xfd 0x3f5 0x1a0 0xfe 0xfe 0xfe 0x3fa 0x1a2 0xff 0xff 0xff 0x3ff 0x1a4>;
				samsung,hbm_candela_map_table_revA = <0x00 0x100 0x100 0x28 0x1c3 0x01 0x101 0x101 0x28 0x1c3 0x02 0x102 0x102 0x28 0x1c3 0x03 0x103 0x103 0x28 0x1c3 0x04 0x104 0x104 0x28 0x1c3 0x05 0x105 0x105 0x28 0x1c3 0x06 0x106 0x106 0x28 0x1c3 0x07 0x107 0x107 0x28 0x1c3 0x08 0x108 0x108 0x28 0x1c3 0x09 0x109 0x109 0x28 0x1c3 0x0a 0x10a 0x10a 0x28 0x1c3 0x0b 0x10b 0x10b 0x28 0x1c3 0x0c 0x10c 0x10c 0x28 0x1c3 0x0d 0x10d 0x10d 0x28 0x1c3 0x0e 0x10e 0x10e 0x28 0x1c3 0x0f 0x10f 0x10f 0x28 0x1c3 0x10 0x110 0x110 0x28 0x1c3 0x11 0x111 0x111 0x2b 0x1c5 0x12 0x112 0x112 0x2d 0x1c6 0x13 0x113 0x113 0x30 0x1c8 0x14 0x114 0x114 0x32 0x1ca 0x15 0x115 0x115 0x35 0x1cc 0x16 0x116 0x116 0x37 0x1cd 0x17 0x117 0x117 0x3a 0x1cf 0x18 0x118 0x118 0x3c 0x1d0 0x19 0x119 0x119 0x3f 0x1d2 0x1a 0x11a 0x11a 0x41 0x1d3 0x1b 0x11b 0x11b 0x44 0x1d5 0x1c 0x11c 0x11c 0x46 0x1d7 0x1d 0x11d 0x11d 0x49 0x1d9 0x1e 0x11e 0x11e 0x4b 0x1da 0x1f 0x11f 0x11f 0x4e 0x1dc 0x20 0x120 0x120 0x50 0x1dd 0x21 0x121 0x121 0x53 0x1df 0x22 0x122 0x122 0x55 0x1e0 0x23 0x123 0x123 0x58 0x1e2 0x24 0x124 0x124 0x5a 0x1e4 0x25 0x125 0x125 0x5d 0x1e6 0x26 0x126 0x126 0x5f 0x1e7 0x27 0x127 0x127 0x62 0x1e9 0x28 0x128 0x128 0x64 0x1ea 0x29 0x129 0x129 0x67 0x1ec 0x2a 0x12a 0x12a 0x69 0x1ed 0x2b 0x12b 0x12b 0x6c 0x1ef 0x2c 0x12c 0x12c 0x6e 0x1f1 0x2d 0x12d 0x12d 0x71 0x1f3 0x2e 0x12e 0x12e 0x73 0x1f4 0x2f 0x12f 0x12f 0x76 0x1f6 0x30 0x130 0x130 0x78 0x1f7 0x31 0x131 0x131 0x7b 0x1f9 0x32 0x132 0x132 0x7d 0x1fa 0x33 0x133 0x133 0x80 0x1fc 0x34 0x134 0x134 0x82 0x1fe 0x35 0x135 0x135 0x85 0x200 0x36 0x136 0x136 0x87 0x201 0x37 0x137 0x137 0x8a 0x203 0x38 0x138 0x138 0x8c 0x204 0x39 0x139 0x139 0x8f 0x206 0x3a 0x13a 0x13a 0x91 0x207 0x3b 0x13b 0x13b 0x94 0x209 0x3c 0x13c 0x13c 0x96 0x20b 0x3d 0x13d 0x13d 0x99 0x20d 0x3e 0x13e 0x13e 0x9b 0x20e 0x3f 0x13f 0x13f 0x9e 0x210 0x40 0x140 0x140 0xa0 0x211 0x41 0x141 0x141 0xa3 0x213 0x42 0x142 0x142 0xa5 0x214 0x43 0x143 0x143 0xa8 0x216 0x44 0x144 0x144 0xaa 0x218 0x45 0x145 0x145 0xad 0x21a 0x46 0x146 0x146 0xaf 0x21b 0x47 0x147 0x147 0xb2 0x21d 0x48 0x148 0x148 0xb4 0x21e 0x49 0x149 0x149 0xb7 0x220 0x4a 0x14a 0x14a 0xb9 0x221 0x4b 0x14b 0x14b 0xbc 0x223 0x4c 0x14c 0x14c 0xbe 0x225 0x4d 0x14d 0x14d 0xc1 0x227 0x4e 0x14e 0x14e 0xc3 0x228 0x4f 0x14f 0x14f 0xc6 0x22a 0x50 0x150 0x150 0xc8 0x22b 0x51 0x151 0x151 0xcb 0x22d 0x52 0x152 0x152 0xcd 0x22e 0x53 0x153 0x153 0xd0 0x230 0x54 0x154 0x154 0xd2 0x232 0x55 0x155 0x155 0xd5 0x234 0x56 0x156 0x156 0xd7 0x235 0x57 0x157 0x157 0xda 0x237 0x58 0x158 0x158 0xdc 0x238 0x59 0x159 0x159 0xdf 0x23a 0x5a 0x15a 0x15a 0xe1 0x23b 0x5b 0x15b 0x15b 0xe4 0x23d 0x5c 0x15c 0x15c 0xe6 0x23f 0x5d 0x15d 0x15d 0xe9 0x241 0x5e 0x15e 0x15e 0xeb 0x242 0x5f 0x15f 0x15f 0xee 0x244 0x60 0x160 0x160 0xf0 0x245 0x61 0x161 0x161 0xf3 0x247 0x62 0x162 0x162 0xf5 0x249 0x63 0x163 0x163 0xf8 0x24a 0x64 0x164 0x164 0xfa 0x24c 0x65 0x165 0x165 0xfd 0x24e 0x66 0x166 0x166 0xff 0x24f 0x67 0x167 0x167 0x102 0x251 0x68 0x168 0x168 0x104 0x252 0x69 0x169 0x169 0x107 0x254 0x6a 0x16a 0x16a 0x109 0x256 0x6b 0x16b 0x16b 0x10c 0x257 0x6c 0x16c 0x16c 0x10e 0x259 0x6d 0x16d 0x16d 0x111 0x25b 0x6e 0x16e 0x16e 0x113 0x25c 0x6f 0x16f 0x16f 0x116 0x25e 0x70 0x170 0x170 0x118 0x25f 0x71 0x171 0x171 0x11b 0x261 0x72 0x172 0x172 0x11d 0x263 0x73 0x173 0x173 0x120 0x265 0x74 0x174 0x174 0x122 0x266 0x75 0x175 0x175 0x125 0x268 0x76 0x176 0x176 0x128 0x26a 0x77 0x177 0x177 0x12a 0x26b 0x78 0x178 0x178 0x12d 0x26d 0x79 0x179 0x179 0x12f 0x26e 0x7a 0x17a 0x17a 0x132 0x270 0x7b 0x17b 0x17b 0x134 0x272 0x7c 0x17c 0x17c 0x137 0x273 0x7d 0x17d 0x17d 0x139 0x275 0x7e 0x17e 0x17e 0x13c 0x277 0x7f 0x17f 0x17f 0x13e 0x278 0x80 0x180 0x180 0x141 0x27a 0x81 0x181 0x181 0x143 0x27b 0x82 0x182 0x182 0x146 0x27d 0x83 0x183 0x183 0x148 0x27f 0x84 0x184 0x184 0x14b 0x280 0x85 0x185 0x185 0x14d 0x282 0x86 0x186 0x186 0x150 0x284 0x87 0x187 0x187 0x152 0x285 0x88 0x188 0x188 0x155 0x287 0x89 0x189 0x189 0x157 0x288 0x8a 0x18a 0x18a 0x15a 0x28a 0x8b 0x18b 0x18b 0x15c 0x28c 0x8c 0x18c 0x18c 0x15f 0x28e 0x8d 0x18d 0x18d 0x161 0x28f 0x8e 0x18e 0x18e 0x164 0x291 0x8f 0x18f 0x18f 0x166 0x292 0x90 0x190 0x190 0x169 0x294 0x91 0x191 0x191 0x16b 0x295 0x92 0x192 0x192 0x16e 0x297 0x93 0x193 0x193 0x170 0x299 0x94 0x194 0x194 0x173 0x29b 0x95 0x195 0x195 0x175 0x29c 0x96 0x196 0x196 0x178 0x29e 0x97 0x197 0x197 0x17a 0x29f 0x98 0x198 0x198 0x17d 0x2a1 0x99 0x199 0x199 0x17f 0x2a2 0x9a 0x19a 0x19a 0x182 0x2a4 0x9b 0x19b 0x19b 0x184 0x2a6 0x9c 0x19c 0x19c 0x187 0x2a8 0x9d 0x19d 0x19d 0x189 0x2a9 0x9e 0x19e 0x19e 0x18c 0x2ab 0x9f 0x19f 0x19f 0x18e 0x2ac 0xa0 0x1a0 0x1a0 0x191 0x2ae 0xa1 0x1a1 0x1a1 0x193 0x2af 0xa2 0x1a2 0x1a2 0x196 0x2b1 0xa3 0x1a3 0x1a3 0x198 0x2b3 0xa4 0x1a4 0x1a4 0x19b 0x2b5 0xa5 0x1a5 0x1a5 0x19d 0x2b6 0xa6 0x1a6 0x1a6 0x1a0 0x2b8 0xa7 0x1a7 0x1a7 0x1a2 0x2b9 0xa8 0x1a8 0x1a8 0x1a5 0x2bb 0xa9 0x1a9 0x1a9 0x1a7 0x2bc 0xaa 0x1aa 0x1aa 0x1aa 0x2be 0xab 0x1ab 0x1ab 0x1ac 0x2c0 0xac 0x1ac 0x1ac 0x1af 0x2c2 0xad 0x1ad 0x1ad 0x1b1 0x2c3 0xae 0x1ae 0x1ae 0x1b4 0x2c5 0xaf 0x1af 0x1af 0x1b6 0x2c6 0xb0 0x1b0 0x1b0 0x1b9 0x2c8 0xb1 0x1b1 0x1b1 0x1bb 0x2c9 0xb2 0x1b2 0x1b2 0x1be 0x2cb 0xb3 0x1b3 0x1b3 0x1c0 0x2cd 0xb4 0x1b4 0x1b4 0x1c3 0x2cf 0xb5 0x1b5 0x1b5 0x1c5 0x2d0 0xb6 0x1b6 0x1b6 0x1c8 0x2d2 0xb7 0x1b7 0x1b7 0x1ca 0x2d3 0xb8 0x1b8 0x1b8 0x1cd 0x2d5 0xb9 0x1b9 0x1b9 0x1cf 0x2d6 0xba 0x1ba 0x1ba 0x1d2 0x2d8 0xbb 0x1bb 0x1bb 0x1d4 0x2da 0xbc 0x1bc 0x1bc 0x1d7 0x2dc 0xbd 0x1bd 0x1bd 0x1d9 0x2dd 0xbe 0x1be 0x1be 0x1dc 0x2df 0xbf 0x1bf 0x1bf 0x1de 0x2e0 0xc0 0x1c0 0x1c0 0x1e1 0x2e2 0xc1 0x1c1 0x1c1 0x1e3 0x2e3 0xc2 0x1c2 0x1c2 0x1e6 0x2e5 0xc3 0x1c3 0x1c3 0x1e8 0x2e7 0xc4 0x1c4 0x1c4 0x1eb 0x2e9 0xc5 0x1c5 0x1c5 0x1ed 0x2ea 0xc6 0x1c6 0x1c6 0x1f0 0x2ec 0xc7 0x1c7 0x1c7 0x1f2 0x2ed 0xc8 0x1c8 0x1c8 0x1f5 0x2ef 0xc9 0x1c9 0x1c9 0x1f7 0x2f0 0xca 0x1ca 0x1ca 0x1fa 0x2f2 0xcb 0x1cb 0x1cb 0x1fc 0x2f4 0xcc 0x1cc 0x1cc 0x1ff 0x2f6 0xcd 0x1cd 0x1cd 0x201 0x2f7 0xce 0x1ce 0x1ce 0x204 0x2f9 0xcf 0x1cf 0x1cf 0x206 0x2fa 0xd0 0x1d0 0x1d0 0x209 0x2fc 0xd1 0x1d1 0x1d1 0x20b 0x2fd 0xd2 0x1d2 0x1d2 0x20e 0x2ff 0xd3 0x1d3 0x1d3 0x210 0x301 0xd4 0x1d4 0x1d4 0x213 0x303 0xd5 0x1d5 0x1d5 0x215 0x304 0xd6 0x1d6 0x1d6 0x218 0x306 0xd7 0x1d7 0x1d7 0x21a 0x307 0xd8 0x1d8 0x1d8 0x21d 0x309 0xd9 0x1d9 0x1d9 0x21f 0x30b 0xda 0x1da 0x1da 0x222 0x30c 0xdb 0x1db 0x1db 0x224 0x30e 0xdc 0x1dc 0x1dc 0x227 0x310 0xdd 0x1dd 0x1dd 0x229 0x311 0xde 0x1de 0x1de 0x22c 0x313 0xdf 0x1df 0x1df 0x22e 0x314 0xe0 0x1e0 0x1e0 0x231 0x316 0xe1 0x1e1 0x1e1 0x233 0x318 0xe2 0x1e2 0x1e2 0x236 0x319 0xe3 0x1e3 0x1e3 0x238 0x31b 0xe4 0x1e4 0x1e4 0x23b 0x31d 0xe5 0x1e5 0x1e5 0x23d 0x31e 0xe6 0x1e6 0x1e6 0x240 0x320>;
				samsung,aod_candela_map_table_revA = <0x00 0x00 0x0b 0x00 0x02 0x01 0x0c 0x1f 0x00 0x0a 0x02 0x20 0x37 0x00 0x1e 0x03 0x38 0xff 0x00 0x3c>;
				samsung,smooth_dimming_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 22 00 02 53 20 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 03 b0 0c b4 29 00 00 00 00 00 02 b4 20 29 00 00 00 00 00 02 53 20 29 00 00 00 00 00 03 51 ff ff 29 00 00 00 00 00 03 b0 99 df 29 00 00 00 00 00 02 df 14];
				samsung,gamma_mode2_hbm_tx_cmds_revA = [29 00 00 00 00 00 03 b0 0c b4 29 00 00 00 00 00 02 b4 20 29 00 00 00 00 00 02 53 e0 29 00 00 00 00 00 03 51 00 5d 29 00 00 00 00 00 03 b0 99 df 29 00 00 00 00 00 02 df 14];
				samsung,self_grid_on_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 0a e7 29 00 00 00 00 00 02 e7 81 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,self_grid_off_revA = [29 01 00 00 11 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 0a e7 29 00 00 00 00 00 02 e7 01 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 11 00 03 f0 5a 5a 29 01 00 00 01 00 02 53 24 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 01 00 02 53 20 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_2nit_tx_cmds_revA = [29 01 00 00 00 00 02 53 27];
				samsung,lpm_10nit_tx_cmds_revA = [29 01 00 00 00 00 02 53 26];
				samsung,lpm_30nit_tx_cmds_revA = [29 01 00 00 00 00 02 53 25];
				samsung,lpm_60nit_tx_cmds_revA = [29 01 00 00 00 00 02 53 24];
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 01 00 02 53 23 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,mcd_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 01 d6 29 00 00 00 00 00 04 d6 0b 00 02 29 00 00 00 00 00 03 b0 72 d6 29 00 00 00 00 00 03 d6 00 71 29 01 00 00 b4 00 02 f7 0f 29 00 00 00 00 00 03 b0 17 d4 29 00 00 00 00 00 02 d4 04 29 00 00 00 00 00 03 b0 28 d4 29 00 00 00 00 00 03 d4 86 00 29 00 00 00 00 00 03 b0 41 d4 29 00 00 00 00 00 04 d4 84 3c 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,mcd_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 17 d4 29 00 00 00 00 00 02 d4 14 29 00 00 00 00 00 03 b0 28 d4 29 00 00 00 00 00 03 d4 86 8e 29 00 00 00 00 00 03 b0 41 d4 29 00 00 00 00 00 04 d4 84 3c 8e 29 01 00 00 b4 00 02 f7 0f 29 00 00 00 00 00 03 b0 01 d6 29 00 00 00 00 00 04 d6 07 00 06 29 00 00 00 00 00 03 b0 72 d6 29 00 00 00 00 00 03 d6 00 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,dia_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 0d c1 29 00 00 00 00 00 02 c1 02 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,dia_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 0d c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,vrr_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,support_vrr_based_bl;
				samsung,vint_tx_cmds_revA = [29 00 00 00 00 00 03 b0 0c d3 29 00 00 00 00 00 02 d3 0d];
				samsung,support_hmt;
				samsung,hmt_candela_map_table_revA = <0x00 0x00 0x00 0x106 0x19 0x01 0x01 0x01 0x107 0x19 0x02 0x02 0x02 0x108 0x19 0x03 0x03 0x03 0x10b 0x1a 0x04 0x04 0x04 0x10e 0x1a 0x05 0x05 0x05 0x111 0x1a 0x06 0x06 0x06 0x114 0x1b 0x07 0x07 0x07 0x117 0x1b 0x08 0x08 0x08 0x11a 0x1b 0x09 0x09 0x09 0x11d 0x1c 0x0a 0x0a 0x0a 0x120 0x1c 0x0b 0x0b 0x0b 0x123 0x1c 0x0c 0x0c 0x0c 0x126 0x1d 0x0d 0x0d 0x0d 0x129 0x1d 0x0e 0x0e 0x0e 0x12c 0x1d 0x0f 0x0f 0x0f 0x12f 0x1e 0x10 0x10 0x10 0x132 0x1e 0x11 0x11 0x11 0x135 0x1e 0x12 0x12 0x12 0x138 0x1f 0x13 0x13 0x13 0x13b 0x1f 0x14 0x14 0x14 0x13e 0x1f 0x15 0x15 0x15 0x141 0x20 0x16 0x16 0x16 0x144 0x20 0x17 0x17 0x17 0x147 0x20 0x18 0x18 0x18 0x14a 0x21 0x19 0x19 0x19 0x14d 0x21 0x1a 0x1a 0x1a 0x150 0x21 0x1b 0x1b 0x1b 0x153 0x22 0x1c 0x1c 0x1c 0x156 0x22 0x1d 0x1d 0x1d 0x159 0x22 0x1e 0x1e 0x1e 0x15c 0x23 0x1f 0x1f 0x1f 0x15f 0x23 0x20 0x20 0x20 0x162 0x23 0x21 0x21 0x21 0x165 0x24 0x22 0x22 0x22 0x168 0x24 0x23 0x23 0x23 0x16b 0x24 0x24 0x24 0x24 0x16e 0x25 0x25 0x25 0x25 0x171 0x25 0x26 0x26 0x26 0x174 0x25 0x27 0x27 0x27 0x177 0x26 0x28 0x28 0x28 0x17a 0x26 0x29 0x29 0x29 0x17d 0x26 0x2a 0x2a 0x2a 0x180 0x27 0x2b 0x2b 0x2b 0x183 0x27 0x2c 0x2c 0x2c 0x186 0x27 0x2d 0x2d 0x2d 0x189 0x28 0x2e 0x2e 0x2e 0x18c 0x28 0x2f 0x2f 0x2f 0x18f 0x28 0x30 0x30 0x30 0x192 0x29 0x31 0x31 0x31 0x195 0x29 0x32 0x32 0x32 0x198 0x29 0x33 0x33 0x33 0x19b 0x2a 0x34 0x34 0x34 0x19e 0x2a 0x35 0x35 0x35 0x1a1 0x2a 0x36 0x36 0x36 0x1a4 0x2b 0x37 0x37 0x37 0x1a7 0x2b 0x38 0x38 0x38 0x1aa 0x2b 0x39 0x39 0x39 0x1ad 0x2c 0x3a 0x3a 0x3a 0x1b0 0x2c 0x3b 0x3b 0x3b 0x1b3 0x2c 0x3c 0x3c 0x3c 0x1b6 0x2d 0x3d 0x3d 0x3d 0x1b9 0x2d 0x3e 0x3e 0x3e 0x1bc 0x2d 0x3f 0x3f 0x3f 0x1bf 0x2e 0x40 0x40 0x40 0x1c2 0x2e 0x41 0x41 0x41 0x1c5 0x2e 0x42 0x42 0x42 0x1c8 0x2f 0x43 0x43 0x43 0x1cb 0x2f 0x44 0x44 0x44 0x1ce 0x2f 0x45 0x45 0x45 0x1d1 0x30 0x46 0x46 0x46 0x1d4 0x30 0x47 0x47 0x47 0x1d7 0x30 0x48 0x48 0x48 0x1da 0x31 0x49 0x49 0x49 0x1dd 0x31 0x4a 0x4a 0x4a 0x1e0 0x31 0x4b 0x4b 0x4b 0x1e3 0x32 0x4c 0x4c 0x4c 0x1e6 0x32 0x4d 0x4d 0x4d 0x1e9 0x32 0x4e 0x4e 0x4e 0x1ec 0x33 0x4f 0x4f 0x4f 0x1ef 0x33 0x50 0x50 0x50 0x1f2 0x33 0x51 0x51 0x51 0x1f5 0x34 0x52 0x52 0x52 0x1f8 0x34 0x53 0x53 0x53 0x1fb 0x34 0x54 0x54 0x54 0x1fe 0x35 0x55 0x55 0x55 0x201 0x35 0x56 0x56 0x56 0x204 0x35 0x57 0x57 0x57 0x207 0x36 0x58 0x58 0x58 0x20a 0x36 0x59 0x59 0x59 0x20d 0x36 0x5a 0x5a 0x5a 0x210 0x37 0x5b 0x5b 0x5b 0x213 0x37 0x5c 0x5c 0x5c 0x216 0x37 0x5d 0x5d 0x5d 0x219 0x38 0x5e 0x5e 0x5e 0x21c 0x38 0x5f 0x5f 0x5f 0x21f 0x38 0x60 0x60 0x60 0x222 0x39 0x61 0x61 0x61 0x225 0x39 0x62 0x62 0x62 0x228 0x39 0x63 0x63 0x63 0x22b 0x3a 0x64 0x64 0x64 0x22e 0x3a 0x65 0x65 0x65 0x231 0x3a 0x66 0x66 0x66 0x234 0x3b 0x67 0x67 0x67 0x237 0x3b 0x68 0x68 0x68 0x23a 0x3b 0x69 0x69 0x69 0x23d 0x3c 0x6a 0x6a 0x6a 0x240 0x3c 0x6b 0x6b 0x6b 0x243 0x3c 0x6c 0x6c 0x6c 0x246 0x3d 0x6d 0x6d 0x6d 0x249 0x3d 0x6e 0x6e 0x6e 0x24c 0x3d 0x6f 0x6f 0x6f 0x24f 0x3e 0x70 0x70 0x70 0x252 0x3e 0x71 0x71 0x71 0x255 0x3e 0x72 0x72 0x72 0x258 0x3f 0x73 0x73 0x73 0x25b 0x3f 0x74 0x74 0x74 0x25e 0x3f 0x75 0x75 0x75 0x261 0x40 0x76 0x76 0x76 0x264 0x40 0x77 0x77 0x77 0x267 0x40 0x78 0x78 0x78 0x26a 0x41 0x79 0x79 0x79 0x26d 0x41 0x7a 0x7a 0x7a 0x270 0x41 0x7b 0x7b 0x7b 0x273 0x42 0x7c 0x7c 0x7c 0x276 0x42 0x7d 0x7d 0x7d 0x279 0x42 0x7e 0x7e 0x7e 0x27c 0x43 0x7f 0x7f 0x7f 0x27f 0x43 0x80 0x80 0x80 0x282 0x43 0x81 0x81 0x81 0x285 0x44 0x82 0x82 0x82 0x288 0x44 0x83 0x83 0x83 0x28b 0x44 0x84 0x84 0x84 0x28e 0x45 0x85 0x85 0x85 0x291 0x45 0x86 0x86 0x86 0x294 0x45 0x87 0x87 0x87 0x297 0x46 0x88 0x88 0x88 0x29a 0x46 0x89 0x89 0x89 0x29d 0x46 0x8a 0x8a 0x8a 0x2a0 0x47 0x8b 0x8b 0x8b 0x2a3 0x47 0x8c 0x8c 0x8c 0x2a6 0x47 0x8d 0x8d 0x8d 0x2a9 0x48 0x8e 0x8e 0x8e 0x2ac 0x48 0x8f 0x8f 0x8f 0x2af 0x48 0x90 0x90 0x90 0x2b2 0x49 0x91 0x91 0x91 0x2b5 0x49 0x92 0x92 0x92 0x2b8 0x49 0x93 0x93 0x93 0x2bb 0x4a 0x94 0x94 0x94 0x2be 0x4a 0x95 0x95 0x95 0x2c1 0x4a 0x96 0x96 0x96 0x2c4 0x4b 0x97 0x97 0x97 0x2c7 0x4b 0x98 0x98 0x98 0x2ca 0x4b 0x99 0x99 0x99 0x2cd 0x4c 0x9a 0x9a 0x9a 0x2d0 0x4c 0x9b 0x9b 0x9b 0x2d3 0x4c 0x9c 0x9c 0x9c 0x2d6 0x4d 0x9d 0x9d 0x9d 0x2d9 0x4d 0x9e 0x9e 0x9e 0x2dc 0x4d 0x9f 0x9f 0x9f 0x2df 0x4e 0xa0 0xa0 0xa0 0x2e2 0x4e 0xa1 0xa1 0xa1 0x2e5 0x4f 0xa2 0xa2 0xa2 0x2e8 0x4f 0xa3 0xa3 0xa3 0x2eb 0x4f 0xa4 0xa4 0xa4 0x2ee 0x50 0xa5 0xa5 0xa5 0x2f1 0x50 0xa6 0xa6 0xa6 0x2f4 0x50 0xa7 0xa7 0xa7 0x2f7 0x51 0xa8 0xa8 0xa8 0x2fa 0x51 0xa9 0xa9 0xa9 0x2fd 0x51 0xaa 0xaa 0xaa 0x300 0x52 0xab 0xab 0xab 0x303 0x52 0xac 0xac 0xac 0x306 0x52 0xad 0xad 0xad 0x309 0x53 0xae 0xae 0xae 0x30c 0x53 0xaf 0xaf 0xaf 0x30f 0x53 0xb0 0xb0 0xb0 0x312 0x54 0xb1 0xb1 0xb1 0x315 0x54 0xb2 0xb2 0xb2 0x318 0x54 0xb3 0xb3 0xb3 0x31b 0x55 0xb4 0xb4 0xb4 0x31e 0x55 0xb5 0xb5 0xb5 0x321 0x55 0xb6 0xb6 0xb6 0x324 0x56 0xb7 0xb7 0xb7 0x327 0x56 0xb8 0xb8 0xb8 0x32a 0x56 0xb9 0xb9 0xb9 0x32d 0x57 0xba 0xba 0xba 0x330 0x57 0xbb 0xbb 0xbb 0x333 0x57 0xbc 0xbc 0xbc 0x336 0x58 0xbd 0xbd 0xbd 0x339 0x58 0xbe 0xbe 0xbe 0x33c 0x58 0xbf 0xbf 0xbf 0x33f 0x59 0xc0 0xc0 0xc0 0x342 0x59 0xc1 0xc1 0xc1 0x345 0x59 0xc2 0xc2 0xc2 0x348 0x5a 0xc3 0xc3 0xc3 0x34b 0x5a 0xc4 0xc4 0xc4 0x34e 0x5a 0xc5 0xc5 0xc5 0x351 0x5b 0xc6 0xc6 0xc6 0x354 0x5b 0xc7 0xc7 0xc7 0x357 0x5b 0xc8 0xc8 0xc8 0x35a 0x5c 0xc9 0xc9 0xc9 0x35d 0x5c 0xca 0xca 0xca 0x360 0x5c 0xcb 0xcb 0xcb 0x363 0x5d 0xcc 0xcc 0xcc 0x366 0x5d 0xcd 0xcd 0xcd 0x369 0x5d 0xce 0xce 0xce 0x36c 0x5e 0xcf 0xcf 0xcf 0x36f 0x5e 0xd0 0xd0 0xd0 0x372 0x5e 0xd1 0xd1 0xd1 0x375 0x5f 0xd2 0xd2 0xd2 0x378 0x5f 0xd3 0xd3 0xd3 0x37b 0x5f 0xd4 0xd4 0xd4 0x37e 0x60 0xd5 0xd5 0xd5 0x381 0x60 0xd6 0xd6 0xd6 0x384 0x60 0xd7 0xd7 0xd7 0x387 0x61 0xd8 0xd8 0xd8 0x38a 0x61 0xd9 0xd9 0xd9 0x38d 0x61 0xda 0xda 0xda 0x390 0x62 0xdb 0xdb 0xdb 0x393 0x62 0xdc 0xdc 0xdc 0x396 0x62 0xdd 0xdd 0xdd 0x399 0x63 0xde 0xde 0xde 0x39c 0x63 0xdf 0xdf 0xdf 0x39f 0x63 0xe0 0xe0 0xe0 0x3a2 0x64 0xe1 0xe1 0xe1 0x3a5 0x64 0xe2 0xe2 0xe2 0x3a8 0x64 0xe3 0xe3 0xe3 0x3ab 0x65 0xe4 0xe4 0xe4 0x3ae 0x65 0xe5 0xe5 0xe5 0x3b1 0x65 0xe6 0xe6 0xe6 0x3b4 0x66 0xe7 0xe7 0xe7 0x3b7 0x66 0xe8 0xe8 0xe8 0x3ba 0x66 0xe9 0xe9 0xe9 0x3bd 0x67 0xea 0xea 0xea 0x3c0 0x67 0xeb 0xeb 0xeb 0x3c3 0x67 0xec 0xec 0xec 0x3c6 0x68 0xed 0xed 0xed 0x3c9 0x68 0xee 0xee 0xee 0x3cc 0x68 0xef 0xef 0xef 0x3cf 0x69 0xf0 0xf0 0xf0 0x3d2 0x69 0xf1 0xf1 0xf1 0x3d5 0x69 0xf2 0xf2 0xf2 0x3d8 0x6a 0xf3 0xf3 0xf3 0x3db 0x6a 0xf4 0xf4 0xf4 0x3de 0x6a 0xf5 0xf5 0xf5 0x3e1 0x6b 0xf6 0xf6 0xf6 0x3e4 0x6b 0xf7 0xf7 0xf7 0x3e7 0x6b 0xf8 0xf8 0xf8 0x3ea 0x6c 0xf9 0xf9 0xf9 0x3ed 0x6c 0xfa 0xfa 0xfa 0x3f0 0x6c 0xfb 0xfb 0xfb 0x3f3 0x6d 0xfc 0xfc 0xfc 0x3f6 0x6d 0xfd 0xfd 0xfd 0x3f9 0x6d 0xfe 0xfe 0xfe 0x3fc 0x6e 0xff 0xff 0xff 0x3ff 0x6e>;
				samsung,gamma_mode2_hmt_tx_cmds_revA = [29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 02 f7 0f];
				samsung,hmt_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 85 bc 29 00 00 00 00 00 03 bc 12 64 29 00 00 00 00 00 03 b0 9f bc 29 00 00 00 00 00 05 bc 0b 1c 0b 1c 29 00 00 00 00 00 03 b0 0e d5 29 00 00 00 00 00 9f d5 12 08 01 0d 0e 0f 0f 0f 0f 0f 0f 0f 0f 0f 0f 23 24 1d 1f 07 12 08 01 0d 0e 0f 0f 0f 0f 0f 0f 0f 0f 0f 0f fc ff ff f5 eb f0 ff ff bf ff fb f0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 0c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 50 4f 51 00 00 00 40 4f 51 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 40 00 00 50 00 00 04 0e 25 41 3c 00 13 29 00 00 00 00 00 03 b0 01 d6 29 00 00 00 00 00 04 d6 01 00 0c 29 00 00 00 00 00 03 b0 4e d6 29 00 00 00 00 00 02 d6 13 29 00 00 00 00 00 03 b0 07 d7 29 00 00 00 00 00 02 d7 13 29 01 00 00 0a 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,hmt_disable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3b00ed5 0x29000000 0x9fd5 0x1108010d 0xe0f0f0f 0xf0f0f0f 0xf0f0f23 0x241d1f07 0x1108010d 0xe0f0f0f 0xf0f0f0f 0xf0f0ffc 0xfffff5eb 0xf0ffff7f 0xfffbf000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x7000600 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x504f51 0x40 0x4f510000 0x00 0x00 0x00 0x400000 0x50000004 0xe25413c 0x2900 0x00 0x3b001d6 0x29000000 0x4d6 0x7000629 0x00 0x3b04e 0xd6290000 0x02 0xd6002900 0x00 0x3b007d7 0x29000000 0x2d7 0x290000 0x03 0xb085bc29 0x00 0x3bc09 0x40290000 0x03 0xb09fbc29 0x00 0x5bc01 0x1c011c29 0x100000a 0x2f70f>;
				qcom,display-type = "primary";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,platform-reset-gpio = <0x92 0x16 0x00>;
				qcom,platform-te-gpio = <0x92 0x52 0x00>;
				samsung,ub-con-det = <0x92 0xb6 0x00>;
				samsung,delayed-display-on = <0x01>;
				samsung,esd-irq-gpio1 = <0x57e 0x07 0x00>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				phandle = <0x5c7>;

				qcom,mdss-dsi-display-timings {

					fhd120hs {
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-panel-clockrate = <0x42294180>;
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 27 24 0a 0a 09 02 04 00 1f 1a];
						qcom,mdss-dsi-t-clk-pre = <0x1f>;
						qcom,mdss-dsi-t-clk-post = <0x1a>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 05 01 00 00 1e 00 02 11 00 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 05 2a 00 00 04 37 29 01 00 00 00 00 05 2b 00 00 09 5f 29 01 00 00 00 00 03 b0 86 be 29 01 00 00 00 00 15 be 55 40 28 51 66 98 15 55 55 55 08 f1 c6 48 40 00 20 10 09 9a 29 00 00 00 00 00 03 b0 c9 c1 29 00 00 00 00 00 02 c1 01 29 00 00 00 00 00 03 b0 5c d1 29 00 00 00 00 00 02 d1 01 29 00 00 00 00 00 03 b0 09 df 29 00 00 00 00 00 03 df 00 00 29 00 00 00 00 00 03 b0 33 d3 29 00 00 00 00 00 0d d3 83 00 00 03 00 00 83 00 00 03 00 00 29 00 00 00 00 00 03 b0 4d dd 29 00 00 00 00 00 02 dd 30 29 00 00 00 00 00 03 b0 15 d1 29 00 00 00 00 00 02 d1 2d 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 80 11 00 00 89 30 80 09 24 04 38 00 1e 02 1c 02 1c 02 00 02 0e 00 20 02 e3 00 07 00 0c 03 50 03 64 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 02 53 20 29 01 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 21 d9 29 00 00 00 00 00 08 d9 01 98 0f 00 00 00 0c 29 00 00 00 00 00 03 b0 04 f4 29 00 00 00 00 00 02 f4 63 29 00 00 00 00 00 03 fc a5 a5 29 01 00 00 5a 00 03 f0 a5 a5];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,lm-split = <0x21c 0x21c>;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsc-slice-height = <0x1e>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
					};

					fhd60hs {
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
						qcom,mdss-dsi-panel-clockrate = <0x42294180>;
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 27 24 0a 0a 09 02 04 00 1f 1a];
						qcom,mdss-dsi-t-clk-pre = <0x1f>;
						qcom,mdss-dsi-t-clk-post = <0x1a>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 05 01 00 00 1e 00 02 11 00 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 05 2a 00 00 04 37 29 01 00 00 00 00 05 2b 00 00 09 5f 29 01 00 00 00 00 03 b0 86 be 29 01 00 00 00 00 15 be 55 40 28 51 66 98 15 55 55 55 08 f1 c6 48 40 00 20 10 09 9a 29 00 00 00 00 00 03 b0 c9 c1 29 00 00 00 00 00 02 c1 01 29 00 00 00 00 00 03 b0 5c d1 29 00 00 00 00 00 02 d1 01 29 00 00 00 00 00 03 b0 09 df 29 00 00 00 00 00 03 df 00 00 29 00 00 00 00 00 03 b0 33 d3 29 00 00 00 00 00 0d d3 83 00 00 03 00 00 83 00 00 03 00 00 29 00 00 00 00 00 03 b0 4d dd 29 00 00 00 00 00 02 dd 30 29 00 00 00 00 00 03 b0 15 d1 29 00 00 00 00 00 02 d1 2d 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 80 11 00 00 89 30 80 09 24 04 38 00 1e 02 1c 02 1c 02 00 02 0e 00 20 02 e3 00 07 00 0c 03 50 03 64 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 03 60 00 00 29 00 00 00 00 00 02 53 20 29 01 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 21 d9 29 00 00 00 00 00 08 d9 01 98 0f 00 00 00 0c 29 00 00 00 00 00 03 b0 04 f4 29 00 00 00 00 00 02 f4 63 29 00 00 00 00 00 03 fc a5 a5 29 01 00 00 5a 00 03 f0 a5 a5];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,lm-split = <0x21c 0x21c>;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsc-slice-height = <0x1e>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};

				qcom,panel-supply-entries {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					qcom,panel-supply-entry@0 {
						reg = <0x00>;
						qcom,supply-name = "panel_vddi";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-post-off-sleep = <0x00>;
					};

					qcom,panel-supply-entry@1 {
						reg = <0x01>;
						qcom,supply-name = "panel_vci";
						qcom,supply-min-voltage = <0x2dc6c0>;
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-pre-off-sleep = <0x0b>;
					};
				};
			};

			ss_dsi_panel_S6E3FC3_AMB641ZR02_FHD {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6E3FC3_AMB641ZR02_FHD";
				label = "ss_dsi_panel_S6E3FC3_AMB641ZR02_FHD";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0x1e6>;
				qcom,mdss-brightness-max-level = <0x1e6>;
				qcom,mdss-brightness-default-level = <0xff>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,dynamic-mode-switch-enabled;
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-pan-physical-width-dimension = <0x43>;
				qcom,mdss-pan-physical-height-dimension = <0x96>;
				qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0f>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x5265c0>;
				qcom,mdss-dsi-panel-average-brightness = <0x1e8480>;
				qcom,mdss-dsi-panel-blackness-level = <0x7d0>;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				samsung,esd-irq-trigger1 = "falling";
				samsung,esd-irq-trigger2 = "rising";
				samsung,panel-vendor = "SDC";
				samsung,disp-model = "AMB641ZR02";
				samsung,support_gamma_mode2;
				samsung,skip_read_on_pre;
				samsung,elvss_interpolation_temperature = <0xfffffff0>;
				samsung,support_lpm;
				samsung,support_gpara;
				samsung,pointing_gpara;
				samsung,two_byte_gpara;
				samsung,rsc_4_frame_idle;
				samsung,support_factory_panel_swap;
				samsung,no_qcom_pps;
				samsung,support-optical-fingerprint;
				ss,test_mode = <0x609>;
				samsung,mcd_on_tx_cmds_revA = <0x29010000 0x3f0 0x5a5a2900 0x00 0x4b000de 0xcb290000 0x04 0xcb0b0002 0x29000000 0x4b0 0x150cb29 0x00 0x2cb71 0x29010000 0xb40002f7 0xf290000 0x04 0xb0000cf6 0x29000000 0x2f6 0x8290100 0x640002 0xf70f2901 0x00 0x3f0a5a5>;
				samsung,mcd_off_tx_cmds_revA = <0x29010000 0x3f0 0x5a5a2900 0x00 0x4b0000c 0xf6290000 0x02 0xf6002901 0xb400 0x2f70f29 0x00 0x4b000 0xdecb2900 0x00 0x4cb0700 0x6290000 0x04 0xb00150cb 0x29000000 0x2cb 0x290100 0x640002 0xf70f2901 0x00 0x3f0a5a5>;
				samsung,vrr_tx_cmds_revA = [29 00 00 00 00 00 03 60 00 00 29 00 00 00 00 00 02 f7 0f];
				samsung,support_vrr_based_bl;
				samsung,vint_tx_cmds_revA = <0x29000000 0x4b0 0x1ef429 0x00 0x2f40d>;
				samsung,level0_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 9f a5 a5];
				samsung,level0_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 9f 5a 5a];
				samsung,level1_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a];
				samsung,level1_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 a5 a5];
				samsung,level2_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 fc 5a 5a];
				samsung,level2_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 fc a5 a5];
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				samsung,display_on_tx_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5 05 00 00 00 00 00 02 29 00 29 01 00 00 00 00 03 9f 5a 5a];
				samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 00 00];
				samsung,smooth_dimming_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 91 63 29 00 00 00 00 00 02 63 20 29 01 00 00 11 00 02 53 20 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 91 63 29 00 00 00 00 00 02 63 60 29 00 00 00 00 00 04 b0 02 03 63 29 00 00 00 00 00 03 63 f1 07 29 00 00 00 00 00 02 53 20 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 b5 14 29 00 00 00 00 00 04 b0 02 03 63 29 00 00 00 00 00 03 63 f0 00];
				samsung,gamma_mode2_hbm_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 91 63 29 00 00 00 00 00 02 63 20 29 00 00 00 00 00 04 b0 02 03 63 29 00 00 00 00 00 03 63 f1 00 29 00 00 00 00 00 02 53 e0 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 b5 14 29 00 00 00 00 00 04 b0 02 03 63 29 00 00 00 00 00 03 63 f0 07];
				samsung,acl_on_tx_cmds_revA = <0x29000000 0x4b0 0x3b36529 0x00 0x156555 0xb05166 0x98155555 0x5508f1c6 0x48400020 0x10099a29 0x00 0x25503>;
				samsung,acl_off_tx_cmds_revA = [29 01 00 00 00 00 02 55 00];
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00 00];
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00 00];
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00 00];
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 a1 0b 00 00];
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 a1 04 00 0b];
				samsung,cell_id_rx_cmds_revA = [06 01 00 00 00 00 01 a1 10 00 0f];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00 00];
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00 00];
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				samsung,gray_spot_rx_cmds_revA = [06 01 00 00 00 00 01 63 03 00];
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x02 0x02 0x01 0x01 0x01 0x03 0x02 0x02 0x02 0x02 0x04 0x03 0x03 0x03 0x03 0x05 0x03 0x04 0x04 0x04 0x07 0x04 0x05 0x05 0x05 0x08 0x05 0x06 0x06 0x06 0x0a 0x05 0x07 0x07 0x07 0x0c 0x06 0x08 0x08 0x08 0x0e 0x07 0x09 0x09 0x09 0x10 0x07 0x0a 0x0a 0x0a 0x12 0x08 0x0b 0x0b 0x0b 0x14 0x09 0x0c 0x0c 0x0c 0x16 0x0a 0x0d 0x0d 0x0d 0x18 0x0b 0x0e 0x0e 0x0e 0x1a 0x0c 0x0f 0x0f 0x0f 0x1c 0x0d 0x10 0x10 0x10 0x1f 0x0d 0x11 0x11 0x11 0x21 0x0e 0x12 0x12 0x12 0x24 0x0f 0x13 0x13 0x13 0x26 0x10 0x14 0x14 0x14 0x28 0x11 0x15 0x15 0x15 0x2b 0x12 0x16 0x16 0x16 0x2e 0x13 0x17 0x17 0x17 0x30 0x14 0x18 0x18 0x18 0x33 0x15 0x19 0x19 0x19 0x35 0x16 0x1a 0x1a 0x1a 0x38 0x17 0x1b 0x1b 0x1b 0x3b 0x19 0x1c 0x1c 0x1c 0x3e 0x1a 0x1d 0x1d 0x1d 0x40 0x1b 0x1e 0x1e 0x1e 0x43 0x1c 0x1f 0x1f 0x1f 0x46 0x1d 0x20 0x20 0x20 0x49 0x1e 0x21 0x21 0x21 0x4c 0x1f 0x22 0x22 0x22 0x4f 0x20 0x23 0x23 0x23 0x52 0x22 0x24 0x24 0x24 0x55 0x23 0x25 0x25 0x25 0x58 0x24 0x26 0x26 0x26 0x5b 0x25 0x27 0x27 0x27 0x5e 0x26 0x28 0x28 0x28 0x61 0x28 0x29 0x29 0x29 0x64 0x29 0x2a 0x2a 0x2a 0x67 0x2a 0x2b 0x2b 0x2b 0x6a 0x2b 0x2c 0x2c 0x2c 0x6d 0x2d 0x2d 0x2d 0x2d 0x70 0x2e 0x2e 0x2e 0x2e 0x74 0x2f 0x2f 0x2f 0x2f 0x77 0x30 0x30 0x30 0x30 0x7a 0x32 0x31 0x31 0x31 0x7d 0x33 0x32 0x32 0x32 0x81 0x34 0x33 0x33 0x33 0x84 0x36 0x34 0x34 0x34 0x87 0x37 0x35 0x35 0x35 0x8b 0x38 0x36 0x36 0x36 0x8e 0x3a 0x37 0x37 0x37 0x91 0x3b 0x38 0x38 0x38 0x95 0x3c 0x39 0x39 0x39 0x98 0x3e 0x3a 0x3a 0x3a 0x9c 0x3f 0x3b 0x3b 0x3b 0x9f 0x40 0x3c 0x3c 0x3c 0xa3 0x42 0x3d 0x3d 0x3d 0xa6 0x43 0x3e 0x3e 0x3e 0xaa 0x44 0x3f 0x3f 0x3f 0xad 0x46 0x40 0x40 0x40 0xb1 0x47 0x41 0x41 0x41 0xb4 0x49 0x42 0x42 0x42 0xb8 0x4a 0x43 0x43 0x43 0xbb 0x4c 0x44 0x44 0x44 0xbf 0x4d 0x45 0x45 0x45 0xc3 0x4e 0x46 0x46 0x46 0xc6 0x50 0x47 0x47 0x47 0xca 0x51 0x48 0x48 0x48 0xcd 0x53 0x49 0x49 0x49 0xd1 0x54 0x4a 0x4a 0x4a 0xd5 0x56 0x4b 0x4b 0x4b 0xd9 0x57 0x4c 0x4c 0x4c 0xdc 0x59 0x4d 0x4d 0x4d 0xe0 0x5a 0x4e 0x4e 0x4e 0xe4 0x5c 0x4f 0x4f 0x4f 0xe8 0x5d 0x50 0x50 0x50 0xeb 0x5f 0x51 0x51 0x51 0xef 0x60 0x52 0x52 0x52 0xf3 0x62 0x53 0x53 0x53 0xf7 0x63 0x54 0x54 0x54 0xfb 0x65 0x55 0x55 0x55 0xfe 0x66 0x56 0x56 0x56 0x102 0x68 0x57 0x57 0x57 0x106 0x69 0x58 0x58 0x58 0x10a 0x6b 0x59 0x59 0x59 0x10e 0x6c 0x5a 0x5a 0x5a 0x112 0x6e 0x5b 0x5b 0x5b 0x116 0x70 0x5c 0x5c 0x5c 0x11a 0x71 0x5d 0x5d 0x5d 0x11e 0x73 0x5e 0x5e 0x5e 0x122 0x74 0x5f 0x5f 0x5f 0x126 0x76 0x60 0x60 0x60 0x12a 0x77 0x61 0x61 0x61 0x12e 0x79 0x62 0x62 0x62 0x132 0x7b 0x63 0x63 0x63 0x136 0x7c 0x64 0x64 0x64 0x13a 0x7e 0x65 0x65 0x65 0x13e 0x7f 0x66 0x66 0x66 0x142 0x81 0x67 0x67 0x67 0x146 0x83 0x68 0x68 0x68 0x14a 0x84 0x69 0x69 0x69 0x14e 0x86 0x6a 0x6a 0x6a 0x152 0x88 0x6b 0x6b 0x6b 0x157 0x89 0x6c 0x6c 0x6c 0x15b 0x8b 0x6d 0x6d 0x6d 0x15f 0x8c 0x6e 0x6e 0x6e 0x163 0x8e 0x6f 0x6f 0x6f 0x167 0x90 0x70 0x70 0x70 0x16b 0x91 0x71 0x71 0x71 0x170 0x93 0x72 0x72 0x72 0x174 0x95 0x73 0x73 0x73 0x178 0x96 0x74 0x74 0x74 0x17c 0x98 0x75 0x75 0x75 0x180 0x9a 0x76 0x76 0x76 0x185 0x9c 0x77 0x77 0x77 0x189 0x9d 0x78 0x78 0x78 0x18d 0x9f 0x79 0x79 0x79 0x192 0xa1 0x7a 0x7a 0x7a 0x196 0xa2 0x7b 0x7b 0x7b 0x19a 0xa4 0x7c 0x7c 0x7c 0x19e 0xa6 0x7d 0x7d 0x7d 0x1a3 0xa7 0x7e 0x7e 0x7e 0x1a7 0xa9 0x7f 0x7f 0x7f 0x1ac 0xab 0x80 0x80 0x80 0x1b0 0xad 0x81 0x81 0x81 0x1b4 0xae 0x82 0x82 0x82 0x1b9 0xb0 0x83 0x83 0x83 0x1bd 0xb2 0x84 0x84 0x84 0x1c1 0xb4 0x85 0x85 0x85 0x1c6 0xb5 0x86 0x86 0x86 0x1ca 0xb7 0x87 0x87 0x87 0x1ce 0xb9 0x88 0x88 0x88 0x1d3 0xbb 0x89 0x89 0x89 0x1d7 0xbc 0x8a 0x8a 0x8a 0x1db 0xbe 0x8b 0x8b 0x8b 0x1df 0xc0 0x8c 0x8c 0x8c 0x1e4 0xc2 0x8d 0x8d 0x8d 0x1e8 0xc3 0x8e 0x8e 0x8e 0x1ec 0xc5 0x8f 0x8f 0x8f 0x1f0 0xc7 0x90 0x90 0x90 0x1f5 0xc9 0x91 0x91 0x91 0x1f9 0xcb 0x92 0x92 0x92 0x1fd 0xcc 0x93 0x93 0x93 0x201 0xce 0x94 0x94 0x94 0x206 0xd0 0x95 0x95 0x95 0x20a 0xd2 0x96 0x96 0x96 0x20e 0xd4 0x97 0x97 0x97 0x213 0xd6 0x98 0x98 0x98 0x217 0xd7 0x99 0x99 0x99 0x21b 0xd9 0x9a 0x9a 0x9a 0x220 0xdb 0x9b 0x9b 0x9b 0x224 0xdd 0x9c 0x9c 0x9c 0x229 0xdf 0x9d 0x9d 0x9d 0x22d 0xe1 0x9e 0x9e 0x9e 0x231 0xe2 0x9f 0x9f 0x9f 0x236 0xe4 0xa0 0xa0 0xa0 0x23a 0xe6 0xa1 0xa1 0xa1 0x23f 0xe8 0xa2 0xa2 0xa2 0x243 0xea 0xa3 0xa3 0xa3 0x247 0xec 0xa4 0xa4 0xa4 0x24c 0xed 0xa5 0xa5 0xa5 0x250 0xef 0xa6 0xa6 0xa6 0x255 0xf1 0xa7 0xa7 0xa7 0x259 0xf3 0xa8 0xa8 0xa8 0x25e 0xf5 0xa9 0xa9 0xa9 0x262 0xf7 0xaa 0xaa 0xaa 0x267 0xf9 0xab 0xab 0xab 0x26b 0xfb 0xac 0xac 0xac 0x270 0xfd 0xad 0xad 0xad 0x274 0xfe 0xae 0xae 0xae 0x279 0x100 0xaf 0xaf 0xaf 0x27d 0x102 0xb0 0xb0 0xb0 0x282 0x104 0xb1 0xb1 0xb1 0x286 0x106 0xb2 0xb2 0xb2 0x28b 0x108 0xb3 0xb3 0xb3 0x290 0x10a 0xb4 0xb4 0xb4 0x294 0x10c 0xb5 0xb5 0xb5 0x299 0x10e 0xb6 0xb6 0xb6 0x29d 0x110 0xb7 0xb7 0xb7 0x2a2 0x112 0xb8 0xb8 0xb8 0x2a6 0x113 0xb9 0xb9 0xb9 0x2ab 0x115 0xba 0xba 0xba 0x2b0 0x117 0xbb 0xbb 0xbb 0x2b4 0x119 0xbc 0xbc 0xbc 0x2b9 0x11b 0xbd 0xbd 0xbd 0x2be 0x11d 0xbe 0xbe 0xbe 0x2c2 0x11f 0xbf 0xbf 0xbf 0x2c7 0x121 0xc0 0xc0 0xc0 0x2cc 0x123 0xc1 0xc1 0xc1 0x2d0 0x125 0xc2 0xc2 0xc2 0x2d5 0x127 0xc3 0xc3 0xc3 0x2da 0x129 0xc4 0xc4 0xc4 0x2de 0x12b 0xc5 0xc5 0xc5 0x2e3 0x12d 0xc6 0xc6 0xc6 0x2e8 0x12f 0xc7 0xc7 0xc7 0x2ec 0x131 0xc8 0xc8 0xc8 0x2f1 0x133 0xc9 0xc9 0xc9 0x2f6 0x135 0xca 0xca 0xca 0x2fb 0x137 0xcb 0xcb 0xcb 0x2ff 0x139 0xcc 0xcc 0xcc 0x304 0x13b 0xcd 0xcd 0xcd 0x309 0x13d 0xce 0xce 0xce 0x30e 0x13f 0xcf 0xcf 0xcf 0x312 0x141 0xd0 0xd0 0xd0 0x317 0x143 0xd1 0xd1 0xd1 0x31c 0x145 0xd2 0xd2 0xd2 0x321 0x147 0xd3 0xd3 0xd3 0x326 0x149 0xd4 0xd4 0xd4 0x32a 0x14b 0xd5 0xd5 0xd5 0x32f 0x14d 0xd6 0xd6 0xd6 0x334 0x14f 0xd7 0xd7 0xd7 0x339 0x151 0xd8 0xd8 0xd8 0x33e 0x153 0xd9 0xd9 0xd9 0x342 0x155 0xda 0xda 0xda 0x347 0x157 0xdb 0xdb 0xdb 0x34c 0x159 0xdc 0xdc 0xdc 0x351 0x15b 0xdd 0xdd 0xdd 0x356 0x15d 0xde 0xde 0xde 0x35b 0x15f 0xdf 0xdf 0xdf 0x360 0x161 0xe0 0xe0 0xe0 0x364 0x163 0xe1 0xe1 0xe1 0x369 0x165 0xe2 0xe2 0xe2 0x36e 0x167 0xe3 0xe3 0xe3 0x373 0x169 0xe4 0xe4 0xe4 0x378 0x16b 0xe5 0xe5 0xe5 0x37d 0x16d 0xe6 0xe6 0xe6 0x382 0x170 0xe7 0xe7 0xe7 0x387 0x172 0xe8 0xe8 0xe8 0x38c 0x174 0xe9 0xe9 0xe9 0x391 0x176 0xea 0xea 0xea 0x396 0x178 0xeb 0xeb 0xeb 0x39b 0x17a 0xec 0xec 0xec 0x3a0 0x17c 0xed 0xed 0xed 0x3a5 0x17e 0xee 0xee 0xee 0x3aa 0x180 0xef 0xef 0xef 0x3ae 0x182 0xf0 0xf0 0xf0 0x3b3 0x184 0xf1 0xf1 0xf1 0x3b8 0x186 0xf2 0xf2 0xf2 0x3bd 0x189 0xf3 0xf3 0xf3 0x3c2 0x18b 0xf4 0xf4 0xf4 0x3c7 0x18d 0xf5 0xf5 0xf5 0x3cc 0x18f 0xf6 0xf6 0xf6 0x3d2 0x191 0xf7 0xf7 0xf7 0x3d7 0x193 0xf8 0xf8 0xf8 0x3dc 0x195 0xf9 0xf9 0xf9 0x3e1 0x197 0xfa 0xfa 0xfa 0x3e6 0x199 0xfb 0xfb 0xfb 0x3eb 0x19b 0xfc 0xfc 0xfc 0x3f0 0x19e 0xfd 0xfd 0xfd 0x3f5 0x1a0 0xfe 0xfe 0xfe 0x3fa 0x1a2 0xff 0xff 0xff 0x3ff 0x1a4>;
				samsung,hbm_candela_map_table_revA = <0x00 0x100 0x100 0x5f 0x1c3 0x01 0x101 0x101 0x5f 0x1c3 0x02 0x102 0x102 0x5f 0x1c3 0x03 0x103 0x103 0x5f 0x1c3 0x04 0x104 0x104 0x5f 0x1c3 0x05 0x105 0x105 0x5f 0x1c3 0x06 0x106 0x106 0x5f 0x1c3 0x07 0x107 0x107 0x5f 0x1c3 0x08 0x108 0x108 0x5f 0x1c3 0x09 0x109 0x109 0x5f 0x1c3 0x0a 0x10a 0x10a 0x5f 0x1c3 0x0b 0x10b 0x10b 0x5f 0x1c3 0x0c 0x10c 0x10c 0x5f 0x1c3 0x0d 0x10d 0x10d 0x5f 0x1c3 0x0e 0x10e 0x10e 0x5f 0x1c3 0x0f 0x10f 0x10f 0x5f 0x1c3 0x10 0x110 0x110 0x5f 0x1c3 0x11 0x111 0x111 0x62 0x1c5 0x12 0x112 0x112 0x64 0x1c6 0x13 0x113 0x113 0x67 0x1c8 0x14 0x114 0x114 0x68 0x1ca 0x15 0x115 0x115 0x6b 0x1cc 0x16 0x116 0x116 0x6d 0x1cd 0x17 0x117 0x117 0x70 0x1cf 0x18 0x118 0x118 0x71 0x1d0 0x19 0x119 0x119 0x74 0x1d2 0x1a 0x11a 0x11a 0x76 0x1d3 0x1b 0x11b 0x11b 0x79 0x1d5 0x1c 0x11c 0x11c 0x7a 0x1d7 0x1d 0x11d 0x11d 0x7d 0x1d9 0x1e 0x11e 0x11e 0x7f 0x1da 0x1f 0x11f 0x11f 0x82 0x1dc 0x20 0x120 0x120 0x83 0x1dd 0x21 0x121 0x121 0x86 0x1df 0x22 0x122 0x122 0x88 0x1e0 0x23 0x123 0x123 0x8b 0x1e2 0x24 0x124 0x124 0x8c 0x1e4 0x25 0x125 0x125 0x8f 0x1e6 0x26 0x126 0x126 0x91 0x1e7 0x27 0x127 0x127 0x93 0x1e9 0x28 0x128 0x128 0x95 0x1ea 0x29 0x129 0x129 0x98 0x1ec 0x2a 0x12a 0x12a 0x9a 0x1ed 0x2b 0x12b 0x12b 0x9c 0x1ef 0x2c 0x12c 0x12c 0x9e 0x1f1 0x2d 0x12d 0x12d 0xa1 0x1f3 0x2e 0x12e 0x12e 0xa3 0x1f4 0x2f 0x12f 0x12f 0xa5 0x1f6 0x30 0x130 0x130 0xa7 0x1f7 0x31 0x131 0x131 0xaa 0x1f9 0x32 0x132 0x132 0xac 0x1fa 0x33 0x133 0x133 0xae 0x1fc 0x34 0x134 0x134 0xb0 0x1fe 0x35 0x135 0x135 0xb3 0x200 0x36 0x136 0x136 0xb5 0x201 0x37 0x137 0x137 0xb7 0x203 0x38 0x138 0x138 0xb9 0x204 0x39 0x139 0x139 0xbc 0x206 0x3a 0x13a 0x13a 0xbe 0x207 0x3b 0x13b 0x13b 0xc0 0x209 0x3c 0x13c 0x13c 0xc2 0x20b 0x3d 0x13d 0x13d 0xc5 0x20d 0x3e 0x13e 0x13e 0xc7 0x20e 0x3f 0x13f 0x13f 0xc9 0x210 0x40 0x140 0x140 0xcb 0x211 0x41 0x141 0x141 0xce 0x213 0x42 0x142 0x142 0xd0 0x214 0x43 0x143 0x143 0xd2 0x216 0x44 0x144 0x144 0xd4 0x218 0x45 0x145 0x145 0xd7 0x21a 0x46 0x146 0x146 0xd9 0x21b 0x47 0x147 0x147 0xdb 0x21d 0x48 0x148 0x148 0xdd 0x21e 0x49 0x149 0x149 0xe0 0x220 0x4a 0x14a 0x14a 0xe1 0x221 0x4b 0x14b 0x14b 0xe4 0x223 0x4c 0x14c 0x14c 0xe6 0x225 0x4d 0x14d 0x14d 0xe9 0x227 0x4e 0x14e 0x14e 0xea 0x228 0x4f 0x14f 0x14f 0xed 0x22a 0x50 0x150 0x150 0xef 0x22b 0x51 0x151 0x151 0xf2 0x22d 0x52 0x152 0x152 0xf3 0x22e 0x53 0x153 0x153 0xf6 0x230 0x54 0x154 0x154 0xf8 0x232 0x55 0x155 0x155 0xfb 0x234 0x56 0x156 0x156 0xfc 0x235 0x57 0x157 0x157 0xff 0x237 0x58 0x158 0x158 0x101 0x238 0x59 0x159 0x159 0x104 0x23a 0x5a 0x15a 0x15a 0x105 0x23b 0x5b 0x15b 0x15b 0x108 0x23d 0x5c 0x15c 0x15c 0x10a 0x23f 0x5d 0x15d 0x15d 0x10d 0x241 0x5e 0x15e 0x15e 0x10e 0x242 0x5f 0x15f 0x15f 0x111 0x244 0x60 0x160 0x160 0x113 0x245 0x61 0x161 0x161 0x115 0x247 0x62 0x162 0x162 0x117 0x249 0x63 0x163 0x163 0x11a 0x24a 0x64 0x164 0x164 0x11c 0x24c 0x65 0x165 0x165 0x11e 0x24e 0x66 0x166 0x166 0x120 0x24f 0x67 0x167 0x167 0x123 0x251 0x68 0x168 0x168 0x125 0x252 0x69 0x169 0x169 0x127 0x254 0x6a 0x16a 0x16a 0x129 0x256 0x6b 0x16b 0x16b 0x12c 0x257 0x6c 0x16c 0x16c 0x12e 0x259 0x6d 0x16d 0x16d 0x130 0x25b 0x6e 0x16e 0x16e 0x132 0x25c 0x6f 0x16f 0x16f 0x135 0x25e 0x70 0x170 0x170 0x137 0x25f 0x71 0x171 0x171 0x139 0x261 0x72 0x172 0x172 0x13b 0x263 0x73 0x173 0x173 0x13e 0x265 0x74 0x174 0x174 0x140 0x266 0x75 0x175 0x175 0x142 0x268 0x76 0x176 0x176 0x145 0x26a 0x77 0x177 0x177 0x147 0x26b 0x78 0x178 0x178 0x149 0x26d 0x79 0x179 0x179 0x14b 0x26e 0x7a 0x17a 0x17a 0x14e 0x270 0x7b 0x17b 0x17b 0x150 0x272 0x7c 0x17c 0x17c 0x152 0x273 0x7d 0x17d 0x17d 0x154 0x275 0x7e 0x17e 0x17e 0x157 0x277 0x7f 0x17f 0x17f 0x159 0x278 0x80 0x180 0x180 0x15b 0x27a 0x81 0x181 0x181 0x15d 0x27b 0x82 0x182 0x182 0x160 0x27d 0x83 0x183 0x183 0x162 0x27f 0x84 0x184 0x184 0x164 0x280 0x85 0x185 0x185 0x166 0x282 0x86 0x186 0x186 0x169 0x284 0x87 0x187 0x187 0x16b 0x285 0x88 0x188 0x188 0x16d 0x287 0x89 0x189 0x189 0x16f 0x288 0x8a 0x18a 0x18a 0x172 0x28a 0x8b 0x18b 0x18b 0x174 0x28c 0x8c 0x18c 0x18c 0x176 0x28e 0x8d 0x18d 0x18d 0x178 0x28f 0x8e 0x18e 0x18e 0x17b 0x291 0x8f 0x18f 0x18f 0x17d 0x292 0x90 0x190 0x190 0x17f 0x294 0x91 0x191 0x191 0x181 0x295 0x92 0x192 0x192 0x184 0x297 0x93 0x193 0x193 0x186 0x299 0x94 0x194 0x194 0x188 0x29b 0x95 0x195 0x195 0x18a 0x29c 0x96 0x196 0x196 0x18d 0x29e 0x97 0x197 0x197 0x18e 0x29f 0x98 0x198 0x198 0x191 0x2a1 0x99 0x199 0x199 0x193 0x2a2 0x9a 0x19a 0x19a 0x196 0x2a4 0x9b 0x19b 0x19b 0x197 0x2a6 0x9c 0x19c 0x19c 0x19a 0x2a8 0x9d 0x19d 0x19d 0x19c 0x2a9 0x9e 0x19e 0x19e 0x19f 0x2ab 0x9f 0x19f 0x19f 0x1a0 0x2ac 0xa0 0x1a0 0x1a0 0x1a3 0x2ae 0xa1 0x1a1 0x1a1 0x1a5 0x2af 0xa2 0x1a2 0x1a2 0x1a8 0x2b1 0xa3 0x1a3 0x1a3 0x1a9 0x2b3 0xa4 0x1a4 0x1a4 0x1ac 0x2b5 0xa5 0x1a5 0x1a5 0x1ae 0x2b6 0xa6 0x1a6 0x1a6 0x1b1 0x2b8 0xa7 0x1a7 0x1a7 0x1b2 0x2b9 0xa8 0x1a8 0x1a8 0x1b5 0x2bb 0xa9 0x1a9 0x1a9 0x1b7 0x2bc 0xaa 0x1aa 0x1aa 0x1ba 0x2be 0xab 0x1ab 0x1ab 0x1bb 0x2c0 0xac 0x1ac 0x1ac 0x1be 0x2c2 0xad 0x1ad 0x1ad 0x1c0 0x2c3 0xae 0x1ae 0x1ae 0x1c2 0x2c5 0xaf 0x1af 0x1af 0x1c4 0x2c6 0xb0 0x1b0 0x1b0 0x1c7 0x2c8 0xb1 0x1b1 0x1b1 0x1c9 0x2c9 0xb2 0x1b2 0x1b2 0x1cb 0x2cb 0xb3 0x1b3 0x1b3 0x1cd 0x2cd 0xb4 0x1b4 0x1b4 0x1d0 0x2cf 0xb5 0x1b5 0x1b5 0x1d2 0x2d0 0xb6 0x1b6 0x1b6 0x1d4 0x2d2 0xb7 0x1b7 0x1b7 0x1d6 0x2d3 0xb8 0x1b8 0x1b8 0x1d9 0x2d5 0xb9 0x1b9 0x1b9 0x1db 0x2d6 0xba 0x1ba 0x1ba 0x1dd 0x2d8 0xbb 0x1bb 0x1bb 0x1df 0x2da 0xbc 0x1bc 0x1bc 0x1e2 0x2dc 0xbd 0x1bd 0x1bd 0x1e4 0x2dd 0xbe 0x1be 0x1be 0x1e6 0x2df 0xbf 0x1bf 0x1bf 0x1e8 0x2e0 0xc0 0x1c0 0x1c0 0x1eb 0x2e2 0xc1 0x1c1 0x1c1 0x1ed 0x2e3 0xc2 0x1c2 0x1c2 0x1ef 0x2e5 0xc3 0x1c3 0x1c3 0x1f1 0x2e7 0xc4 0x1c4 0x1c4 0x1f4 0x2e9 0xc5 0x1c5 0x1c5 0x1f6 0x2ea 0xc6 0x1c6 0x1c6 0x1f8 0x2ec 0xc7 0x1c7 0x1c7 0x1fa 0x2ed 0xc8 0x1c8 0x1c8 0x1fd 0x2ef 0xc9 0x1c9 0x1c9 0x1ff 0x2f0 0xca 0x1ca 0x1ca 0x201 0x2f2 0xcb 0x1cb 0x1cb 0x203 0x2f4 0xcc 0x1cc 0x1cc 0x206 0x2f6 0xcd 0x1cd 0x1cd 0x208 0x2f7 0xce 0x1ce 0x1ce 0x20a 0x2f9 0xcf 0x1cf 0x1cf 0x20c 0x2fa 0xd0 0x1d0 0x1d0 0x20f 0x2fc 0xd1 0x1d1 0x1d1 0x210 0x2fd 0xd2 0x1d2 0x1d2 0x213 0x2ff 0xd3 0x1d3 0x1d3 0x215 0x301 0xd4 0x1d4 0x1d4 0x218 0x303 0xd5 0x1d5 0x1d5 0x219 0x304 0xd6 0x1d6 0x1d6 0x21c 0x306 0xd7 0x1d7 0x1d7 0x21e 0x307 0xd8 0x1d8 0x1d8 0x221 0x309 0xd9 0x1d9 0x1d9 0x222 0x30b 0xda 0x1da 0x1da 0x225 0x30c 0xdb 0x1db 0x1db 0x227 0x30e 0xdc 0x1dc 0x1dc 0x22a 0x310 0xdd 0x1dd 0x1dd 0x22b 0x311 0xde 0x1de 0x1de 0x22e 0x313 0xdf 0x1df 0x1df 0x230 0x314 0xe0 0x1e0 0x1e0 0x233 0x316 0xe1 0x1e1 0x1e1 0x234 0x318 0xe2 0x1e2 0x1e2 0x237 0x319 0xe3 0x1e3 0x1e3 0x239 0x31b 0xe4 0x1e4 0x1e4 0x23c 0x31d 0xe5 0x1e5 0x1e5 0x23d 0x31e 0xe6 0x1e6 0x1e6 0x240 0x320>;
				samsung,aod_candela_map_table_revA = <0x00 0x00 0x0b 0x00 0x02 0x01 0x0c 0x1f 0x00 0x0a 0x02 0x20 0x37 0x00 0x1e 0x03 0x38 0xff 0x00 0x3c>;
				samsung,support_hmt;
				samsung,hmt_candela_map_table_revA = <0x00 0x00 0x00 0x10c 0x14 0x01 0x01 0x01 0x10f 0x14 0x02 0x02 0x02 0x112 0x15 0x03 0x03 0x03 0x115 0x15 0x04 0x04 0x04 0x118 0x15 0x05 0x05 0x05 0x11b 0x16 0x06 0x06 0x06 0x11e 0x16 0x07 0x07 0x07 0x121 0x16 0x08 0x08 0x08 0x124 0x17 0x09 0x09 0x09 0x127 0x17 0x0a 0x0a 0x0a 0x12a 0x17 0x0b 0x0b 0x0b 0x12d 0x18 0x0c 0x0c 0x0c 0x130 0x18 0x0d 0x0d 0x0d 0x132 0x18 0x0e 0x0e 0x0e 0x135 0x19 0x0f 0x0f 0x0f 0x138 0x19 0x10 0x10 0x10 0x13b 0x19 0x11 0x11 0x11 0x13e 0x1a 0x12 0x12 0x12 0x141 0x1a 0x13 0x13 0x13 0x144 0x1a 0x14 0x14 0x14 0x147 0x1b 0x15 0x15 0x15 0x14a 0x1b 0x16 0x16 0x16 0x14d 0x1b 0x17 0x17 0x17 0x150 0x1c 0x18 0x18 0x18 0x153 0x1c 0x19 0x19 0x19 0x156 0x1c 0x1a 0x1a 0x1a 0x159 0x1d 0x1b 0x1b 0x1b 0x15c 0x1d 0x1c 0x1c 0x1c 0x15f 0x1d 0x1d 0x1d 0x1d 0x162 0x1e 0x1e 0x1e 0x1e 0x165 0x1e 0x1f 0x1f 0x1f 0x168 0x1e 0x20 0x20 0x20 0x16b 0x1f 0x21 0x21 0x21 0x16e 0x1f 0x22 0x22 0x22 0x171 0x1f 0x23 0x23 0x23 0x174 0x20 0x24 0x24 0x24 0x177 0x20 0x25 0x25 0x25 0x17a 0x20 0x26 0x26 0x26 0x17c 0x21 0x27 0x27 0x27 0x17f 0x21 0x28 0x28 0x28 0x182 0x21 0x29 0x29 0x29 0x185 0x22 0x2a 0x2a 0x2a 0x188 0x22 0x2b 0x2b 0x2b 0x18b 0x22 0x2c 0x2c 0x2c 0x18e 0x23 0x2d 0x2d 0x2d 0x191 0x23 0x2e 0x2e 0x2e 0x194 0x23 0x2f 0x2f 0x2f 0x197 0x24 0x30 0x30 0x30 0x19a 0x24 0x31 0x31 0x31 0x19d 0x24 0x32 0x32 0x32 0x1a0 0x25 0x33 0x33 0x33 0x1a3 0x25 0x34 0x34 0x34 0x1a6 0x25 0x35 0x35 0x35 0x1a9 0x26 0x36 0x36 0x36 0x1ac 0x26 0x37 0x37 0x37 0x1af 0x26 0x38 0x38 0x38 0x1b2 0x27 0x39 0x39 0x39 0x1b5 0x27 0x3a 0x3a 0x3a 0x1b8 0x27 0x3b 0x3b 0x3b 0x1bb 0x28 0x3c 0x3c 0x3c 0x1be 0x28 0x3d 0x3d 0x3d 0x1c1 0x28 0x3e 0x3e 0x3e 0x1c4 0x29 0x3f 0x3f 0x3f 0x1c7 0x29 0x40 0x40 0x40 0x1c9 0x29 0x41 0x41 0x41 0x1cc 0x2a 0x42 0x42 0x42 0x1cf 0x2a 0x43 0x43 0x43 0x1d2 0x2a 0x44 0x44 0x44 0x1d5 0x2b 0x45 0x45 0x45 0x1d8 0x2b 0x46 0x46 0x46 0x1db 0x2b 0x47 0x47 0x47 0x1de 0x2c 0x48 0x48 0x48 0x1e1 0x2c 0x49 0x49 0x49 0x1e4 0x2c 0x4a 0x4a 0x4a 0x1e7 0x2d 0x4b 0x4b 0x4b 0x1ea 0x2d 0x4c 0x4c 0x4c 0x1ed 0x2d 0x4d 0x4d 0x4d 0x1f0 0x2e 0x4e 0x4e 0x4e 0x1f3 0x2e 0x4f 0x4f 0x4f 0x1f6 0x2e 0x50 0x50 0x50 0x1f9 0x2f 0x51 0x51 0x51 0x1fc 0x2f 0x52 0x52 0x52 0x1ff 0x2f 0x53 0x53 0x53 0x202 0x30 0x54 0x54 0x54 0x205 0x30 0x55 0x55 0x55 0x208 0x30 0x56 0x56 0x56 0x20b 0x31 0x57 0x57 0x57 0x20e 0x31 0x58 0x58 0x58 0x211 0x31 0x59 0x59 0x59 0x213 0x32 0x5a 0x5a 0x5a 0x216 0x32 0x5b 0x5b 0x5b 0x219 0x32 0x5c 0x5c 0x5c 0x21c 0x33 0x5d 0x5d 0x5d 0x21f 0x33 0x5e 0x5e 0x5e 0x222 0x33 0x5f 0x5f 0x5f 0x225 0x34 0x60 0x60 0x60 0x228 0x34 0x61 0x61 0x61 0x22b 0x34 0x62 0x62 0x62 0x22e 0x35 0x63 0x63 0x63 0x231 0x35 0x64 0x64 0x64 0x234 0x35 0x65 0x65 0x65 0x237 0x36 0x66 0x66 0x66 0x23a 0x36 0x67 0x67 0x67 0x23d 0x36 0x68 0x68 0x68 0x240 0x37 0x69 0x69 0x69 0x243 0x37 0x6a 0x6a 0x6a 0x246 0x37 0x6b 0x6b 0x6b 0x249 0x38 0x6c 0x6c 0x6c 0x24c 0x38 0x6d 0x6d 0x6d 0x24f 0x38 0x6e 0x6e 0x6e 0x252 0x39 0x6f 0x6f 0x6f 0x255 0x39 0x70 0x70 0x70 0x258 0x39 0x71 0x71 0x71 0x25b 0x3a 0x72 0x72 0x72 0x25e 0x3a 0x73 0x73 0x73 0x260 0x3a 0x74 0x74 0x74 0x263 0x3b 0x75 0x75 0x75 0x266 0x3b 0x76 0x76 0x76 0x269 0x3b 0x77 0x77 0x77 0x26c 0x3c 0x78 0x78 0x78 0x26f 0x3c 0x79 0x79 0x79 0x272 0x3c 0x7a 0x7a 0x7a 0x275 0x3d 0x7b 0x7b 0x7b 0x278 0x3d 0x7c 0x7c 0x7c 0x27b 0x3d 0x7d 0x7d 0x7d 0x27e 0x3e 0x7e 0x7e 0x7e 0x281 0x3e 0x7f 0x7f 0x7f 0x284 0x3e 0x80 0x80 0x80 0x287 0x3f 0x81 0x81 0x81 0x28a 0x3f 0x82 0x82 0x82 0x28d 0x3f 0x83 0x83 0x83 0x290 0x40 0x84 0x84 0x84 0x293 0x40 0x85 0x85 0x85 0x296 0x40 0x86 0x86 0x86 0x299 0x41 0x87 0x87 0x87 0x29c 0x41 0x88 0x88 0x88 0x29f 0x41 0x89 0x89 0x89 0x2a2 0x42 0x8a 0x8a 0x8a 0x2a5 0x42 0x8b 0x8b 0x8b 0x2a8 0x42 0x8c 0x8c 0x8c 0x2aa 0x43 0x8d 0x8d 0x8d 0x2ad 0x43 0x8e 0x8e 0x8e 0x2b0 0x43 0x8f 0x8f 0x8f 0x2b3 0x44 0x90 0x90 0x90 0x2b6 0x44 0x91 0x91 0x91 0x2b9 0x44 0x92 0x92 0x92 0x2bc 0x45 0x93 0x93 0x93 0x2bf 0x45 0x94 0x94 0x94 0x2c2 0x45 0x95 0x95 0x95 0x2c5 0x46 0x96 0x96 0x96 0x2c8 0x46 0x97 0x97 0x97 0x2cb 0x46 0x98 0x98 0x98 0x2ce 0x47 0x99 0x99 0x99 0x2d1 0x47 0x9a 0x9a 0x9a 0x2d4 0x47 0x9b 0x9b 0x9b 0x2d7 0x48 0x9c 0x9c 0x9c 0x2da 0x48 0x9d 0x9d 0x9d 0x2dd 0x48 0x9e 0x9e 0x9e 0x2e0 0x49 0x9f 0x9f 0x9f 0x2e3 0x49 0xa0 0xa0 0xa0 0x2e6 0x49 0xa1 0xa1 0xa1 0x2e9 0x4a 0xa2 0xa2 0xa2 0x2ec 0x4a 0xa3 0xa3 0xa3 0x2ef 0x4a 0xa4 0xa4 0xa4 0x2f2 0x4b 0xa5 0xa5 0xa5 0x2f5 0x4b 0xa6 0xa6 0xa6 0x2f7 0x4b 0xa7 0xa7 0xa7 0x2fa 0x4c 0xa8 0xa8 0xa8 0x2fd 0x4c 0xa9 0xa9 0xa9 0x300 0x4c 0xaa 0xaa 0xaa 0x303 0x4d 0xab 0xab 0xab 0x306 0x4d 0xac 0xac 0xac 0x309 0x4d 0xad 0xad 0xad 0x30c 0x4e 0xae 0xae 0xae 0x30f 0x4e 0xaf 0xaf 0xaf 0x312 0x4e 0xb0 0xb0 0xb0 0x315 0x4f 0xb1 0xb1 0xb1 0x318 0x4f 0xb2 0xb2 0xb2 0x31b 0x4f 0xb3 0xb3 0xb3 0x31e 0x50 0xb4 0xb4 0xb4 0x321 0x50 0xb5 0xb5 0xb5 0x324 0x50 0xb6 0xb6 0xb6 0x327 0x51 0xb7 0xb7 0xb7 0x32a 0x51 0xb8 0xb8 0xb8 0x32d 0x51 0xb9 0xb9 0xb9 0x330 0x52 0xba 0xba 0xba 0x333 0x52 0xbb 0xbb 0xbb 0x336 0x52 0xbc 0xbc 0xbc 0x339 0x53 0xbd 0xbd 0xbd 0x33c 0x53 0xbe 0xbe 0xbe 0x33f 0x53 0xbf 0xbf 0xbf 0x341 0x54 0xc0 0xc0 0xc0 0x344 0x54 0xc1 0xc1 0xc1 0x347 0x54 0xc2 0xc2 0xc2 0x34a 0x55 0xc3 0xc3 0xc3 0x34d 0x55 0xc4 0xc4 0xc4 0x350 0x55 0xc5 0xc5 0xc5 0x353 0x56 0xc6 0xc6 0xc6 0x356 0x56 0xc7 0xc7 0xc7 0x359 0x56 0xc8 0xc8 0xc8 0x35c 0x57 0xc9 0xc9 0xc9 0x35f 0x57 0xca 0xca 0xca 0x362 0x57 0xcb 0xcb 0xcb 0x365 0x58 0xcc 0xcc 0xcc 0x368 0x58 0xcd 0xcd 0xcd 0x36b 0x58 0xce 0xce 0xce 0x36e 0x59 0xcf 0xcf 0xcf 0x371 0x59 0xd0 0xd0 0xd0 0x374 0x59 0xd1 0xd1 0xd1 0x377 0x5a 0xd2 0xd2 0xd2 0x37a 0x5a 0xd3 0xd3 0xd3 0x37d 0x5a 0xd4 0xd4 0xd4 0x380 0x5b 0xd5 0xd5 0xd5 0x383 0x5b 0xd6 0xd6 0xd6 0x386 0x5b 0xd7 0xd7 0xd7 0x389 0x5c 0xd8 0xd8 0xd8 0x38c 0x5c 0xd9 0xd9 0xd9 0x38e 0x5c 0xda 0xda 0xda 0x391 0x5d 0xdb 0xdb 0xdb 0x394 0x5d 0xdc 0xdc 0xdc 0x397 0x5d 0xdd 0xdd 0xdd 0x39a 0x5e 0xde 0xde 0xde 0x39d 0x5e 0xdf 0xdf 0xdf 0x3a0 0x5e 0xe0 0xe0 0xe0 0x3a3 0x5f 0xe1 0xe1 0xe1 0x3a6 0x5f 0xe2 0xe2 0xe2 0x3a9 0x5f 0xe3 0xe3 0xe3 0x3ac 0x60 0xe4 0xe4 0xe4 0x3af 0x60 0xe5 0xe5 0xe5 0x3b2 0x60 0xe6 0xe6 0xe6 0x3b5 0x61 0xe7 0xe7 0xe7 0x3b8 0x61 0xe8 0xe8 0xe8 0x3bb 0x61 0xe9 0xe9 0xe9 0x3be 0x62 0xea 0xea 0xea 0x3c1 0x62 0xeb 0xeb 0xeb 0x3c4 0x62 0xec 0xec 0xec 0x3c7 0x63 0xed 0xed 0xed 0x3ca 0x63 0xee 0xee 0xee 0x3cd 0x63 0xef 0xef 0xef 0x3d0 0x64 0xf0 0xf0 0xf0 0x3d3 0x64 0xf1 0xf1 0xf1 0x3d6 0x64 0xf2 0xf2 0xf2 0x3d8 0x65 0xf3 0xf3 0xf3 0x3db 0x65 0xf4 0xf4 0xf4 0x3de 0x65 0xf5 0xf5 0xf5 0x3e1 0x66 0xf6 0xf6 0xf6 0x3e4 0x66 0xf7 0xf7 0xf7 0x3e7 0x66 0xf8 0xf8 0xf8 0x3ea 0x67 0xf9 0xf9 0xf9 0x3ed 0x67 0xfa 0xfa 0xfa 0x3f0 0x67 0xfb 0xfb 0xfb 0x3f3 0x68 0xfc 0xfc 0xfc 0x3f6 0x68 0xfd 0xfd 0xfd 0x3f9 0x68 0xfe 0xfe 0xfe 0x3fc 0x69 0xff 0xff 0xff 0x3ff 0x69>;
				samsung,gamma_mode2_hmt_tx_cmds_revA = [29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 f7 0f];
				samsung,hmt_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 60 00 00 29 00 00 00 00 00 04 b0 00 28 68 29 00 00 00 00 00 02 68 22 29 00 00 00 00 00 04 b0 00 0d f2 29 00 00 00 00 00 02 f2 14 29 00 00 00 00 00 04 b0 02 2c 65 29 00 00 00 00 00 02 65 10 29 00 00 00 00 00 04 b0 01 d4 65 29 00 00 00 00 00 03 65 12 d8 29 00 00 00 00 00 04 b0 01 ee 65 29 00 00 00 00 00 05 65 0f 6a 0f 6a 29 00 00 00 11 00 02 f7 0f 29 00 00 00 00 00 04 b0 00 0b cb 29 00 00 00 00 00 02 cb 12 29 00 00 00 00 00 04 b0 00 1f cb 29 00 00 00 00 00 02 cb 12 29 00 00 00 00 00 04 b0 00 39 cb 29 00 00 00 00 00 02 cb bf 29 00 00 00 00 00 04 b0 00 60 cb 29 00 00 00 00 00 02 cb 0e 29 00 00 00 00 00 04 b0 00 ab cb 29 00 00 00 00 00 02 cb 17 29 00 00 00 00 00 04 b0 00 e0 cb 29 00 00 00 00 00 02 cb 0e 29 00 00 00 00 00 04 b0 01 2b cb 29 00 00 00 00 00 02 cb 17 29 00 00 00 00 00 04 b0 01 ab cb 29 00 00 00 00 00 02 cb 17 29 00 00 00 0a 00 02 f7 0f 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,hmt_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 0b cb 29 00 00 00 00 00 02 cb 11 29 00 00 00 00 00 04 b0 00 1f cb 29 00 00 00 00 00 02 cb 11 29 00 00 00 00 00 04 b0 00 39 cb 29 00 00 00 00 00 02 cb 7f 29 00 00 00 00 00 04 b0 00 60 cb 29 00 00 00 00 00 02 cb 06 29 00 00 00 00 00 04 b0 00 ab cb 29 00 00 00 00 00 02 cb 00 29 00 00 00 00 00 04 b0 00 e0 cb 29 00 00 00 00 00 02 cb 06 29 00 00 00 00 00 04 b0 01 2b cb 29 00 00 00 00 00 02 cb 00 29 00 00 00 00 00 04 b0 01 ab cb 29 00 00 00 00 00 02 cb 00 29 00 00 00 00 00 04 b0 00 06 f2 29 00 00 00 00 00 02 f2 0c 29 00 00 00 00 00 04 b0 02 2c 65 29 00 00 00 00 00 02 65 11 29 00 00 00 00 00 04 b0 01 d4 65 29 00 00 00 00 00 03 65 09 70 29 00 00 00 00 00 04 b0 01 ee 65 29 00 00 00 00 00 05 65 01 84 01 84 29 00 00 00 0a 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,support_dynamic_mipi_clk;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 04 b0 00 2a c5 29 00 00 00 00 00 05 c5 0d 10 80 45 29 00 00 00 00 00 04 b0 00 2e c5 29 00 00 00 00 00 03 c5 53 a0 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x2ec52900 0x00 0x3c553a0 0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x2ec52900 0x00 0x3c553a0 0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x2ec52900 0x00 0x3c55254 0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x2ec52900 0x00 0x3c55296>;
				samsung,dynamic_mipi_clk_timing_table = <0x42294180 0x42294180 0x42664a80 0x42fee100>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x00 0x00 0x00 0x01 0x02 0x00 0x00 0x01 0x01 0x03 0x00 0x00 0x00 0x01 0x04 0x00 0x00 0x00 0x02 0x0b 0x2942 0x2a56 0x00 0x02 0x0c 0x25be 0x261a 0x01 0x02 0x0c 0x261b 0x26d2 0x00 0x02 0x0d 0x48a 0x4a3 0x01 0x02 0x0d 0x4a4 0x5e9 0x00 0x02 0x0e 0x601 0x6ca 0x00 0x02 0x0f 0x1105 0x116a 0x00 0x02 0x11 0x8bd 0x926 0x01 0x02 0x11 0x927 0xa03 0x00 0x02 0x12 0xb79 0xc0f 0x00 0x02 0x12 0xc10 0xc10 0x01 0x03 0x5b 0x00 0x257 0x00 0x03 0x5c 0x258 0x329 0x01 0x03 0x5c 0x32a 0x4af 0x00 0x03 0x5d 0x4b0 0x4fa 0x01 0x03 0x5d 0x4fb 0x79d 0x00 0x03 0x5e 0x79e 0x95f 0x00 0x03 0x5f 0x960 0xa59 0x00 0x03 0x61 0xabe 0xba8 0x01 0x03 0x61 0xba9 0xd79 0x00 0x03 0x62 0xd7a 0xebe 0x00 0x03 0x62 0xebf 0xed7 0x01 0x03 0x66 0x1392 0x143b 0x00 0x03 0x67 0x143c 0x149f 0x00 0x03 0x68 0x14a0 0x1503 0x00 0x03 0x6b 0x1662 0x16d9 0x00 0x03 0x6c 0x16da 0x176f 0x00 0x03 0x6d 0x1770 0x1805 0x00 0x03 0x6e 0x1806 0x191d 0x00 0x03 0x6e 0x191e 0x1931 0x01 0x03 0x6f 0x1932 0x19c7 0x00 0x03 0x73 0x1f68 0x2039 0x01 0x03 0x73 0x203a 0x21f1 0x00 0x03 0x74 0x21f2 0x234f 0x00 0x03 0x76 0x23fa 0x25bb 0x00 0x03 0x77 0x25bc 0x2629 0x00 0x03 0x78 0x262a 0x268d 0x01 0x03 0x7a 0x26c0 0x2877 0x00 0x03 0x7c 0x8d68 0x8dfd 0x00 0x03 0x80 0x9376 0x9564 0x00 0x03 0x80 0x9565 0x9569 0x01 0x03 0x81 0x956a 0x96f9 0x00 0x03 0x82 0x96fa 0x98a2 0x00 0x03 0x82 0x98a3 0x9992 0x01 0x03 0x82 0x9993 0x9ae1 0x00 0x03 0x83 0x9ae2 0x9b3b 0x01 0x03 0x83 0x9b3c 0x9fb4 0x00 0x03 0x83 0x9fb5 0xa0a4 0x01 0x03 0x83 0xa0a5 0xa275 0x00 0x03 0x84 0xa276 0xa46f 0x00 0x03 0x84 0xa470 0xa55f 0x01 0x03 0x84 0xa560 0xa9d8 0x00 0x03 0x84 0xa9d9 0xaa45 0x01 0x03 0x8a 0xd7c8 0xd94e 0x00 0x03 0x8a 0xd94f 0xda3e 0x01 0x03 0x8a 0xda3f 0xdda3 0x00 0x03 0x9c 0x10384 0x10707 0x00 0x03 0xa1 0x10bea 0x10d47 0x00 0x04 0x33 0x00 0x00 0x00 0x04 0x34 0x00 0x00 0x00 0x04 0x35 0x00 0x00 0x01 0x04 0x36 0x00 0x00 0x01 0x04 0x37 0x00 0x00 0x02 0x04 0x38 0x00 0x00 0x00 0x05 0x3d 0x00 0x00 0x00 0x05 0x3e 0x00 0x00 0x00 0x05 0x47 0x00 0x00 0x00 0x07 0x104 0x2a6e8 0x2ba5c 0x00 0x07 0x107 0x2d2a8 0x2e1d0 0x00 0x07 0x107 0x2e1d1 0x2ecc0 0x01 0x07 0x107 0x2ecc1 0x2edec 0x02 0x07 0x11b 0x25030 0x27344 0x00 0x07 0x146 0x1e208 0x1fd4c 0x00>;
				samsung,fd_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 0a b5 29 00 00 00 00 00 03 b5 40 40 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,fd_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 0a b5 29 00 00 00 00 00 03 b5 80 40 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,self_grid_on_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 bf 01 00 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,self_grid_off_revA = [29 01 00 00 11 00 03 f0 5a 5a 29 00 00 00 00 00 03 bf 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 91 01 01 29 00 00 00 00 00 02 53 27 29 00 00 00 00 00 04 b0 00 10 f2 29 00 00 00 00 00 03 f2 25 62 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 07 b5 29 00 00 00 00 00 04 b5 00 00 00 29 00 00 00 00 00 04 b0 00 10 f2 29 00 00 00 00 00 03 f2 27 e0 29 00 00 00 00 00 03 91 02 01 29 00 00 00 00 00 02 53 20 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 24];
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 25];
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 26];
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 27];
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 53 26 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,display-type = "primary";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,platform-reset-gpio = <0x92 0x16 0x00>;
				qcom,platform-te-gpio = <0x92 0x52 0x00>;
				samsung,ub-con-det = <0x92 0xb6 0x00>;
				samsung,delayed-display-on = <0x01>;
				samsung,esd-irq-gpio1 = <0x57e 0x07 0x00>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				phandle = <0x706>;

				qcom,mdss-dsi-display-timings {

					fhd120 {
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-panel-clockrate = <0x42294180>;
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 27 24 0a 0a 09 02 04 00 1f 1a];
						qcom,mdss-dsi-t-clk-pre = <0x1f>;
						qcom,mdss-dsi-t-clk-post = <0x1a>;
						qcom,mdss-dsi-on-command = [05 01 00 00 1e 00 02 11 00 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 2a f2 60 05 0e 49 57 01 0c 00 10 27 e0 27 e0 0c 09 50 27 e0 0c 00 10 10 00 10 26 a8 10 00 10 10 34 10 00 40 30 c8 00 c8 00 00 ce 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 05 2a 00 00 04 37 29 00 00 00 00 00 05 2b 00 00 09 23 29 00 00 00 00 00 04 b0 00 04 f2 29 00 00 00 00 00 02 f2 57 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 80 11 00 00 89 30 80 09 24 04 38 00 1e 02 1c 02 1c 02 00 02 0e 00 20 02 e3 00 07 00 0c 03 50 03 64 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 04 b0 00 27 f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 2e f2 29 00 00 00 00 00 02 f2 55 29 00 00 00 00 00 10 b9 00 00 14 00 18 00 00 00 00 02 00 00 00 31 81 29 00 00 00 00 00 04 b0 00 26 f2 29 00 00 00 00 00 02 f2 06 29 00 00 00 00 00 04 b0 00 0a b5 29 00 00 00 00 00 02 b5 00 29 00 00 00 00 00 04 b0 00 92 63 29 00 00 00 00 00 02 63 04 29 00 00 00 00 00 02 f7 0f 29 01 00 00 5a 00 03 f0 a5 a5];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,lm-split = <0x21c 0x21c>;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsc-slice-height = <0x1e>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
					};

					fhd60 {
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
						qcom,mdss-dsi-panel-clockrate = <0x42294180>;
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 27 24 0a 0a 09 02 04 00 1f 1a];
						qcom,mdss-dsi-t-clk-pre = <0x1f>;
						qcom,mdss-dsi-t-clk-post = <0x1a>;
						qcom,mdss-dsi-on-command = [05 01 00 00 1e 00 02 11 00 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 2a f2 60 05 0e 49 57 01 0c 00 10 27 e0 27 e0 0c 09 50 27 e0 0c 00 10 10 00 10 26 a8 10 00 10 10 34 10 00 40 30 c8 00 c8 00 00 ce 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 05 2a 00 00 04 37 29 00 00 00 00 00 05 2b 00 00 09 23 29 00 00 00 00 00 04 b0 00 04 f2 29 00 00 00 00 00 02 f2 57 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 80 11 00 00 89 30 80 09 24 04 38 00 1e 02 1c 02 1c 02 00 02 0e 00 20 02 e3 00 07 00 0c 03 50 03 64 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 04 b0 00 27 f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 2e f2 29 00 00 00 00 00 02 f2 55 29 00 00 00 00 00 10 b9 00 00 14 00 18 00 00 00 00 02 00 00 00 31 81 29 00 00 00 00 00 04 b0 00 26 f2 29 00 00 00 00 00 02 f2 06 29 00 00 00 00 00 04 b0 00 0a b5 29 00 00 00 00 00 02 b5 00 29 00 00 00 00 00 04 b0 00 92 63 29 00 00 00 00 00 02 63 04 29 00 00 00 00 00 02 f7 0f 29 01 00 00 5a 00 03 f0 a5 a5];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,lm-split = <0x21c 0x21c>;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsc-slice-height = <0x1e>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};

				qcom,panel-supply-entries {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					qcom,panel-supply-entry@0 {
						reg = <0x00>;
						qcom,supply-name = "panel_vddi";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-post-off-sleep = <0x00>;
					};

					qcom,panel-supply-entry@1 {
						reg = <0x01>;
						qcom,supply-name = "panel_vci";
						qcom,supply-min-voltage = <0x2dc6c0>;
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-pre-off-sleep = <0x0b>;
					};
				};
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.5";
			label = "dsi-ctrl-0";
			cell-index = <0x00>;
			frame-threshold-time-us = <0x320>;
			reg = <0xae94000 0x400 0xaf08000 0x04 0xae36000 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			interrupt-parent = <0x29d>;
			interrupts = <0x04 0x00>;
			vdda-1p2-supply = <0x1f>;
			refgen-supply = <0xe0>;
			clocks = <0x32 0x02 0x32 0x03 0x32 0x05 0x32 0x2c 0x32 0x2d 0x32 0x24>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			phandle = <0x526>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x209e>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			compatible = "qcom,dsi-ctrl-hw-v2.5";
			label = "dsi-ctrl-1";
			cell-index = <0x01>;
			frame-threshold-time-us = <0x320>;
			reg = <0xae96000 0x400 0xaf08000 0x04 0xae37000 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			interrupt-parent = <0x29d>;
			interrupts = <0x05 0x00>;
			vdda-1p2-supply = <0x1f>;
			refgen-supply = <0xe0>;
			clocks = <0x32 0x06 0x32 0x07 0x32 0x09 0x32 0x2e 0x32 0x2f 0x32 0x26>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			phandle = <0x527>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x209e>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94900 {
			compatible = "qcom,dsi-phy-v4.2";
			label = "dsi-phy-0";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xae94400 0x800 0xae94900 0x27c 0xaf03000 0x08 0xae94200 0x100>;
			reg-names = "dsi_phy", "pll_base", "gdsc_base", "dyn_refresh_base";
			pll-label = "dsi_pll_5nm";
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			vdda-0p9-supply = <0x1e>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			memory-region = <0x29e>;
			phandle = <0x528>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x92ae>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy1@ae96900 {
			compatible = "qcom,dsi-phy-v4.2";
			label = "dsi-phy-1";
			cell-index = <0x01>;
			#clock-cells = <0x01>;
			reg = <0xae96400 0x800 0xae96900 0x27c 0xaf03000 0x08 0xae96200 0x100>;
			reg-names = "dsi_phy", "pll_base", "gdsc_base", "dyn_refresh_base";
			pll-label = "dsi_pll_5nm";
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			vdda-0p9-supply = <0x1e>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x529>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x92ae>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		disp_rdump_region@e1000000 {
			reg = <0xe4000000 0x1200000>;
			label = "disp_rdump_region";
			phandle = <0x52a>;
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x29f>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x52b>;
			};
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x52c>;
		};

		qcom,dp_display@ae90000 {
			cell-index = <0x00>;
			compatible = "qcom,dp-display";
			usb-phy = <0xf1>;
			qcom,dp-aux-switch = <0x284>;
			qcom,ext-disp = <0x29f>;
			usb-controller = <0x2a0>;
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae91000 0x94 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x1a0 0x88ea000 0x200 0x88e8000 0x20 0xaee1000 0x34 0xae91400 0x94 0xaf03000 0x08>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1", "gdsc";
			interrupt-parent = <0x29d>;
			interrupts = <0x0c 0x00>;
			#clock-cells = <0x01>;
			clocks = <0x32 0x0c 0x37 0x00 0x30 0xc3 0x32 0x12 0x32 0x15 0x32 0x1b 0x2a1 0x05 0x32 0x17 0x32 0x1a 0x32 0x16>;
			clock-names = "core_aux_clk", "core_usb_ref_clk_src", "core_usb_pipe_clk", "link_clk", "link_iface_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "strm0_pixel_clk", "strm1_pixel_clk";
			qcom,pll-revision = "5nm-v1";
			qcom,phy-version = <0x420>;
			qcom,aux-cfg0-settings = " ";
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,widebus-enable;
			qcom,mst-enable;
			qcom,dsc-feature-enable;
			qcom,fec-feature-enable;
			qcom,dsc-continuous-pps;
			vdda-1p2-supply = <0x1f>;
			vdda-0p9-supply = <0xf2>;
			vdd_mx-supply = <0x1a>;
			phandle = <0x2a1>;
			aux-pullup-supply = <0x1d>;
			pinctrl-names = "mdss_dp_active", "mdss_dp_sleep";
			pinctrl-0 = <0x637 0x638>;
			pinctrl-1 = <0x639 0x63a>;
			qcom,aux-en-gpio = <0x92 0x10 0x00>;
			qcom,aux-sel-gpio = <0x92 0x0f 0x00>;
			qcom,usbplug-cc-gpio = <0x92 0x51 0x00>;
			secdp,prefer-res;
			secdp,vm-pre-emphasis-0 = <0xd15ff>;
			secdp,vm-pre-emphasis-1 = <0xd15ff>;
			secdp,vm-pre-emphasis-2 = <0xcffff>;
			secdp,vm-pre-emphasis-3 = <0xffffffff>;
			secdp,vm-voltage-swing-0 = <0x70f14ff>;
			secdp,vm-voltage-swing-1 = <0x111d1fff>;
			secdp,vm-voltage-swing-2 = <0x181fffff>;
			secdp,vm-voltage-swing-3 = <0xffffffff>;
			secdp,pre-emp-hbr2-hbr3-0 = <0xe17ff>;
			secdp,pre-emp-hbr2-hbr3-1 = <0xd16ff>;
			secdp,pre-emp-hbr2-hbr3-2 = <0xeffff>;
			secdp,pre-emp-hbr2-hbr3-3 = <0xffffffff>;
			secdp,swing-hbr2-hbr3-0 = <0x91119ff>;
			secdp,swing-hbr2-hbr3-1 = <0x121a1fff>;
			secdp,swing-hbr2-hbr3-2 = <0x1c1fffff>;
			secdp,swing-hbr2-hbr3-3 = <0xffffffff>;
			secdp,pre-emp-hbr-rbr-0 = <0xe17ff>;
			secdp,pre-emp-hbr-rbr-1 = <0xd16ff>;
			secdp,pre-emp-hbr-rbr-2 = <0xeffff>;
			secdp,pre-emp-hbr-rbr-3 = <0xffffffff>;
			secdp,swing-hbr-rbr-0 = <0x91119ff>;
			secdp,swing-hbr-rbr-1 = <0x121a1fff>;
			secdp,swing-hbr-rbr-2 = <0x1c1fffff>;
			secdp,swing-hbr-rbr-3 = <0xffffffff>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x54c4>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xdea80>;
					qcom,supply-max-voltage = <0xdea80>;
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x00>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			qcom,sde-rsc-version = <0x04>;
			qcom,sde-dram-channels = <0x02>;
			vdd-supply = <0x3a>;
			clocks = <0x32 0x33 0x32 0x2b 0x32 0x32>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			qcom,msm-bus,active-only;
			interconnects = <0xc6 0x3eb 0x90 0x5e9 0xc6 0x3ec 0x90 0x5e9 0x8c 0x3e8 0x8c 0x5e8>;
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-data-bus1", "qcom,sde-ebi-bus";
			phandle = <0x52d>;
		};

		qcom,smmu_sde_unsec_cb {
			compatible = "qcom,smmu_sde_unsec";
			iommus = <0x28 0x820 0x402>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-earlymap;
			dma-coherent-hint-cached;
			phandle = <0x52e>;
		};

		qcom,smmu_sde_sec_cb {
			compatible = "qcom,smmu_sde_sec";
			iommus = <0x28 0x821 0x400>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0x0a>;
			phandle = <0x52f>;
		};

		qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x40>;

			modem {
				qcom,instance-id = <0x00>;
				qcom,qmi-sensor-names = "pa", "pa_1", "qfe_wtr0", "modem_tsens", "qfe_mmw0", "qfe_mmw1", "qfe_mmw2", "qfe_mmw3", "xo_therm", "qfe_mmw_streamer0", "qfe_mmw0_mod", "qfe_mmw1_mod", "qfe_mmw2_mod", "qfe_mmw3_mod", "qfe_ret_pa0", "qfe_wtr_pa0", "qfe_wtr_pa1", "qfe_wtr_pa2", "qfe_wtr_pa3", "sys_therm1", "sys_therm2", "modem_tsens1", "mmw_pa1", "mmw_pa2", "mmw_pa3", "sdr_mmw_therm";
			};
		};

		mx_sdpm@0x00636000 {
			compatible = "qcom,sdpm";
			reg = <0x636000 0x1000>;
			clock-names = "cam_cc_ipe", "video_cc_mvs0", "gcc_gp1";
			clocks = <0x33 0x4b 0x31 0x03 0x30 0x22>;
			cam_cc_ipe-supply = <0x2a2>;
			video_cc_mvs0-supply = <0x285>;
			csr-id = <0x01 0x03 0x05>;
		};

		cx_sdpm@0x00634000 {
			compatible = "qcom,sdpm";
			reg = <0x634000 0x1000>;
			clock-names = "cam_cc_csi0phytiimer", "ufs_phy";
			clocks = <0x33 0x10 0x30 0xa1>;
			cam_cc_csi0phytiimer-supply = <0x2a2>;
			csr-id = <0x05 0x07>;
		};

		mx_rdpm_pe@0x00637000 {
			compatible = "qcom,policy-engine";
			#thermal-sensor-cells = <0x00>;
			reg = <0x637000 0x1000>;
			interrupts = <0x00 0xed 0x04>;
			phandle = <0x80>;
		};

		cx_rdpm_pe@0x00635000 {
			compatible = "qcom,policy-engine";
			#thermal-sensor-cells = <0x00>;
			reg = <0x635000 0x1000>;
			interrupts = <0x00 0xf3 0x04>;
			phandle = <0x84>;
		};

		qcom,ddr-cdev {
			compatible = "qcom,ddr-cooling-device";
			#cooling-cells = <0x02>;
			qcom,ddr-freq = <0x00 0x1a3ec0 0x1fd470 0x27a088 0x2cb168 0x3b3058 0x4ec028 0x5a7ff8 0x636938 0x79c3e0 0x7c2540 0x9f4188 0xba0518>;
			interconnects = <0x8c 0x03 0x8c 0x200>;
			phandle = <0x7f>;
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam-sync {
			compatible = "qcom,cam-sync";
			status = "ok";
		};

		qcom,csiphy0 {
			cell-index = <0x00>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			reg = <0xac6a000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0x6a000>;
			interrupts = <0x00 0x1dd 0x01>;
			interrupt-names = "csiphy0";
			gdscr-supply = <0x2a3>;
			csi-vdd-1p2-supply = <0x1f>;
			csi-vdd-0p9-supply = <0x1e>;
			rgltr-cntrl-support;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			clocks = <0x33 0x0e 0x33 0x1b 0x33 0x10 0x33 0x0f>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "nominal";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x530>;
		};

		qcom,csiphy1 {
			cell-index = <0x01>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			reg = <0xac6c000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0x6c000>;
			interrupts = <0x00 0x1de 0x01>;
			interrupt-names = "csiphy1";
			gdscr-supply = <0x2a3>;
			csi-vdd-1p2-supply = <0x1f>;
			csi-vdd-0p9-supply = <0x1e>;
			rgltr-cntrl-support;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			clocks = <0x33 0x0e 0x33 0x1c 0x33 0x12 0x33 0x11>;
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "nominal";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x531>;
		};

		qcom,csiphy2 {
			cell-index = <0x02>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			reg = <0xac6e000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0x6e000>;
			interrupts = <0x00 0x1df 0x01>;
			interrupt-names = "csiphy2";
			gdscr-supply = <0x2a3>;
			csi-vdd-1p2-supply = <0x1f>;
			csi-vdd-0p9-supply = <0x1e>;
			rgltr-cntrl-support;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			clocks = <0x33 0x0e 0x33 0x1d 0x33 0x14 0x33 0x13>;
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "nominal";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x532>;
		};

		qcom,csiphy3 {
			cell-index = <0x03>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			reg = <0xac70000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0x70000>;
			interrupts = <0x00 0x1c0 0x01>;
			interrupt-names = "csiphy3";
			gdscr-supply = <0x2a3>;
			csi-vdd-1p2-supply = <0x1f>;
			csi-vdd-0p9-supply = <0x1e>;
			rgltr-cntrl-support;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			clocks = <0x33 0x0e 0x33 0x1e 0x33 0x16 0x33 0x15>;
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "nominal";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x533>;
		};

		qcom,csiphy4 {
			cell-index = <0x04>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			reg = <0xac72000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = "", "\a ";
			interrupts = <0x00 0x7a 0x01>;
			interrupt-names = "csiphy4";
			gdscr-supply = <0x2a3>;
			csi-vdd-1p2-supply = <0x1f>;
			csi-vdd-0p9-supply = <0x1e>;
			rgltr-cntrl-support;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			clocks = <0x33 0x0e 0x33 0x1f 0x33 0x18 0x33 0x17>;
			clock-names = "cphy_rx_clk_src", "csiphy4_clk", "csi4phytimer_clk_src", "csi4phytimer_clk";
			src-clock-name = "csi4phytimer_clk_src";
			clock-cntl-level = "nominal";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x534>;
		};

		qcom,csiphy5 {
			cell-index = <0x05>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			reg = <0xac74000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = "", "\a@";
			interrupts = <0x00 0x59 0x01>;
			interrupt-names = "csiphy5";
			gdscr-supply = <0x2a3>;
			csi-vdd-1p2-supply = <0x1f>;
			csi-vdd-0p9-supply = <0x1e>;
			rgltr-cntrl-support;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			clocks = <0x33 0x0e 0x33 0x20 0x33 0x1a 0x33 0x19>;
			clock-names = "cphy_rx_clk_src", "csiphy5_clk", "csi5phytimer_clk_src", "csi5phytimer_clk";
			src-clock-name = "csi5phytimer_clk_src";
			clock-cntl-level = "nominal";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x535>;
		};

		qcom,cci0 {
			cell-index = <0x00>;
			compatible = "qcom,cci", "simple-bus";
			reg = <0xac4f000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4f000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x1cc 0x01>;
			status = "ok";
			gdscr-supply = <0x2a3>;
			regulator-names = "gdscr";
			clocks = <0x33 0x09 0x33 0x08>;
			clock-names = "cci_0_clk_src", "cci_0_clk";
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0x2a4 0x2a5>;
			pinctrl-1 = <0x2a6 0x2a7>;
			gpios = <0x92 0x6b 0x00 0x92 0x6c 0x00 0x92 0x6d 0x00 0x92 0x6e 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			phandle = <0x536>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x537>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x538>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x539>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x53a>;
			};

			qcom,cam-sensor0 {
				cell-index = <0x00>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x00>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				actuator-src = <0x61d>;
				eeprom-src = <0x61e>;
				ois-src = <0x61f>;
				led-flash-src = <0x620>;
				cam_vdig-supply = <0x621>;
				cam_vio-supply = <0x622>;
				cam_vaf-supply = <0x623>;
				cam_clk-supply = <0x2a3>;
				regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf", "cam_clk", "cam_v_custom1";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x2ab980 0x00 0x10c8e0>;
				rgltr-max-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x2ab980 0x00 0x10c8e0>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x1d4c0 0x00 0x30d40>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x391 0x39d>;
				pinctrl-1 = <0x392 0x39e>;
				gpios = <0x92 0x64 0x00 0x92 0x88 0x00>;
				gpio-custom1 = <0x01>;
				gpio-reset = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET0";
				sensor-mode = <0x00>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x33 0x4e>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x01>;
				cam,core_voltage = <0x01>;
				cam,upgrade = <0x02>;
				cam,fw_write = <0x03>;
				cam,fw_dump = <0x01>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x01>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				cam_vana-supply = <0x624>;
				cam_v_custom1-supply = <0x625>;
				phandle = <0x714>;
			};

			qcom,cam-sensor1 {
				cell-index = <0x01>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x05>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				eeprom-src = <0x626>;
				cam_vio-supply = <0x627>;
				cam_vana-supply = <0x628>;
				cam_vdig-supply = <0x629>;
				cam_clk-supply = <0x2a3>;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x2c4020 0x100590 0x00>;
				rgltr-max-voltage = <0x1b7740 0x2c4020 0x100590 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x395>;
				pinctrl-1 = <0x396>;
				gpios = <0x92 0x66 0x00 0x92 0xca 0x00>;
				gpio-reset = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET1";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x33 0x52>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x715>;
			};

			qcom,cam-sensor12 {
				cell-index = <0x0c>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x05>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				eeprom-src = <0x626>;
				cam_vio-supply = <0x627>;
				cam_vana-supply = <0x628>;
				cam_vdig-supply = <0x629>;
				cam_clk-supply = <0x2a3>;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x2c4020 0x100590 0x00>;
				rgltr-max-voltage = <0x1b7740 0x2c4020 0x100590 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x395>;
				pinctrl-1 = <0x396>;
				gpios = <0x92 0x66 0x00 0x92 0xca 0x00>;
				gpio-reset = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET1";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x33 0x52>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x716>;
			};
		};

		qcom,cci1 {
			cell-index = <0x01>;
			compatible = "qcom,cci", "simple-bus";
			reg = <0xac50000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x50000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x10f 0x01>;
			status = "ok";
			gdscr-supply = <0x2a3>;
			regulator-names = "gdscr";
			clocks = <0x33 0x0b 0x33 0x0a>;
			clock-names = "cci_1_clk_src", "cci_1_clk";
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0x2a8 0x2a9>;
			pinctrl-1 = <0x2aa 0x2ab>;
			gpios = <0x92 0x6f 0x00 0x92 0x70 0x00 0x92 0x71 0x00 0x92 0x72 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA2", "CCI_I2C_CLK2", "CCI_I2C_DATA3", "CCI_I2C_CLK3";
			phandle = <0x53b>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x53c>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x53d>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x53e>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x53f>;
			};

			qcom,eeprom0 {
				cell-index = <0x00>;
				reg = <0x00>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				cam_vio-supply = <0x622>;
				regulator-names = "cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740>;
				rgltr-max-voltage = <0x1b7740>;
				rgltr-load-current = <0x1d4c0>;
				gpio-no-mux = <0x00>;
				sensor-position = <0x01>;
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				phandle = <0x61e>;
			};

			qcom,eeprom2 {
				cell-index = <0x02>;
				reg = <0x02>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				cam_vio-supply = <0x627>;
				regulator-names = "cam_vdig", "cam_vio", "cam_clk", "cam_v_custom1";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x124f80 0x1b7740 0x00 0x1b7740>;
				rgltr-max-voltage = <0x124f80 0x1b7740 0x00 0x1b7740>;
				rgltr-load-current = <0x30d40 0x30d40 0x00 0x30d40>;
				gpio-no-mux = <0x00>;
				sensor-position = <0x01>;
				sensor-mode = <0x00>;
				cci-master = <0x00>;
				status = "ok";
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				cam_v_custom1-supply = <0x622>;
				cam_vdig-supply = <0x62a>;
				cam_clk-supply = <0x2a3>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x393 0x62b 0x3a1>;
				pinctrl-1 = <0x394 0x62c 0x3a2>;
				gpios = <0x92 0x65 0x00 0x92 0x02 0x00 0x92 0x6a 0x00>;
				gpio-custom1 = <0x01>;
				gpio-reset = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK1", "RCAM2_LDO_EN", "CAM_RESET2";
				clocks = <0x33 0x50>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x62d>;
			};

			qcom,eeprom1 {
				cell-index = <0x01>;
				reg = <0x01>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				cam_vio-supply = <0x627>;
				regulator-names = "cam_vio", "cam_v_custom1";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x1b7740>;
				rgltr-max-voltage = <0x1b7740 0x1b7740>;
				rgltr-load-current = <0x1d4c0 0x1d4c0>;
				gpio-no-mux = <0x00>;
				sensor-position = <0x01>;
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				cam_v_custom1-supply = <0x622>;
				phandle = <0x626>;
			};

			qcom,eeprom3 {
				cell-index = <0x03>;
				reg = <0x03>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				cam_vio-supply = <0x622>;
				regulator-names = "cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740>;
				rgltr-max-voltage = <0x1b7740>;
				rgltr-load-current = <0x1d4c0>;
				gpio-no-mux = <0x00>;
				sensor-position = <0x01>;
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				phandle = <0x630>;
			};

			qcom,actuator0 {
				cell-index = <0x00>;
				compatible = "qcom,actuator";
				reg = <0x18>;
				cam_vaf-supply = <0x623>;
				cam_vio-supply = <0x622>;
				regulator-names = "cam_vaf", "cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				rgltr-load-current = <0x1d4c0 0x30d40>;
				qcom,cam-power-seq-type = "cam_vaf", "cam_vio";
				qcom,cam-power-seq-cfg-val = <0x01 0x01>;
				qcom,cam-power-seq-delay = <0x01 0x0c>;
				cci-master = <0x01>;
				status = "ok";
				phandle = <0x61d>;
			};

			qcom,actuator3 {
				cell-index = <0x03>;
				compatible = "qcom,actuator";
				reg = <0x1e>;
				cam_vaf-supply = <0x623>;
				cam_vio-supply = <0x622>;
				regulator-names = "cam_vaf", "cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				rgltr-load-current = <0x1d4c0 0x30d40>;
				qcom,cam-power-seq-type = "cam_vaf", "cam_vio";
				qcom,cam-power-seq-cfg-val = <0x01 0x01>;
				qcom,cam-power-seq-delay = <0x01 0x0c>;
				cci-master = <0x01>;
				status = "ok";
				phandle = <0x62f>;
			};

			qcom,cam-sensor2 {
				cell-index = <0x02>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x04>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				eeprom-src = <0x62d>;
				led-flash-src = <0x62e>;
				cam_vio-supply = <0x627>;
				cam_clk-supply = <0x2a3>;
				regulator-names = "cam_vdig", "cam_vio", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x124f80 0x1b7740 0x00>;
				rgltr-max-voltage = <0x124f80 0x1b7740 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x393 0x62b 0x3a1>;
				pinctrl-1 = <0x394 0x62c 0x3a2>;
				gpios = <0x92 0x65 0x00 0x92 0x02 0x00 0x92 0x6a 0x00>;
				gpio-custom1 = <0x01>;
				gpio-reset = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK1", "RCAM2_LDO_EN", "CAM_RESET2";
				sensor-mode = <0x00>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x33 0x50>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				cam_vdig-supply = <0x62a>;
				phandle = <0x717>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu", "simple-bus";
			status = "ok";

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x28 0x800 0x440 0x28 0x840 0x440 0x28 0xc00 0x440 0x28 0xc40 0x440>;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent-hint-cached;
				cam-smmu-label = "ife", "ife-cdm";
				multiple-client-devices;

				iova-mem-map {
					phandle = <0x540>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@", "";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_custom {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x28 0x8a0 0x400 0x28 0xca0 0x400>;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent-hint-cached;
				cam-smmu-label = "custom";

				iova-mem-map {
					phandle = <0x541>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x28 0x2040 0x400 0x28 0x2440 0x400>;
				cam-smmu-label = "jpeg";
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent-hint-cached;

				iova-mem-map {
					phandle = <0x542>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x2ac>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x28 0x20e2 0x400 0x28 0x24e2 0x400 0x28 0x2000 0x400 0x28 0x2400 0x400 0x28 0x2060 0x400 0x28 0x2460 0x400 0x28 0x2020 0x400 0x28 0x2420 0x400>;
				cam-smmu-label = "icp";
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
				iova-region-discard = <0xdff00000 0x300000>;
				dma-coherent-hint-cached;

				iova-mem-map {
					phandle = <0x543>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x00>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x00>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x500000>;
						iova-region-len = <0x10500000>;
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x04>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xee300000>;
						iova-region-id = <0x03>;
						iova-region-discard = <0xdff00000 0x300000>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x05>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x28 0x20c0 0x400 0x28 0x24c0 0x400>;
				cam-smmu-label = "cpas-cdm";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent-hint-cached;

				iova-mem-map {
					phandle = <0x544>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				cam-smmu-label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,cam-cpas {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top", "cam_camnoc", "cam_rpmh";
			reg = <0xac40000 0x1000 0xac42000 0x8000 0xbbf0000 0x1f00>;
			reg-cam-base = <0x40000 0x42000 0xbbf0000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x00 0x1cb 0x01>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x2a3>;
			clock-names = "gcc_ahb_clk", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "cpas_core_ahb_clk", "camnoc_axi_clk_src", "camnoc_axi_clk", "cpas_fast_ahb_clk_src";
			clocks = <0x30 0x15 0x30 0x16 0x30 0x17 0x33 0x76 0x33 0x0d 0x33 0x0c 0x33 0x06 0x33 0x05 0x33 0x21>;
			src-clock-name = "camnoc_axi_clk_src";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x11e1a300 0x00 0x5f5e100 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0xbebc200 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x1c9c3800 0x00 0x17d78400>;
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			control-camnoc-axi-clk;
			camnoc-bus-width = <0x20>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			interconnect-names = "cam_ahb";
			interconnects = <0x90 0x02 0x91 0x205>;
			rpmh-bcm-info = <0x0c 0x04 0x800 0x00 0x04>;
			cam-ahb-num-cases = <0x08>;
			cam-ahb-bw-KBps = <0x00 0x00 0x00 0x12c00 0x00 0x12c00 0x00 0x249f0 0x00 0x249f0 0x00 0x493e0 0x00 0x493e0 0x00 0x493e0>;
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "csiphy4", "csiphy5", "cci0", "cci1", "csid0", "csid1", "csid2", "csid3", "csid4", "ife0", "ife1", "ife2", "ife3", "ife4", "custom0", "custom1", "ipe0", "cam-cdm-intf0", "ife-cdm0", "ife-cdm1", "ife-cdm2", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "tpg0", "tpg1", "csid-custom0";

			camera-bus-nodes {

				level3-nodes {
					level-index = <0x03>;

					level3-rt0-rd-wr-sum {
						cell-index = <0x00>;
						node-name = "level3-rt0-rd-wr-sum";
						traffic-merge-type = <0x00>;
						ib-bw-voting-needed;
						phandle = <0x2ad>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0";
							interconnects = <0xc6 0x0f 0x8c 0x200 0xc6 0x0f 0x90 0x23e>;
						};
					};

					level3-nrt0-rd-wr-sum {
						cell-index = <0x01>;
						node-name = "level3-nrt0-rd-wr-sum";
						traffic-merge-type = <0x00>;
						phandle = <0x2ae>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0xc6 0x11 0x8c 0x200>;
						};
					};

					level3-nrt1-rd-wr-sum {
						cell-index = <0x02>;
						node-name = "level3-nrt1-rd-wr-sum";
						traffic-merge-type = <0x00>;
						phandle = <0x2af>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_icp";
							interconnects = <0xc6 0x10 0x8c 0x200>;
						};
					};
				};

				level2-nodes {
					level-index = <0x02>;
					camnoc-max-needed;

					level2-rt0-wr {
						cell-index = <0x03>;
						node-name = "level2-rt0-wr";
						parent-node = <0x2ad>;
						traffic-merge-type = <0x01>;
						phandle = <0x2b0>;
					};

					level2-rt0-rd {
						cell-index = <0x04>;
						node-name = "level2-rt0-rd";
						parent-node = <0x2ad>;
						traffic-merge-type = <0x01>;
						phandle = <0x2b1>;
					};

					level2-nrt0-wr {
						cell-index = <0x05>;
						node-name = "level2-nrt0-wr";
						parent-node = <0x2ae>;
						traffic-merge-type = <0x01>;
						phandle = <0x2b2>;
					};

					level2-nrt0-rd {
						cell-index = <0x06>;
						node-name = "level2-nrt0-rd";
						parent-node = <0x2ae>;
						traffic-merge-type = <0x01>;
						phandle = <0x2b3>;
					};

					level2-nrt1-rd {
						cell-index = <0x07>;
						node-name = "level2-nrt1-rd";
						parent-node = <0x2af>;
						traffic-merge-type = <0x00>;
						bus-width-factor = <0x04>;
						phandle = <0x2bd>;
					};
				};

				level1-nodes {
					level-index = <0x01>;
					camnoc-max-needed;

					level1-rt0-wr0 {
						cell-index = <0x08>;
						node-name = "level1-rt0-wr0";
						parent-node = <0x2b0>;
						traffic-merge-type = <0x00>;
						phandle = <0x2b4>;
					};

					level1-rt0-wr1 {
						cell-index = <0x09>;
						node-name = "level1-rt0-wr1";
						parent-node = <0x2b0>;
						traffic-merge-type = <0x00>;
						phandle = <0x2b5>;
					};

					level1-rt0-rd0 {
						cell-index = <0x0a>;
						node-name = "level1-rt0-rd0";
						parent-node = <0x2b1>;
						traffic-merge-type = <0x00>;
						phandle = <0x2b6>;
					};

					level1-rt0-wr2 {
						cell-index = <0x0b>;
						node-name = "level1-rt0-wr2";
						parent-node = <0x2b0>;
						traffic-merge-type = <0x00>;
						phandle = <0x2b7>;
					};

					level1-rt0-wr3 {
						cell-index = <0x0c>;
						node-name = "level1-rt0-wr3";
						parent-node = <0x2b0>;
						traffic-merge-type = <0x00>;
						phandle = <0x2b8>;
					};

					level1-nrt0-wr0 {
						cell-index = <0x0d>;
						node-name = "level1-nrt0-wr0";
						parent-node = <0x2b2>;
						traffic-merge-type = <0x00>;
						phandle = <0x2b9>;
					};

					level1-nrt0-rd0 {
						cell-index = <0x0e>;
						node-name = "level1-nrt0-rd0";
						parent-node = <0x2b3>;
						traffic-merge-type = <0x00>;
						phandle = <0x2ba>;
					};

					level1-nrt0-wr1 {
						cell-index = <0x0f>;
						node-name = "level1-nrt0-wr1";
						parent-node = <0x2b2>;
						traffic-merge-type = <0x00>;
						phandle = <0x2bb>;
					};

					level1-nrt0-rd1 {
						cell-index = <0x10>;
						node-name = "level1-nrt0-rd2";
						parent-node = <0x2b3>;
						traffic-merge-type = <0x00>;
						phandle = <0x2bc>;
					};
				};

				level0-nodes {
					level-index = <0x00>;

					ife2-ubwc-stats-wr {
						cell-index = <0x11>;
						node-name = "ife2-ubwc-stats-wr";
						client-name = "ife2";
						traffic-data = <0x102>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x01 0x02 0x03>;
						parent-node = <0x2b0>;
						phandle = <0x545>;
					};

					ife0-ubwc-stats-wr {
						cell-index = <0x12>;
						node-name = "ife0-ubwc-stats-wr";
						client-name = "ife0";
						traffic-data = <0x102>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x01 0x02 0x03>;
						parent-node = <0x2b4>;
						phandle = <0x546>;
					};

					ife1-ubwc-stats-wr {
						cell-index = <0x13>;
						node-name = "ife1-ubwc-stats-wr";
						client-name = "ife1";
						traffic-data = <0x102>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x01 0x02 0x03>;
						parent-node = <0x2b4>;
						phandle = <0x547>;
					};

					ife0-linear-pdaf-wr {
						cell-index = <0x14>;
						node-name = "ife0-linear-pdaf-wr";
						client-name = "ife0";
						traffic-data = <0x101>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x08>;
						parent-node = <0x2b5>;
						phandle = <0x548>;
					};

					ife1-linear-pdaf-wr {
						cell-index = <0x15>;
						node-name = "ife1-linear-pdaf-wr";
						client-name = "ife1";
						traffic-data = <0x101>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x08>;
						parent-node = <0x2b5>;
						phandle = <0x549>;
					};

					ife2-linear-pdaf-wr {
						cell-index = <0x16>;
						node-name = "ife2-linear-pdaf-wr";
						client-name = "ife2";
						traffic-data = <0x101>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x08>;
						parent-node = <0x2b5>;
						phandle = <0x54a>;
					};

					ife3-rdi-all-wr {
						cell-index = <0x17>;
						node-name = "ife3-rdi-all-wr";
						client-name = "ife3";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x2b5>;
						phandle = <0x54b>;
					};

					ife0-rdi-all-rd {
						cell-index = <0x18>;
						node-name = "ife0-rdi-all-rd";
						client-name = "ife0";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x2b6>;
						phandle = <0x54c>;
					};

					ife1-rdi-all-rd {
						cell-index = <0x19>;
						node-name = "ife1-rdi-all-rd";
						client-name = "ife1";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x2b6>;
						phandle = <0x54d>;
					};

					ife2-rdi-all-rd {
						cell-index = <0x1a>;
						node-name = "ife2-rdi-all-rd";
						client-name = "ife2";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x2b6>;
						phandle = <0x54e>;
					};

					custom0-rd {
						cell-index = <0x1b>;
						node-name = "custom0-rd";
						client-name = "custom0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2b6>;
						phandle = <0x54f>;
					};

					custom1-rd {
						cell-index = <0x1c>;
						node-name = "custom1-rd";
						client-name = "custom1";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2b6>;
						phandle = <0x550>;
					};

					ife2-rdi-pixel-raw-wr {
						cell-index = <0x1d>;
						node-name = "ife2-rdi-pixel-raw-wr";
						client-name = "ife2";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						parent-node = <0x2b7>;
						phandle = <0x551>;
					};

					ife4-rdi-all-wr {
						cell-index = <0x1e>;
						node-name = "ife4-rdi-all-wr";
						client-name = "ife4";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x2b7>;
						phandle = <0x552>;
					};

					custom1-wr {
						cell-index = <0x1f>;
						node-name = "custom1-wr";
						client-name = "custom1";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x2b7>;
						phandle = <0x553>;
					};

					ife0-rdi-pixel-raw-wr {
						cell-index = <0x20>;
						node-name = "ife0-rdi-pixel-raw-wr";
						client-name = "ife0";
						traffic-data = <0x104>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						parent-node = <0x2b8>;
						phandle = <0x554>;
					};

					ife1-rdi-pixel-raw-wr {
						cell-index = <0x21>;
						node-name = "ife1-rdi-pixel-raw-wr";
						client-name = "ife1";
						traffic-data = <0x104>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						parent-node = <0x2b8>;
						phandle = <0x555>;
					};

					custom0-wr {
						cell-index = <0x22>;
						node-name = "custom0-wr";
						client-name = "custom0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x2b8>;
						phandle = <0x556>;
					};

					ipe0-all-wr {
						cell-index = <0x23>;
						node-name = "ipe0-all-wr";
						client-name = "ipe0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x22 0x23 0x24>;
						parent-node = <0x2b9>;
						phandle = <0x557>;
					};

					bps0-all-wr {
						cell-index = <0x24>;
						node-name = "bps0-all-wr";
						client-name = "bps0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x2b9>;
						phandle = <0x558>;
					};

					ipe0-ref-rd {
						cell-index = <0x25>;
						node-name = "ipe0-ref-rd";
						client-name = "ipe0";
						traffic-data = <0x21>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2ba>;
						phandle = <0x559>;
					};

					bps0-all-rd {
						cell-index = <0x26>;
						node-name = "bps0-all-rd";
						client-name = "bps0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2ba>;
						phandle = <0x55a>;
					};

					ipe0-in-rd {
						cell-index = <0x27>;
						node-name = "ipe0-in-rd";
						client-name = "ipe0";
						traffic-data = <0x20>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2b3>;
						phandle = <0x55b>;
					};

					jpeg-enc0-all-wr {
						cell-index = <0x28>;
						node-name = "jpeg-enc0-all-wr";
						client-name = "jpeg-enc0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x2bb>;
						phandle = <0x55c>;
					};

					jpeg-dma0-all-wr {
						cell-index = <0x29>;
						node-name = "jpeg-dma0-all-wr";
						client-name = "jpeg-dma0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x2bb>;
						phandle = <0x55d>;
					};

					jpeg-enc0-all-rd {
						cell-index = <0x2a>;
						node-name = "jpeg-enc0-all-rd";
						client-name = "jpeg-enc0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2bc>;
						phandle = <0x55e>;
					};

					jpeg-dma0-all-rd {
						cell-index = <0x2b>;
						node-name = "jpeg-dma0-all-rd";
						client-name = "jpeg-dma0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2bc>;
						phandle = <0x55f>;
					};

					cpas-cdm0-all-rd {
						cell-index = <0x2c>;
						node-name = "cpas-cdm0-all-rd";
						client-name = "cpas-cdm0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2b3>;
						phandle = <0x560>;
					};

					icp0-all-rd {
						cell-index = <0x2d>;
						node-name = "icp0-all-rd";
						client-name = "icp0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2bd>;
						phandle = <0x561>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x00>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x01>;
			cdm-client-names = "vfe", "jpegdma", "jpegenc";
			status = "ok";
		};

		qcom,cpas-cdm0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas-cdm1_2";
			label = "cpas-cdm";
			reg = <0xac4d000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x4d000>;
			interrupts = <0x00 0x1cd 0x01>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "cam_cc_cpas_slow_ahb_clk", "cam_cc_cpas_ahb_clk";
			clocks = <0x33 0x76 0x33 0x0d>;
			clock-rates = <0x00 0x00>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife3", "ife4", "dualife";
			status = "ok";
		};

		cam_ven,cam-sbi {
			compatible = "qcom,sbi";
			compat-hw-name = "cam_ven,cam-sbi";
			arch-compat = "sbi";
			num-sbi = <0x01>;
			status = "ok";
		};

		qcom,ife-cdm0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-ife-cdm1_2";
			label = "ife-cdm";
			reg = <0xacb4200 0x1000>;
			reg-names = "ife-cdm0";
			reg-cam-base = "", "\vB";
			interrupts = <0x00 0x1c8 0x01>;
			interrupt-names = "ife-cdm0";
			regulator-names = "camss", "ife0";
			camss-supply = <0x2a3>;
			ife0-supply = <0x2be>;
			clock-names = "ife_0_ahb", "ife_0_areg", "ife_clk", "ife_axi_clk", "cam_cc_cpas_ahb_clk";
			clocks = <0x33 0x26 0x33 0x27 0x33 0x29 0x33 0x28 0x33 0x0d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			cdm-client-names = "ife0";
			status = "ok";
		};

		qcom,ife-cdm1 {
			cell-index = <0x01>;
			compatible = "qcom,cam-ife-cdm1_2";
			label = "ife-cdm";
			reg = <0xacc3200 0x1000>;
			reg-names = "ife-cdm1";
			reg-cam-base = "", "\f2";
			interrupts = <0x00 0x11f 0x01>;
			interrupt-names = "ife-cdm1";
			regulator-names = "camss", "ife1";
			camss-supply = <0x2a3>;
			ife1-supply = <0x2bf>;
			clock-names = "ife_1_ahb", "ife_1_areg", "ife_clk", "ife_axi_clk", "cam_cc_cpas_ahb_clk";
			clocks = <0x33 0x2f 0x33 0x30 0x33 0x32 0x33 0x31 0x33 0x0d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			cdm-client-names = "ife1";
			status = "ok";
		};

		qcom,ife-cdm2 {
			cell-index = <0x02>;
			compatible = "qcom,cam-ife-cdm1_2";
			label = "ife-cdm";
			reg = <0xacef200 0x1000>;
			reg-names = "ife-cdm2";
			reg-cam-base = <0xef200>;
			interrupts = <0x00 0x282 0x01>;
			interrupt-names = "ife-cdm2";
			regulator-names = "camss", "ife2";
			camss-supply = <0x2a3>;
			ife2-supply = <0x2c0>;
			clock-names = "ife_2_ahb", "ife_2_areg", "ife_clk", "ife_axi_clk", "cam_cc_cpas_ahb_clk";
			clocks = <0x33 0x38 0x33 0x39 0x33 0x3b 0x33 0x3a 0x33 0x0d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			cdm-client-names = "ife2";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid_custom@aceb200 {
			cell-index = <0x00>;
			compatible = "qcom,csid-custom580";
			reg-names = "csid_custom";
			reg = <0xaceb200 0x1000>;
			reg-cam-base = <0xeb200>;
			interrupt-names = "csid_custom";
			interrupts = <0x00 0x1c6 0x01>;
			regulator-names = "camss", "sbi";
			camss-supply = <0x2a3>;
			sbi-supply = <0x2c1>;
			clock-names = "sbi_csid_0_clk_src", "sbi_csid_0_clk", "cphy_rx_clk_src", "sbi_cphy_rx_0_clk", "sbi_clk_src", "sbi_clk", "sbi_axi_clk", "sbi_ahb_clk";
			clocks = <0x33 0x6f 0x33 0x6d 0x33 0x0e 0x33 0x6b 0x33 0x2a 0x33 0x6a 0x33 0x69 0x33 0x68>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x14257880 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "sbi_csid_0_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x562>;
		};

		qcom,csid0 {
			cell-index = <0x00>;
			compatible = "qcom,csid580";
			reg-names = "csid";
			reg = <0xacb5200 0x1000>;
			reg-cam-base = "", "\vR";
			interrupt-names = "csid";
			interrupts = <0x00 0x1d0 0x01>;
			regulator-names = "camss", "ife0";
			camss-supply = <0x2a3>;
			ife0-supply = <0x2be>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_0_areg", "ife_0_ahb", "ife_axi_clk";
			clocks = <0x33 0x2d 0x33 0x2c 0x33 0x0e 0x33 0x2b 0x33 0x2a 0x33 0x29 0x33 0x27 0x33 0x26 0x33 0x28>;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x14257880 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x563>;
		};

		qcom,sbi@acea000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-sbi";
			reg-names = "sbi", "cam_camnoc";
			reg = <0xacea000 0x1200 0xac42000 0x8000>;
			reg-cam-base = <0xea000 0x1200>;
			interrupt-names = "sbi0";
			interrupts = <0x00 0x1c7 0x01>;
			regulator-names = "camss", "sbi";
			camss-supply = <0x2a3>;
			sbi-supply = <0x2c1>;
			clock-names = "sbi_clk_src", "sbi_clk", "sbi_ife_0_clk", "slow_ahb_clk_src", "sbi_ahb_clk", "sbi_axi_clk";
			clocks = <0x33 0x2a 0x33 0x6a 0x33 0x71 0x33 0x76 0x33 0x68 0x33 0x69>;
			clock-rates = <0x14257880 0x00 0x00 0x2faf0800 0x00 0x00 0x1c4fecc0 0x00 0x00 0x2faf0800 0x00 0x00 0x23c34600 0x00 0x00 0x2faf0800 0x00 0x00 0x2aea5400 0x00 0x00 0x2faf0800 0x00 0x00 0x2aea5400 0x00 0x00 0x2faf0800 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "sbi_clk_src";
			clock-names-option = "sbi_ife_1_clk";
			clocks-option = <0x33 0x72>;
			clock-rates-option = <0x00>;
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x564>;
		};

		qcom,ife0 {
			cell-index = <0x00>;
			compatible = "qcom,vfe580";
			reg-names = "ife", "cam_camnoc";
			reg = <0xacb4000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xb4000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d1 0x01>;
			regulator-names = "camss", "ife0";
			camss-supply = <0x2a3>;
			ife0-supply = <0x2be>;
			clock-names = "ife_0_ahb", "ife_0_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x33 0x26 0x33 0x27 0x33 0x2a 0x33 0x29 0x33 0x28>;
			clock-rates = <0x00 0x00 0x14257880 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x33 0x2e>;
			clock-rates-option = <0x2aea5400>;
			ubwc-static-cfg = <0x1026 0x1036>;
			cam_hw_pid = <0x1c 0x04 0x10 0x08>;
			status = "ok";
			phandle = <0x565>;
		};

		qcom,csid1 {
			cell-index = <0x01>;
			compatible = "qcom,csid580";
			reg-names = "csid";
			reg = <0xacc4200 0x1000>;
			reg-cam-base = "", "\fB";
			interrupt-names = "csid";
			interrupts = <0x00 0x1d2 0x01>;
			regulator-names = "camss", "ife1";
			camss-supply = <0x2a3>;
			ife1-supply = <0x2bf>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_1_areg", "ife_1_ahb", "ife_axi_clk";
			clocks = <0x33 0x36 0x33 0x35 0x33 0x0e 0x33 0x34 0x33 0x33 0x33 0x32 0x33 0x30 0x33 0x2f 0x33 0x31>;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x14257880 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x566>;
		};

		qcom,ife1 {
			cell-index = <0x01>;
			compatible = "qcom,vfe580";
			reg-names = "ife", "cam_camnoc";
			reg = <0xacc3000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xc3000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d3 0x01>;
			regulator-names = "camss", "ife1";
			camss-supply = <0x2a3>;
			ife1-supply = <0x2bf>;
			clock-names = "ife_1_ahb", "ife_1_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x33 0x2f 0x33 0x30 0x33 0x33 0x33 0x32 0x33 0x31>;
			clock-rates = <0x00 0x00 0x14257880 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x33 0x37>;
			clock-rates-option = <0x2aea5400>;
			ubwc-static-cfg = <0x1026 0x1036>;
			cam_hw_pid = <0x1d 0x05 0x11 0x09>;
			status = "ok";
			phandle = <0x567>;
		};

		qcom,csid2 {
			cell-index = <0x02>;
			compatible = "qcom,csid580";
			reg-names = "csid";
			reg = <0xacf0200 0x1000>;
			reg-cam-base = <0xf0200>;
			interrupt-names = "csid";
			interrupts = <0x00 0x280 0x01>;
			regulator-names = "camss", "ife2";
			camss-supply = <0x2a3>;
			ife2-supply = <0x2c0>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_2_areg", "ife_2_ahb", "ife_axi_clk";
			clocks = <0x33 0x3f 0x33 0x3e 0x33 0x0e 0x33 0x3d 0x33 0x3c 0x33 0x3b 0x33 0x39 0x33 0x38 0x33 0x3a>;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x14257880 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x568>;
		};

		qcom,ife2 {
			cell-index = <0x02>;
			compatible = "qcom,vfe580";
			reg-names = "ife", "cam_camnoc";
			reg = <0xacef000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xef000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x281 0x01>;
			regulator-names = "camss", "ife2";
			camss-supply = <0x2a3>;
			ife2-supply = <0x2c0>;
			clock-names = "ife_2_ahb", "ife_2_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x33 0x38 0x33 0x39 0x33 0x3c 0x33 0x3b 0x33 0x3a>;
			clock-rates = <0x00 0x00 0x14257880 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			ubwc-static-cfg = <0x1026 0x1036>;
			cam_hw_pid = <0x17 0x06 0x14 0x0a>;
			status = "ok";
			phandle = <0x569>;
		};

		qcom,csid-lite0 {
			cell-index = <0x03>;
			compatible = "qcom,csid-lite580";
			reg-names = "csid-lite";
			reg = <0xacd9200 0x1000>;
			reg-cam-base = <0xd9200>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x1d4 0x01>;
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_lite_ahb", "ife_clk";
			clocks = <0x33 0x46 0x33 0x45 0x33 0x0e 0x33 0x44 0x33 0x43 0x33 0x40 0x33 0x42>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x56a>;
		};

		qcom,ife-lite0 {
			cell-index = <0x03>;
			compatible = "qcom,vfe-lite580";
			reg-names = "ife-lite";
			reg = <0xacd9000 0x2200>;
			reg-cam-base = <0xd9000>;
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x1d5 0x01>;
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "ife_lite_ahb", "ife_lite_axi", "ife_clk_src", "ife_clk";
			clocks = <0x33 0x40 0x33 0x41 0x33 0x43 0x33 0x42>;
			clock-rates = <0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x07>;
			status = "ok";
			phandle = <0x56b>;
		};

		qcom,csid-lite1 {
			cell-index = <0x04>;
			compatible = "qcom,csid-lite580";
			reg-names = "csid-lite";
			reg = <0xacdb400 0x1000>;
			reg-cam-base = <0xdb400>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x167 0x01>;
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_lite_ahb", "ife_clk";
			clocks = <0x33 0x46 0x33 0x45 0x33 0x0e 0x33 0x44 0x33 0x43 0x33 0x40 0x33 0x42>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x56c>;
		};

		qcom,ife-lite1 {
			cell-index = <0x04>;
			compatible = "qcom,vfe-lite580";
			reg-names = "ife-lite";
			reg = <0xacdb200 0x2200>;
			reg-cam-base = <0xdb200>;
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x168 0x01>;
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "ife_lite_ahb", "ife_lite_axi", "ife_clk_src", "ife_clk";
			clocks = <0x33 0x40 0x33 0x41 0x33 0x43 0x33 0x42>;
			clock-rates = <0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x15>;
			status = "ok";
			phandle = <0x56d>;
		};

		qcom,tpg0@ac97000 {
			cell-index = <0x00>;
			compatible = "qcom,tpg102";
			reg-names = "tpg0", "cam_cpas_top";
			reg = <0xac97000 0x100 0xac40000 0x1000>;
			reg-cam-base = <0x97000 0x40000>;
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clocks = <0x33 0x0e 0x33 0x1b 0x33 0x10 0x33 0x0f>;
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			clock-cntl-level = "nominal";
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
			phandle = <0x56e>;
		};

		qcom,tpg1@ac98000 {
			cell-index = <0x01>;
			compatible = "qcom,tpg102";
			reg-names = "tpg1", "cam_cpas_top";
			reg = <0xac98000 0x100 0xac40000 0x1000>;
			reg-cam-base = <0x98000 0x40000>;
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clocks = <0x33 0x0e 0x33 0x1c 0x33 0x12 0x33 0x11>;
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			clock-cntl-level = "nominal";
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
			phandle = <0x56f>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,bps";
			num-a5 = <0x01>;
			num-ipe = <0x01>;
			num-bps = <0x01>;
			status = "ok";
			icp_pc_en;
			ipe_bps_pc_en;
		};

		qcom,a5 {
			cell-index = <0x00>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			reg-cam-base = <0x00 0x10000 0x18000>;
			interrupts = <0x00 0x1cf 0x01>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x2a3>;
			clock-names = "soc_fast_ahb", "icp_ahb_clk", "icp_clk_src", "icp_clk";
			src-clock-name = "icp_clk_src";
			clocks = <0x33 0x21 0x33 0x23 0x33 0x25 0x33 0x24>;
			clock-rates = <0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
			ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
			ubwc-bps-fetch-cfg = <0x707b 0x7083>;
			ubwc-bps-write-cfg = <0x161ef 0x1620f>;
			qos-val = <0xa0a>;
			status = "ok";
			phandle = <0x570>;
		};

		qcom,ipe0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-ipe";
			reg = <0xac9a000 0x12000>;
			reg-names = "ipe0_top";
			reg-cam-base = <0x9a000>;
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0x2a2>;
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk_src", "ipe_0_clk";
			src-clock-name = "ipe_0_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x33 0x47 0x33 0x48 0x33 0x49 0x33 0x4b 0x33 0x4a>;
			clock-rates = <0x00 0x00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x1ad27480 0x00 0x00 0x00 0x00 0x1f4add40 0x00 0x00 0x00 0x00 0x29b92700 0x00 0x00 0x00 0x00 0x29b92700 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			status = "ok";
			phandle = <0x571>;
		};

		qcom,bps {
			cell-index = <0x00>;
			compatible = "qcom,cam-bps";
			reg = <0xac7a000 0x8000>;
			reg-names = "bps_top";
			reg-cam-base = <0x7a000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0x2c2>;
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk_src", "bps_clk";
			src-clock-name = "bps_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x33 0x00 0x33 0x01 0x33 0x02 0x33 0x04 0x33 0x03>;
			clock-rates = <0x00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			status = "ok";
			phandle = <0x572>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			num-jpeg-enc = <0x01>;
			num-jpeg-dma = <0x01>;
			status = "ok";
		};

		qcom,jpegenc {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac53000 0x4000>;
			reg-cam-base = <0x53000>;
			interrupt-names = "jpeg";
			interrupts = <0x00 0x1da 0x01>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x2a3>;
			clock-names = "jpegenc_clk_src", "jpegenc_clk";
			clocks = <0x33 0x4d 0x33 0x4c>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "nominal";
			cam_hw_pid = <0x19 0x1a>;
			cam_hw_rd_mid = <0x00>;
			cam_hw_wr_mid = <0x01>;
			status = "ok";
			phandle = <0x573>;
		};

		qcom,jpegdma {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac57000 0x4000>;
			reg-cam-base = <0x57000>;
			interrupt-names = "jpegdma";
			interrupts = <0x00 0x1db 0x01>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x2a3>;
			clock-names = "jpegdma_clk_src", "jpegdma_clk";
			clocks = <0x33 0x4d 0x33 0x4c>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "nominal";
			cam_hw_pid = <0x18 0x1b>;
			cam_hw_rd_mid = <0x00>;
			cam_hw_wr_mid = <0x01>;
			status = "ok";
			phandle = <0x574>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x2c3 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x2c4 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x2c5 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x2c6 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		reboot_reason {
			compatible = "qcom,reboot-reason";
			nvmem-cells = <0x58b 0x58c>;
			nvmem-cell-names = "restart_reason", "pon_reason";
			phandle = <0x680>;
		};

		pmic-pon-log {
			compatible = "qcom,pmic-pon-log";
			nvmem = <0x58d>;
			nvmem-names = "pon_log";
		};

		wsa_spkr_en1_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x382>;
			pinctrl-1 = <0x381>;
			status = "disabled";
			phandle = <0x598>;
		};

		wsa_spkr_en2_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x384>;
			pinctrl-1 = <0x383>;
			status = "disabled";
			phandle = <0x599>;
		};

		msm_cdc_pinctrl@32 {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x385>;
			pinctrl-1 = <0x386>;
			status = "disabled";
			phandle = <0x59a>;
		};

		wsa_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x03>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x309>;
			#clock-cells = <0x01>;
			phandle = <0x592>;
		};

		wsa_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x04>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30a>;
			#clock-cells = <0x01>;
			phandle = <0x593>;
		};

		rx_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x05>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-lpass-clk-id = <0x30e>;
			#clock-cells = <0x01>;
			phandle = <0x590>;
		};

		rx_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x06>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-lpass-clk-id = <0x30f>;
			#clock-cells = <0x01>;
			phandle = <0x591>;
		};

		tx_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x07>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30c>;
			#clock-cells = <0x01>;
			phandle = <0x58e>;
		};

		tx_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x08>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30d>;
			#clock-cells = <0x01>;
			phandle = <0x58f>;
		};

		va_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x02>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30b>;
			#clock-cells = <0x01>;
			phandle = <0x594>;
		};

		va_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x0a>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x310>;
			#clock-cells = <0x01>;
			phandle = <0x595>;
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x5c5>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vdd";
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x00>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-disable-load = <0x00>;
			};

			qcom,panel-supply-entry@3 {
				reg = <0x03>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_avdd {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x5c6>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0x2c6f0>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "avdd";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};
		};

		qcom,dsi-display-primary {
			compatible = "qcom,dsi-display";
			label = "primary";
			qcom,dsi-ctrl = <0x526 0x527>;
			qcom,dsi-phy = <0x528 0x529>;
			qcom,mdp = <0x29d>;
			qcom,dsi-default-panel = <0x5c7>;
			qcom,demura-panel-id = <0x00 0x00>;
			clocks = <0x528 0x06 0x528 0x09 0x528 0x12 0x528 0x15 0x528 0x03 0x528 0x08 0x528 0x0d 0x528 0x11 0x528 0x16 0x528 0x19 0x529 0x20 0x529 0x23 0x529 0x2c 0x529 0x2f 0x529 0x1d 0x529 0x22 0x529 0x27 0x529 0x2b 0x529 0x30 0x529 0x33 0x32 0x28>;
			clock-names = "mux_byte_clk0", "mux_pixel_clk0", "cphy_byte_clk0", "cphy_pixel_clk0", "src_byte_clk0", "src_pixel_clk0", "shadow_byte_clk0", "shadow_pixel_clk0", "shadow_cphybyte_clk0", "shadow_cphypixel_clk0", "mux_byte_clk1", "mux_pixel_clk1", "cphy_byte_clk1", "cphy_pixel_clk1", "src_byte_clk1", "src_pixel_clk1", "shadow_byte_clk1", "shadow_pixel_clk1", "shadow_cphybyte_clk1", "shadow_cphypixel_clk1", "mdp_core_clk";
			pinctrl-names = "panel_active", "panel_suspend";
			pinctrl-0 = <0x5c8 0x5c9 0x5ca 0x5cb>;
			pinctrl-1 = <0x5cc 0x5cd 0x5ce 0x5cf>;
			qcom,platform-te-gpio = <0x92 0x52 0x00>;
			qcom,panel-te-source = <0x00>;
			vddio-supply = <0x27>;
			vdd-supply = <0x2e7>;
			avdd-supply = <0x5d0>;
			phandle = <0x5d2>;
		};

		qcom,dsi-display-secondary {
			compatible = "qcom,dsi-display";
			label = "secondary";
			qcom,dsi-ctrl = <0x526 0x527>;
			qcom,dsi-phy = <0x528 0x529>;
			qcom,mdp = <0x29d>;
			qcom,demura-panel-id = <0x00 0x00>;
			clocks = <0x528 0x06 0x528 0x09 0x528 0x12 0x528 0x15 0x529 0x20 0x529 0x23 0x529 0x2c 0x529 0x2f 0x32 0x28>;
			clock-names = "mux_byte_clk0", "mux_pixel_clk0", "cphy_byte_clk0", "cphy_pixel_clk0", "mux_byte_clk1", "mux_pixel_clk1", "cphy_byte_clk1", "cphy_pixel_clk1", "mdp_core_clk";
			pinctrl-names = "panel_active", "panel_suspend";
			pinctrl-0 = <0x38a 0x38f>;
			pinctrl-1 = <0x38b 0x390>;
			qcom,platform-te-gpio = <0x92 0x53 0x00>;
			qcom,panel-te-source = <0x01>;
			vddio-supply = <0x27>;
			vdd-supply = <0x2e7>;
			avdd-supply = <0x5d0>;
			phandle = <0x5d3>;
		};

		display_gpio_regulator@1 {
			compatible = "qti-regulator-fixed";
			regulator-name = "display_panel_avdd";
			regulator-min-microvolt = <0x53ec60>;
			regulator-max-microvolt = <0x53ec60>;
			regulator-enable-ramp-delay = <0xe9>;
			enable-active-high;
			regulator-boot-on;
			proxy-supply = <0x5d0>;
			qcom,proxy-consumer-enable;
			phandle = <0x5d0>;
		};

		qcom,wb-display@0 {
			compatible = "qcom,wb-display";
			cell-index = <0x00>;
			label = "wb_display";
			phandle = <0x5d1>;
		};

		gpio_keys {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-names = "default";
			pinctrl-0 = <0x5dc>;

			vol_up {
				label = "volume_up";
				gpios = <0x5dd 0x06 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x73>;
				gpio-key,wakeup;
				debounce-interval = <0x0f>;
				linux,can-disable;
			};
		};

		samsung,pwm_gpclk {
			#pwm-cells = <0x02>;
			compatible = "samsung_pwm_gpclk";
			pinctrl-names = "tlmm_motor_active", "tlmm_motor_suspend";
			pinctrl-0 = <0x5f1>;
			pinctrl-1 = <0x5f2>;
			samsung,gp_clk = <0x165000>;
			status = "ok";
			phandle = <0x5fc>;
		};

		gw9558 {
			compatible = "goodix,gw9558x";
			reg = <0x00>;
			spi-max-frequency = <0x17d7840>;
			pinctrl-names = "default";
			pinctrl-0 = <0x5f3 0x5f4>;
			gpio-controller;
			#gpio-cells = <0x02>;
			goodix,gpio_pwr = <0x92 0x06 0x00>;
			goodix,gpio_reset = <0x92 0x26 0x00>;
			goodix,chip_id = "GW9558";
			goodix,position = "9.85,0.00,9.10,9.10,14.80,14.80,12.00,12.00,5.00";
			goodix,modelinfo = "G990";
			goodix,rb = "800,235,-1,DFDFDF,8F8F8F";
		};

		ss_touch {
			compatible = "samsung,ss_touch";
			ss_touch,numbers = <0x01>;
		};

		test_mode_EA8082_AMB641ZR01_dtsi {
			label = "test_mode_EA8082_AMB641ZR01_dtsi";
			samsung,gray_spot_test_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 17 d4 29 00 00 00 00 00 02 d4 d4 29 00 00 00 00 00 03 b0 28 d4 29 00 00 00 00 00 03 d4 86 00 29 00 00 00 00 00 03 b0 41 d4 29 00 00 00 00 00 04 d4 84 3c 00 29 00 00 00 00 00 03 b0 11 b4 29 00 00 00 00 00 05 b4 35 00 00 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gray_spot_test_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 17 d4 29 00 00 00 00 00 02 d4 14 29 00 00 00 00 00 03 b0 28 d4 29 00 00 00 00 00 03 d4 86 8e 29 00 00 00 00 00 03 b0 41 d4 29 00 00 00 00 00 04 d4 84 3c 8e 29 00 00 00 00 00 03 b0 11 b4 29 00 00 00 00 00 05 b4 00 00 00 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,micro_short_test_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 17 d4 29 00 00 00 00 00 02 d4 04 29 00 00 00 00 00 03 b0 29 d4 29 00 00 00 00 00 02 d4 87 29 00 00 00 00 00 03 b0 0a e7 29 00 00 00 00 00 0a e7 8a 50 80 ff 00 ff 00 ff 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,micro_short_test_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 17 d4 29 00 00 00 00 00 02 d4 14 29 00 00 00 00 00 03 b0 29 d4 29 00 00 00 00 00 02 d4 8e 29 00 00 00 00 00 03 b0 0a e7 29 00 00 00 00 00 0a e7 00 50 00 00 00 00 00 00 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 4a f2 29 00 00 00 00 00 02 f2 80 29 01 00 00 01 00 03 d9 54 0a 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_state_rx_cmds_revA = [06 01 00 00 00 00 01 f6 01 74];
			samsung,ccd_pass_val = <0x00>;
			samsung,ccd_fail_val = <0x01>;
			samsung,ccd_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 4a f2 29 01 00 00 00 00 02 f2 00 29 01 00 00 00 00 03 f0 a5 a5];
			phandle = <0x608>;
		};

		self_display_FC3_AMB641ZR02_dtsi {
			label = "self_display_FC3_AMB641ZR02_dtsi";
			samsung,support_self_display;
			samsung,self_mask_setting_pre_revA = [29 01 00 00 00 00 04 b0 00 10 f2 29 01 00 00 00 00 03 f2 26 f0 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 02 75 10];
			samsung,self_mask_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_mask_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 17 7a 01 06 00 00 00 00 00 00 00 00 00 00 00 00 00 95 07 9e 09 5f 09 0c 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_on_factory_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 17 7a 01 06 00 00 00 00 00 00 00 00 00 00 09 60 09 61 09 62 09 63 09 0c 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 04 01];
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 04 b0 00 27 d8 29 01 00 00 00 00 02 d8 16 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 11 00 02 7a 00 29 01 00 00 00 00 02 75 10 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_mask_check_tx_pre2_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 22 00 1a 7a 01 06 00 00 00 00 00 00 00 00 00 00 01 f4 02 33 09 60 09 61 00 00 ff ff ff 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,mask_crc_pass_data = [d3 9b];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			samsung,self_mask_check_tx_post_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 1a 7a 01 06 00 00 00 00 00 00 00 00 00 00 09 60 09 61 09 62 09 63 00 00 00 00 00 29 01 00 00 00 00 02 bf 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			phandle = <0x705>;
		};

		test_mode_FC3_AMB641ZR02_dtsi {
			label = "test_mode_FC3_AMB641ZR02_dtsi";
			samsung,gray_spot_test_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 f2 60 04 00 29 00 00 00 00 00 04 b0 00 1f f2 29 00 00 00 00 00 02 f2 90 29 00 00 00 00 00 04 63 01 35 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gray_spot_test_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 f2 60 05 0e 29 00 00 00 00 00 04 b0 00 1f f2 29 00 00 00 00 00 02 f2 10 29 00 00 00 00 00 04 63 01 35 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,micro_short_test_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 07 bf 33 25 ff 00 00 10 29 00 00 00 00 00 04 b0 00 15 f6 29 00 00 00 00 00 04 f6 ff 78 78 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,micro_short_test_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 07 bf 00 07 ff 00 00 10 29 00 00 00 00 00 04 b0 00 15 f6 29 00 00 00 00 00 04 f6 fc c8 c8 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_test_on_tx_cmds_revA = <0x29010000 0x3f0 0x5a5a2900 0x00 0x4b00002 0xcc290100 0x10002 0xcc012901 0x00 0x3f0a5a5>;
			samsung,ccd_state_rx_cmds_revA = [06 01 00 00 00 00 01 cd 01 00 00];
			samsung,ccd_pass_val = <0x00>;
			samsung,ccd_fail_val = <0x01>;
			samsung,ccd_test_off_tx_cmds_revA = <0x29010000 0x3f0 0x5a5a2900 0x00 0x4b00002 0xcc290100 0x10002 0xcc002901 0x00 0x3f0a5a5>;
			phandle = <0x609>;
		};

		qcom,dsi-display@0 {
			label = "ss_dsi_panel_PBA_BOOTING_FHD";
			phandle = <0x707>;
		};

		qcom,dsi-display@1 {
			label = "ss_dsi_panel_EA8082_AMB641ZR01_FHD";
			phandle = <0x708>;
		};

		qcom,dsi-display@2 {
			label = "ss_dsi_panel_S6E3FC3_AMB641ZR02_FHD";
			phandle = <0x709>;
		};

		sec-cisd {
			ovp_power = <0x92 0x55 0x00>;
			ovp_signal = <0x92 0x53 0x00>;
		};

		qcom,qup_hsuart@98c000 {
			compatible = "qcom,msm-geni-serial-hs", "qcom,msm-geni-uart";
			reg = <0x98c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x30 0x58 0x30 0x7e 0x30 0x7f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x60a 0x60b>;
			pinctrl-1 = <0x60c 0x60d>;
			interrupts = <0x00 0x25c 0x04>;
			qcom,wrapper-core = <0x1ce>;
			always-on-clock;
			status = "ok";
		};

		argos {
			compatible = "samsung,argos";
			#address-cells = <0x01>;

			boot_device@1 {
				net_boost,label = "WIFI TX";
				net_boost,node = "wlan0";
				net_boost,table_size = <0x05>;
				net_boost,table = <0x14 0x164400 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x32 0x18e700 0x00 0x18e700 0x00 0x223 0x00 0x00 0x00 0x00 0x64 0x1d0100 0x00 0x1d0100 0x00 0x223 0x00 0x00 0x00 0x00 0x96 0x1e7800 0x00 0x1e7800 0x00 0x223 0x00 0x01 0x01 0x01 0x12c 0x216600 0x00 0x216600 0x00 0x223 0x00 0x01 0x01 0x01>;
			};

			boot_device@2 {
				net_boost,label = "WIFI RX";
				net_boost,node = "wlan0";
				net_boost,table_size = <0x04>;
				net_boost,table = <0x32 0x122a00 0x00 0x122a00 0x00 0x223 0x00 0x00 0x00 0x00 0x64 0x13a100 0x00 0x13a100 0x00 0x223 0x00 0x00 0x00 0x00 0xc8 0x19c800 0x00 0x19c800 0x00 0x00 0x223 0x01 0x01 0x01 0x12c 0x1fef00 0x00 0x1fef00 0x00 0x00 0x223 0x01 0x01 0x01>;
			};

			boot_device@3 {
				net_boost,label = "SWLAN";
				net_boost,node = "swlan0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x3c 0x224700 0x00 0x224700 0x00 0x00 0x00 0x01 0x01 0x01>;
			};

			boot_device@4 {
				net_boost,label = "UFS";
				net_boost,node = [00];
				net_boost,sysnode = "/sys/class/sec/ufs/transferred_cnt";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x190 0x00 0x00 0xdc500 0x00 0x00 0x00 0x00 0x00 0x00>;
				net_boost,interval_idx = <0x01>;
			};

			boot_device@5 {
				net_boost,label = "P2P";
				net_boost,node = "p2p-wlan0-0";
				net_boost,table_size = <0x03>;
				net_boost,table = <0x1e 0x15ae00 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x5a 0x1de200 0x00 0x1de200 0x00 0x00 0x00 0x00 0x00 0x00 0x12c 0x21b100 0x00 0x21b100 0x00 0x00 0x00 0x01 0x01 0x01>;
			};

			boot_device@6 {
				net_boost,label = "NAN";
				net_boost,node = "aware_data0";
				net_boost,table_size = <0x03>;
				net_boost,table = <0x1e 0x15ae00 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x5a 0x1de200 0x00 0x1de200 0x00 0x00 0x00 0x00 0x00 0x00 0x12c 0x21b100 0x00 0x21b100 0x00 0x00 0x00 0x01 0x01 0x01>;
			};

			boot_device@7 {
				net_boost,label = "IPC";
				net_boost,node = "rmnet_data0 rmnet_data1 rmnet_data2 rmnet_data3 rmnet_data4 rmnet_data5 rmnet_data6 rmnet_data7 rmnet_data8 rmnet_data9";
				net_boost,table_size = <0x06>;
				net_boost,table = <0x0a 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1e 0x15ae00 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x3c 0x15ae00 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x64 0x1de200 0x00 0x1de200 0x00 0x00 0x00 0x00 0x00 0x00 0xc8 0x1de200 0x00 0x1de200 0x00 0x00 0x00 0x01 0x01 0x01 0x12c 0x21b100 0x00 0x21b100 0x00 0x00 0x00 0x01 0x01 0x01>;
			};
		};

		sec_smem@0 {
			compatible = "samsung,sec-smem";
			status = "okay";
		};

		sec_debug_summary@0 {
			compatible = "samsung,sec-debug-summary";
			status = "okay";
		};

		samsung,sec_slub_debug {
			free_track,black_list-names = "kmalloc-128";
			free_track,black_list-skips = <0x02>;
		};

		samsung,sec_misc {
			qfprom_jtag,reg = <0x784178>;
			msm_power_dou,reg = <0x780184>;
			msm_power_dou,bins_shift = <0x1c>;
			msm_power_dou,revision_bit_shift = <0x1e>;
			msm_power_dou,qfprom_raw_pte_row3_28_reg = <0x780194>;
			msm_power_dou,qfprom_raw_pte_row3_28_nr = <0x01>;
			msm_power_dou,qfprom_raw_pte_row3_28_shift = <0x1c>;
			msm_power_dou,qfprom_raw_pte_row3_27_reg = <0x780194>;
			msm_power_dou,qfprom_raw_pte_row3_27_nr = <0x01>;
			msm_power_dou,qfprom_raw_pte_row3_27_shift = <0x1b>;
		};

		samsung,sec_hdm {
			memory-region = <0x60e>;
		};

		samsung,subsystem-sleep-debug {
			compatible = "samsung,subsystem-sleep-debug";
		};

		samsung,security_mz1@146bfaa0 {
			compatible = "samsung,security_mz1";
			reg = <0x146bfaa0 0x04>;
			phandle = <0x70a>;
		};

		samsung,security_mz2@146bfaa4 {
			compatible = "samsung,security_mz2";
			reg = <0x146bfaa4 0x04>;
			phandle = <0x70b>;
		};

		samsung,q6audio-adaptation {
			compatible = "samsung,q6audio-adaptation";
			adaptation,device-tx-port-id = <0xb037>;
			adaptation,spk-rx-port-id = <0x9000>;
			adaptation,usb-rx-port-id = <0x7000>;
			adaptation,bt-rx-port-id = <0x400e>;
			adaptation,headset-rx-port-id = <0x00>;
			phandle = <0x610>;
		};

		sec-audio-sysfs {
			compatible = "samsung,audio-sysfs";
			status = "okay";
			audio,no-earjack;
			audio,num-amp = <0x02>;
		};

		dummy_vreg {
			compatible = "regulator-fixed";
			status = "ok";
			regulator-name = "dummy_vreg";
			regulator-always-on;
			phandle = <0x619>;
		};

		cirrus_amps {
			compatible = "cirrus-amp";
			cirrus,num-amps = <0x02>;
			cirrus,amps = <0x613 0x618>;
		};

		qcom,camera-flash0 {
			cell-index = <0x00>;
			compatible = "qcom,camera-flash";
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0x61b>;
			pinctrl-1 = <0x61c>;
			status = "ok";
			phandle = <0x620>;
		};

		qcom,camera-flash2 {
			cell-index = <0x02>;
			compatible = "qcom,camera-flash";
			status = "ok";
			phandle = <0x62e>;
		};

		qcom,camera-flash3 {
			cell-index = <0x03>;
			compatible = "qcom,camera-flash";
			status = "ok";
			phandle = <0x631>;
		};

		leds_ktd2692 {
			reg = <0x74>;
			compatible = "qcom,ktd2692";
			flash_control = <0x92 0x9b 0x01>;
			max_current = <0x5dc>;
			flash_current = <0x4b0>;
			video_current = <0xaf>;
			factory_torch_current = <0xf0>;
			torch_table_enable = <0x01>;
			torch_table = <0x01 0x02 0x02 0x03 0x03 0x04 0x04 0x04 0x05 0x05>;
			status = "okay";
			flash_en = <0x92 0x73 0x01>;
		};

		qcom,cam-res-mgr {
			compatible = "qcom,cam-res-mgr";
			shared-pinctrlgpios = <0x1fe>;
			shared-pctrlgpio-names = "rst1";
			pinctrl-names = "rst1_active", "rst1_suspend";
			pinctrl-0 = <0x39f>;
			pinctrl-1 = <0x3a0>;
			status = "ok";
		};

		usb-notifier {
			compatible = "samsung,usb-notifier";
			qcom,disable_control_en = <0x01>;
			qcom,unsupport_host_en = <0x00>;
			phandle = <0x719>;
		};

		sec-mst {
			compatible = "sec-mst";
			sec-mst,mst-pwr-gpio = <0x92 0xb2 0x00>;
			sec-mst,mst-data-gpio = <0x92 0x1f 0x00>;
			sec-mst,mst-en-gpio = <0x92 0x1e 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x63b 0x63c 0x63d>;
		};

		i2c@17 {
			status = "ok";
			cell-index = <0x11>;
			compatible = "i2c-gpio";
			gpios = <0x92 0x0a 0x00 0x92 0x0b 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x63e>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x71a>;

			isg5320a@28 {
				compatible = "isg5320a";
				pinctrl-names = "default";
				pinctrl-0 = <0x63f>;
				reg = <0x28>;
				status = "okay";
				interrupt-parent = <0x92>;
				interrupts = <0x4f 0x00>;
				isg5320a,irq-gpio = <0x92 0x4f 0x00>;
				isg5320a,hallic_detect = <0x01>;
				isg5320a,hallic_cert_detect = <0x01>;
				phandle = <0x71b>;
			};
		};

		muic {
			status = "okay";
			muic,support-list = "+OTG:GND", "-MHL:1K", "-VZW Accessory:28.7K", "-VZW Incompatible:34K", "+RDU TA:40.2K", "+HMT:49.9K", "-Audiodock:64.9K", "-USB LANHUB:80.07K", "-Charging Cable:102K", "+Game Pad:121K", "+Jig USB Off:255K", "+Jig USB On:301K", "+Deskdock:365K", "-TYPE2 Charger:442K", "+Jig UART Off:523K", "+Jig UART On:619K", "+TA:OPEN", "+USB:OPEN", "+CDP:OPEN", "+Undefined Charging:XXX";
			muic,afcmode-tx = [46];
			muic,qc-hv = [09];
		};

		bcmdhd_wlan {
			qcom,iommu-dma = "disabled";
			compatible = "android,bcmdhd_wlan";
			wlan-en-gpio = <0x92 0xc7 0x00>;
			wlan-host-wake-gpio = <0x92 0xb3 0x00>;
			wlan-smmu-iova-address = <0xa0000000 0x10000000>;
			pinctrl-name = "bcmdhd_wlan_en", "bcmdhd_default";
			pinctrl-0 = <0x640>;
			pinctrl-1 = <0x641>;
			status = "disabled";
			phandle = <0x71c>;
		};

		bt_driver {
			compatible = "bcm,btdriver";
			pinctrl-names = "default";
			pinctrl-0 = <0x642>;
			bcm,bt-reset-gpio = <0x92 0xc4 0x00>;
			status = "disabled";
			phandle = <0x71d>;
		};

		bt_bluesleep {
			compatible = "bcm,bluesleep";
			bcm,bt-wake-gpio = <0x92 0x60 0x00>;
			bcm,bt-host-wake-gpio = <0x92 0x97 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x643 0x644>;
			status = "disabled";
			phandle = <0x71e>;
		};

		ion_camera_heap {
			compatible = "ion,rbin_heap";
			memory-region = <0x645>;
		};

		flip_cover_detector_sensor {
			fcd,axis = <0x00>;
			fcd,threshold = <0xfffffe70>;
		};
	};

	__symbols__ {
		reserved_memory = "/reserved-memory";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_region@80700000";
		cmd_db = "/reserved-memory/reserved-memory@80860000";
		reserved_xbl_uefi_log = "/reserved-memory/res_xbl_uefi_log_region@80880000";
		smem_mem = "/reserved-memory/smem_region@80900000";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		cdsp_secure_heap = "/reserved-memory/cdsp_secure_heap@80c00000";
		pil_camera_mem = "/reserved-memory/pil_camera_region@85200000";
		pil_video_mem = "/reserved-memory/pil_video_region@85700000";
		pil_cvp_mem = "/reserved-memory/pil_cvp_region@85c00000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@86100000";
		pil_slpi_mem = "/reserved-memory/pil_slpi_region@88200000";
		pil_cdsp_mem = "/reserved-memory/pil_cdsp_region@89700000";
		pil_ipa_fw_mem = "/reserved-memory/pil_ipa_fw_region@8b500000";
		pil_ipa_gsi_mem = "/reserved-memory/pil_ipa_gsi_region@8b510000";
		pil_gpu_mem = "/reserved-memory/pil_gpu_region@8b51a000";
		pil_spss_mem = "/reserved-memory/pil_spss_region@8b600000";
		pil_modem_mem = "/reserved-memory/modem_region@8b800000";
		hyp_reserved_mem = "/reserved-memory/qheebsp_dbg_vm_hyp_region@d0000000";
		pil_trustedvm_mem = "/reserved-memory/pil_trustedvm_region@d0800000";
		qrtr_shbuf = "/reserved-memory/qrtr-shmem";
		chan0_shbuf = "/reserved-memory/neuron_block@0";
		chan1_shbuf = "/reserved-memory/neuron_block@1";
		removed_mem = "/reserved-memory/removed_region@d8800000";
		adsp_mem = "/reserved-memory/adsp_region";
		sdsp_mem = "/reserved-memory/sdsp_region";
		cdsp_mem = "/reserved-memory/cdsp_region";
		user_contig_mem = "/reserved-memory/user_contig_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		dump_mem = "/reserved-memory/mem_dump_region";
		sp_mem = "/reserved-memory/sp_region";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		splash_memory = "/reserved-memory/splash_region";
		demura_memory_0 = "/reserved-memory/demura_region_0";
		demura_memory_1 = "/reserved-memory/demura_region_1";
		dfps_data_memory = "/reserved-memory/dfps_data_region";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		memshare_mem = "/reserved-memory/memshare_region";
		aliases = "/aliases";
		firmware = "/firmware";
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		CPU1 = "/cpus/cpu@100";
		L2_1 = "/cpus/cpu@100/l2-cache";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		CPU3 = "/cpus/cpu@300";
		L2_3 = "/cpus/cpu@300/l2-cache";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		soc = "/soc";
		apps_rsc = "/soc/rsc@18200000";
		apps_bcm_voter = "/soc/rsc@18200000/bcm_voter";
		clock_rpmh = "/soc/rsc@18200000/qcom,rpmhclk";
		VDD_MXC_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level";
		S9B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level";
		pm8350_s9_level = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level";
		VDD_MXC_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level-ao";
		S9B_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level-ao";
		pm8350_s9_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level-ao";
		VDD_MXC_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-mmcx-sup-level";
		VDD_MXA_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level";
		S5B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level";
		pm8350_s5_level = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level";
		VDD_MXA_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level-ao";
		S5B_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level-ao";
		pm8350_s5_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level-ao";
		VDD_MXA_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-mmcx-sup-level";
		VDD_GFX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		S6B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		pm8350_s6_level = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		S10B = "/soc/rsc@18200000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		pm8350_s10 = "/soc/rsc@18200000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		S11B = "/soc/rsc@18200000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		pm8350_s11 = "/soc/rsc@18200000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		S12B = "/soc/rsc@18200000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		pm8350_s12 = "/soc/rsc@18200000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		L1B = "/soc/rsc@18200000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		pm8350_l1 = "/soc/rsc@18200000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		L2B = "/soc/rsc@18200000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		pm8350_l2 = "/soc/rsc@18200000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		L3B = "/soc/rsc@18200000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		pm8350_l3 = "/soc/rsc@18200000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		VDD_LPI_MX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		L4B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		pm8350_l4_level = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		L5B = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		pm8350_l5 = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		L5B_AO = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		pm8350_l5_ao = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		L6B = "/soc/rsc@18200000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		pm8350_l6 = "/soc/rsc@18200000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		L7B = "/soc/rsc@18200000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		pm8350_l7 = "/soc/rsc@18200000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		VDD_LPI_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		L8B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		pm8350_l8_level = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		L9B = "/soc/rsc@18200000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		pm8350_l9 = "/soc/rsc@18200000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		S1C = "/soc/rsc@18200000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		pm8350c_s1 = "/soc/rsc@18200000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		VDD_EBI_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350c-s2-level";
		S2C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350c-s2-level";
		pm8350c_s2_level = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350c-s2-level";
		S3C = "/soc/rsc@18200000/rpmh-regulator-smpc3/regulator-pm8350c-s3";
		pm8350c_s3 = "/soc/rsc@18200000/rpmh-regulator-smpc3/regulator-pm8350c-s3";
		VDD_MODEM_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		S4C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		pm8350c_s4_level = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		VDD_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		S6C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		pm8350c_s6_level = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		S6C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		pm8350c_s6_level_ao = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-mmcx-sup-level";
		VDD_MMCX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		S8C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		VDD_MM_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		pm8350c_s8_level = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		S8C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		VDD_MM_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		pm8350c_s8_level_ao = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		S10C = "/soc/rsc@18200000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		pm8350c_s10 = "/soc/rsc@18200000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		L1C = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		pm8350c_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		L1C_AO = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-ao";
		pm8350c_l1_ao = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-ao";
		L2C = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		pm8350c_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		L3C = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		pm8350c_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		L4C = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		pm8350c_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		L5C = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		pm8350c_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		L6C = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		pm8350c_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		L7C = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		pm8350c_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		L8C = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		pm8350c_l8 = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		L9C = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		pm8350c_l9 = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		L10C = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		pm8350c_l10 = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		L11C = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		pm8350c_l11 = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		L12C = "/soc/rsc@18200000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		pm8350c_l12 = "/soc/rsc@18200000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		L13C = "/soc/rsc@18200000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		pm8350c_l13 = "/soc/rsc@18200000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		BOB = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		pm8350c_bob = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		S1E = "/soc/rsc@18200000/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		pmr735a_s1 = "/soc/rsc@18200000/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		S2E = "/soc/rsc@18200000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		pmr735a_s2 = "/soc/rsc@18200000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		S3E = "/soc/rsc@18200000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		pmr735a_s3 = "/soc/rsc@18200000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		L1E = "/soc/rsc@18200000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		pmr735a_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		L2E = "/soc/rsc@18200000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		pmr735a_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		L3E = "/soc/rsc@18200000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		pmr735a_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		L4E = "/soc/rsc@18200000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		pmr735a_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		L5E = "/soc/rsc@18200000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		pmr735a_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		L6E = "/soc/rsc@18200000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		pmr735a_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		L7E = "/soc/rsc@18200000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		pmr735a_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		spss_vreg = "/soc/rsc@18200000/rpmh-regulator-vregsp/regulator-spss-vreg";
		spss_gpio_vreg = "/soc/rsc@18200000/rpmh-regulator-gpiosp/regulator-spss-gpio-vreg";
		slim_aud = "/soc/slim@3ac0000";
		btfmslim_codec = "/soc/slim@3ac0000/qca6490";
		intc = "/soc/interrupt-controller@17a00000";
		arch_timer = "/soc/timer";
		memtimer = "/soc/timer@17c20000";
		dcc = "/soc/dcc_v2@117f000";
		cpu_pmu = "/soc/cpu-pmu";
		msm_imem = "/soc/qcom,msm-imem@146bf000";
		tlmm = "/soc/pinctrl@f000000";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		wcnss_en_sleep = "/soc/pinctrl@f000000/wcnss_en_sleep";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		qupv3_se3_2uart_pins = "/soc/pinctrl@f000000/qupv3_se3_2uart_pins";
		qupv3_se3_2uart_active = "/soc/pinctrl@f000000/qupv3_se3_2uart_pins/qupv3_se3_2uart_active";
		qupv3_se3_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se3_2uart_pins/qupv3_se3_2uart_sleep";
		qupv3_se2_2uart_pins = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins";
		qupv3_se2_2uart_active = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins/qupv3_se2_2uart_active";
		qupv3_se2_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins/qupv3_se2_2uart_sleep";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		qupv3_se6_2uart_pins = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins";
		qupv3_se6_default_txrx = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_default_txrx";
		qupv3_se6_2uart_active = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_2uart_active";
		qupv3_se6_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_2uart_sleep";
		qupv3_se18_4uart_pins = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins";
		qupv3_se18_default_cts = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_default_cts";
		qupv3_se18_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_default_rtsrx";
		qupv3_se18_default_tx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_default_tx";
		qupv3_se18_ctsrx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_ctsrx";
		qupv3_se18_rts = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_rts";
		qupv3_se18_tx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_tx";
		usb2_id_det_default = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/usb2_id_det_default";
		qupv3_se8_i3c_pins = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins";
		qupv3_se8_i3c_active = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_active";
		qupv3_se8_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_sleep";
		qupv3_se9_i3c_pins = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins";
		qupv3_se9_i3c_active = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_active";
		qupv3_se9_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_sleep";
		qupv3_se14_i3c_pins = "/soc/pinctrl@f000000/qupv3_se14_i3c_pins";
		qupv3_se14_i3c_active = "/soc/pinctrl@f000000/qupv3_se14_i3c_pins/qupv3_se14_i3c_active";
		qupv3_se14_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i3c_pins/qupv3_se14_i3c_sleep";
		qupv3_se15_i3c_pins = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins";
		qupv3_se15_i3c_active = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_active";
		qupv3_se15_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_sleep";
		lt9611_pins = "/soc/pinctrl@f000000/lt9611_pins";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		nfc_fwdl_active = "/soc/pinctrl@f000000/nfc/nfc_fwdl_active";
		nfc_fwdl_suspend = "/soc/pinctrl@f000000/nfc/nfc_fwdl_suspend";
		nfc_clk_req_active = "/soc/pinctrl@f000000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@f000000/nfc/nfc_clk_req_suspend";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_spi_pins = "/soc/pinctrl@f000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_active = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_sleep = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_spi_pins = "/soc/pinctrl@f000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		qupv3_se15_spi_sleep = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		qupv3_se16_spi_pins = "/soc/pinctrl@f000000/qupv3_se16_spi_pins";
		qupv3_se16_spi_active = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		qupv3_se16_spi_sleep = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		qupv3_se17_spi_pins = "/soc/pinctrl@f000000/qupv3_se17_spi_pins";
		qupv3_se17_spi_active = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		qupv3_se17_spi_sleep = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		qupv3_se19_spi_pins = "/soc/pinctrl@f000000/qupv3_se19_spi_pins";
		qupv3_se19_spi_active = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		qupv3_se19_spi_sleep = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se16_i2c_pins = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins";
		qupv3_se16_i2c_active = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		qupv3_se17_i2c_pins = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins";
		qupv3_se17_i2c_active = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		qupv3_se19_i2c_pins = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins";
		qupv3_se19_i2c_active = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		sec_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_sleep";
		sec_aux_pcm_clk_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_active";
		sec_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_sleep";
		sec_aux_pcm_ws_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_active";
		sec_aux_pcm_din_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_sleep";
		sec_aux_pcm_din_active = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_active";
		sec_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep";
		sec_aux_pcm_dout_active = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_active";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		sec_tdm_sck_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_sleep";
		sec_tdm_sck_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_active";
		sec_tdm_ws_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_sleep";
		sec_tdm_ws_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_active";
		sec_tdm_din_sleep = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_sleep";
		sec_tdm_din_active = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_active";
		sec_tdm_dout_sleep = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_sleep";
		sec_tdm_dout_active = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_active";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		sec_mi2s_sck_sleep = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_sleep";
		sec_mi2s_sck_active = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_active";
		sec_mi2s_ws_sleep = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_sleep";
		sec_mi2s_ws_active = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_active";
		sec_mi2s_sd0_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_sleep";
		sec_mi2s_sd0_active = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_active";
		sec_mi2s_sd1_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_sleep";
		sec_mi2s_sd1_active = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_active";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd938x_reset_active = "/soc/pinctrl@f000000/wcd938x_reset_active";
		wcd938x_reset_sleep = "/soc/pinctrl@f000000/wcd938x_reset_sleep";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		pcie1_perst_default = "/soc/pinctrl@f000000/pcie1/pcie1_perst_default";
		pcie1_clkreq_default = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_default";
		pcie1_wake_default = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default";
		wil6210_refclk_en_pin = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default/wil6210_refclk_en_pin";
		pmx_sde = "/soc/pinctrl@f000000/pmx_sde";
		sde_dsi_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_suspend";
		sde_dsi1_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_active";
		sde_dsi1_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_suspend";
		pmx_sde_te = "/soc/pinctrl@f000000/pmx_sde_te";
		sde_te_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_suspend";
		sde_te1_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		cam_sensor_mclk5_active = "/soc/pinctrl@f000000/cam_sensor_mclk5_active";
		cam_sensor_mclk5_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk5_suspend";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_sensor_active_rst4 = "/soc/pinctrl@f000000/cam_sensor_active_rst4";
		cam_sensor_suspend_rst4 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst4";
		cam_sensor_active_rst5 = "/soc/pinctrl@f000000/cam_sensor_active_rst5";
		cam_sensor_suspend_rst5 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst5";
		cam_sensor_active_ext_regs0 = "/soc/pinctrl@f000000/cam_sensor_active_ext_regs0";
		cam_sensor_suspend_ext_regs0 = "/soc/pinctrl@f000000/cam_sensor_suspend_ext_regs0";
		cam_sensor_active_ext_regs1 = "/soc/pinctrl@f000000/cam_sensor_active_ext_regs1";
		cam_sensor_suspend_ext_regs1 = "/soc/pinctrl@f000000/cam_sensor_suspend_ext_regs1";
		cci0_active = "/soc/pinctrl@f000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@f000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@f000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@f000000/cci1_suspend";
		cci2_active = "/soc/pinctrl@f000000/cci2_active";
		cci2_suspend = "/soc/pinctrl@f000000/cci2_suspend";
		cci3_active = "/soc/pinctrl@f000000/cci3_active";
		cci3_suspend = "/soc/pinctrl@f000000/cci3_suspend";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		ipcc_mproc = "/soc/qcom,ipcc@408000";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		xo_board = "/soc/clocks/xo-board";
		sleep_clk = "/soc/clocks/sleep-clk";
		clock_aop = "/soc/qcom,aopclk";
		clock_gcc = "/soc/qcom,gcc@100000";
		clock_videocc = "/soc/qcom,videocc@abf0000";
		clock_camcc = "/soc/qcom,camcc@ad00000";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		clock_gpucc = "/soc/qcom,gpucc@3d90000";
		clock_apsscc = "/soc/syscon@182a0000";
		clock_mccc = "/soc/syscon@90ba000";
		clock_debugcc = "/soc/qcom,cc-debug";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		cpu4_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu4-isolate";
		cpu5_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu5-isolate";
		cpu6_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu6-isolate";
		cpu7_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu7-isolate";
		cpu0_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu0-hotplug";
		cpu1_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu1-hotplug";
		cpu2_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu2-hotplug";
		cpu3_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu3-hotplug";
		cpu4_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu4-hotplug";
		cpu5_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu5-hotplug";
		cpu6_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu6-hotplug";
		cpu7_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu7-hotplug";
		apc1_cluster = "/soc/qcom,cpufreq-hw/qcom,cpu-voltage-cdev/qcom,apc1-cluster";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@ad07004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@ad0a004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@ad0b004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@ad0b070";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@ad08004";
		cam_cc_sbi_gdsc = "/soc/qcom,gdsc@ad09004";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@ad0c120";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@152128";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@18d004";
		gcc_ufs_card_gdsc = "/soc/qcom,gdsc@175004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		gcc_usb30_sec_gdsc = "/soc/qcom,gdsc@110004";
		gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d050";
		gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@17d058";
		gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@17d054";
		gcc_hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = "/soc/qcom,gdsc@17d06c";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d91540";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d9106c";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d9158c";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d91008";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9100c";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@abf0d18";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@abf0bf8";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@abf0d98";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@abf0c98";
		thermal_zones = "/soc/thermal-zones";
		mdmss10_config = "/soc/thermal-zones/mdmss-1-step/trips/active-config0";
		mdmss11_config = "/soc/thermal-zones/mdmss-1-step/trips/active-config1";
		mdmss12_config = "/soc/thermal-zones/mdmss-1-step/trips/active-config2";
		mdmss20_config = "/soc/thermal-zones/mdmss-2-step/trips/active-config0";
		mdmss21_config = "/soc/thermal-zones/mdmss-2-step/trips/active-config1";
		mdmss22_config = "/soc/thermal-zones/mdmss-2-step/trips/active-config2";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu00_config1 = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config1";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu01_config1 = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config1";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu02_config1 = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config1";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu03_config1 = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config1";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu10_config1 = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config1";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu11_config1 = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config1";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu12_config1 = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config1";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		cpu13_config1 = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config1";
		cpu14_config = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config";
		cpu14_config1 = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config1";
		cpu15_config = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config";
		cpu15_config1 = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config1";
		cpu16_config = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config";
		cpu16_config1 = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config1";
		cpu17_config = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config";
		cpu17_config1 = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config1";
		gpuss0_config = "/soc/thermal-zones/gpuss-0-step/trips/active-config0";
		gpuss1_config = "/soc/thermal-zones/gpuss-1-step/trips/active-config0";
		nspss0_config = "/soc/thermal-zones/nspss-0-step/trips/active-config0";
		nspss0_config1 = "/soc/thermal-zones/nspss-0-step/trips/active-config1";
		nspss1_config = "/soc/thermal-zones/nspss-1-step/trips/active-config0";
		nspss1_config1 = "/soc/thermal-zones/nspss-1-step/trips/active-config1";
		nspss2_config = "/soc/thermal-zones/nspss-2-step/trips/active-config0";
		nspss2_config1 = "/soc/thermal-zones/nspss-2-step/trips/active-config1";
		pop_trip = "/soc/thermal-zones/pop-mem-step/trips/pop-trip";
		pop_trip1 = "/soc/thermal-zones/pop-mem-step/trips/pop-trip1";
		mx_pe_config1 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config1";
		mx_pe_config2 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config2";
		mx_pe_config3 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config3";
		cx_pe_config1 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config1";
		cx_pe_config2 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config2";
		cx_pe_config3 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config3";
		cx_pe_config4 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config4";
		cx_pe_config5 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config5";
		qmi_tmd = "/soc/qmi-tmd-devices";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_pa_fr1 = "/soc/qmi-tmd-devices/modem/modem_pa_fr1";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_mmw_skin0 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0";
		modem_mmw_skin1 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1";
		modem_mmw_skin2 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2";
		modem_mmw_skin3 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3";
		modem_pa_dsc = "/soc/qmi-tmd-devices/modem/modem_pa_dsc";
		modem_pa_fr1_dsc = "/soc/qmi-tmd-devices/modem/modem_pa_fr1_dsc";
		modem_tj = "/soc/qmi-tmd-devices/modem/modem_tj";
		modem_skin_lte_dsc = "/soc/qmi-tmd-devices/modem/modem_skin_lte_dsc";
		modem_skin_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_skin_nr_dsc";
		modem_mmw_skin0_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0_dsc";
		modem_mmw_skin1_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1_dsc";
		modem_mmw_skin2_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2_dsc";
		modem_mmw_skin3_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3_dsc";
		modem_mmw0 = "/soc/qmi-tmd-devices/modem/modem_mmw0";
		modem_mmw1 = "/soc/qmi-tmd-devices/modem/modem_mmw1";
		modem_mmw2 = "/soc/qmi-tmd-devices/modem/modem_mmw2";
		modem_mmw3 = "/soc/qmi-tmd-devices/modem/modem_mmw3";
		modem_bcl = "/soc/qmi-tmd-devices/modem/modem_bcl";
		modem_charge_state = "/soc/qmi-tmd-devices/modem/modem_charge_state";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		clk_virt = "/soc/interconnect";
		config_noc = "/soc/interconnect@1500000";
		dc_noc = "/soc/interconnect@90e0000";
		gem_noc = "/soc/interconnect@9100000";
		lpass_ag_noc = "/soc/interconnect@3c40000";
		mc_virt = "/soc/interconnect@1580000";
		mmss_noc = "/soc/interconnect@1740000";
		nsp_noc = "/soc/interconnect@a0c0000";
		system_noc = "/soc/interconnect@1680000";
		epss_l3_cpu = "/soc/l3_cpu@18590000";
		qcom_hwkm = "/soc/hwkm@10c0000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		sdhc_2 = "/soc/sdhci@8804000";
		kryo_erp = "/soc/erp";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		tcsr = "/soc/syscon@1fc0000";
		smem = "/soc/qcom,smem";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		pdc = "/soc/interrupt-controller@b220000";
		disp_rsc = "/soc/rsc@af20000";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		spmi_bus = "/soc/qcom,spmi@c440000";
		spmi_debug_bus = "/soc/qcom,spmi-debug@6b12000";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		llcc_pmu = "/soc/llcc-pmu@9095000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		qoslat_opp_table = "/soc/qoslat-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@9091000";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu1_cpu_l3_lat = "/soc/qcom,cpu1-cpu-l3-lat";
		cpu2_cpu_l3_lat = "/soc/qcom,cpu2-cpu-l3-lat";
		cpu3_cpu_l3_lat = "/soc/qcom,cpu3-cpu-l3-lat";
		cpu4_cpu_l3_lat = "/soc/qcom,cpu4-cpu-l3-lat";
		cpu5_cpu_l3_lat = "/soc/qcom,cpu5-cpu-l3-lat";
		cpu6_cpu_l3_lat = "/soc/qcom,cpu6-cpu-l3-lat";
		cpu7_cpu_l3_lat = "/soc/qcom,cpu7-cpu-l3-lat";
		cpu7_cpu_l3_latfloor = "/soc/qcom,cpu7-cpu-l3-latfloor";
		snoop_l3_bw = "/soc/qcom,snoop-l3-bw";
		snoop_l3_bwmon = "/soc/qcom,snoop-l3-bwmon@9091000";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu4_cpu_llcc_lat = "/soc/qcom,cpu4-cpu-llcc-lat";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu4_llcc_ddr_lat = "/soc/qcom,cpu4-llcc-ddr-lat";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		cpu4_cpu_llcc_latfloor = "/soc/qcom,cpu4-cpu-llcc-latfloor";
		cpu7_cpu_ddr_latfloor = "/soc/qcom,cpu7-cpu-ddr-latfloor";
		cpu4_cpu_ddr_qoslat = "/soc/qcom,cpu4-cpu-ddr-qoslat";
		cpu7_cpu_ddr_qoslatfloor = "/soc/qcom,cpu7-cpu-ddr-qoslatfloor";
		cpu0_cpu_l3_tbl = "/soc/qcom,cpu0-cpu-l3-tbl";
		cpu4_cpu_l3_tbl = "/soc/qcom,cpu4-cpu-l3-tbl";
		memlat_cpugrp = "/soc/qcom,memlat-cpugrp";
		cpu0_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu0-cpu-l3-latmon";
		cpu1_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu1-cpu-l3-latmon";
		cpu2_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu2-cpu-l3-latmon";
		cpu3_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu3-cpu-l3-latmon";
		cpu0_cpu_llcc_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu0-cpu-llcc-latmon";
		cpu0_llcc_ddr_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu0-llcc-ddr-latmon";
		cpu4_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-cpu-l3-latmon";
		cpu5_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu5-cpu-l3-latmon";
		cpu6_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu6-cpu-l3-latmon";
		cpu7_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-cpu-l3-latmon";
		cpu7_l3_computemon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-l3-computemon";
		cpu4_cpu_llcc_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-cpu-llcc-latmon";
		cpu4_llcc_ddr_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-llcc-ddr-latmon";
		cpu4_computemon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-computemon";
		cpu4_llcc_computemon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-llcc-computemon";
		cpu7_llcc_ddr_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-llcc-ddr-latmon";
		cpu4_qoslatmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-qoslatmon";
		cpu7_qoslatmon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-qoslatmon";
		wdog = "/soc/qcom,wdt@17c10000";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_slpi = "/soc/qcom,glink/dsps";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		glink_spss = "/soc/qcom,glink/spss";
		pil_modem = "/soc/qcom,mss@8a800000";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/qcom,ipa@1e00000/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/qcom,ipa@1e00000/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/qcom,ipa@1e00000/ipa_smmu_uc";
		ipa_smmu_11ad = "/soc/qcom,ipa@1e00000/ipa_smmu_11ad";
		c400_scandump = "/soc/mem_dump/c400_scandump";
		c500_scandump = "/soc/mem_dump/c500_scandump";
		c600_scandump = "/soc/mem_dump/c600_scandump";
		c700_scandump = "/soc/mem_dump/c700_scandump";
		LLCC_1 = "/soc/mem_dump/llcc_1_dcache";
		LLCC_2 = "/soc/mem_dump/llcc_2_dcache";
		LLCC_3 = "/soc/mem_dump/llcc_3_dcache";
		LLCC_4 = "/soc/mem_dump/llcc_4_dcache";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		qcom_tzlog = "/soc/tz-log@146bf720";
		qcom_qseecom = "/soc/qseecom@c1700000";
		spss_utils = "/soc/qcom,spss_utils";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		eud = "/soc/qcom,msm-eud@88e0000";
		qcom_rng = "/soc/qrng@10d3000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_crypto = "/soc/qcrypto@1de0000";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		bluetooth = "/soc/bt_qca6490";
		wil6210 = "/soc/qcom,wil6210";
		qfprom = "/soc/qfprom@784000";
		gpu_speed_bin = "/soc/qfprom@784000/gpu_speed_bin@17b";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcc_self_ping_slpi = "/soc/ipcc-self-ping-slpi";
		refgen = "/soc/refgen-regulator@88e7000";
		pm8008i_l1 = "/soc/regulator-l1i";
		pm8008i_l2 = "/soc/regulator-l2i";
		pm8008i_l3 = "/soc/regulator-l3i";
		pm8008i_l4 = "/soc/regulator-l4i";
		pm8008i_l5 = "/soc/regulator-l5i";
		pm8008i_l6 = "/soc/regulator-l6i";
		pm8008i_l7 = "/soc/regulator-l7i";
		pm8008j_l1 = "/soc/regulator-l1j";
		pm8008j_l2 = "/soc/regulator-l2j";
		pm8008j_l3 = "/soc/regulator-l3j";
		pm8008j_l4 = "/soc/regulator-l4j";
		pm8008j_l5 = "/soc/regulator-l5j";
		pm8008j_l6 = "/soc/regulator-l6j";
		pm8008j_l7 = "/soc/regulator-l7j";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps/master-kernel";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps/qcom,sleepstate-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-nsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-nsp/slave-kernel";
		smp2p_qvrexternal5_out = "/soc/qcom,smp2p-nsp/qcom,smp2p-qvrexternal5-out";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-nsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-nsp/qcom,smp2p-rdbg5-in";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		adsp_heap = "/soc/qcom,ion/qcom,ion-heap@22";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3dc5000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3dc9000";
		apps_smmu = "/soc/apps-smmu@15000000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@15185000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@15189000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@1518d000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@15191000";
		compute_dsp_1_tbu = "/soc/apps-smmu@15000000/compute_dsp_1_tbu@15195000";
		compute_dsp_0_tbu = "/soc/apps-smmu@15000000/compute_dsp_0_tbu@15199000";
		adsp_tbu = "/soc/apps-smmu@15000000/adsp_tbu@1519d000";
		anoc_1_pcie_tbu = "/soc/apps-smmu@15000000/anoc_1_pcie_tbu@151a1000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@15000000/mnoc_sf_0_tbu@151a5000";
		mnoc_sf_1_tbu = "/soc/apps-smmu@15000000/mnoc_sf_1_tbu@151a9000";
		usb0 = "/soc/ssusb@a600000";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		usb1 = "/soc/ssusb@a800000";
		usb2_phy1 = "/soc/hsphy@88e4000";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_phy = "/soc/ssphy@88eb000";
		replicator_qdss = "/soc/replicator@6046000";
		replicator_cx_in_swao_out = "/soc/replicator@6046000/in-ports/port/endpoint";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/out-ports/port@0/endpoint";
		replicator_swao = "/soc/replicator@6b06000";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b06000/in-ports/port/endpoint";
		replicator_swao_out_cx_in = "/soc/replicator@6b06000/out-ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@6b06000/out-ports/port@1/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		tmc_etf_swao = "/soc/tmc@6b05000";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b05000/in-ports/port/endpoint";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b05000/out-ports/port/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/in-ports/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm@6b46000";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm@6b46000/out-ports/port/endpoint";
		funnel_lpass_lpi = "/soc/funnel@6b44000";
		funnel_lpass_lpi_out_funnel_swao = "/soc/funnel@6b44000/out-ports/port/endpoint";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@6b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@6b44000/in-ports/port@5/endpoint";
		funnel_swao = "/soc/funnel@6b04000";
		funnel_swao_in_ssc_etm0 = "/soc/funnel@6b04000/in-ports/port@3/endpoint";
		funnel_swao_in_funnel_lpass_lpi = "/soc/funnel@6b04000/in-ports/port@5/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b04000/in-ports/port@6/endpoint";
		funnel_swao_in_funnel_merg = "/soc/funnel@6b04000/in-ports/port@7/endpoint";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@6b04000/out-ports/port/endpoint";
		tpda_swao = "/soc/tpda@6b08000";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b08000/out-ports/port/endpoint";
		tpda_swao_in_tpdm_swao_p0 = "/soc/tpda@6b08000/in-ports/port@0/endpoint";
		tpda_swao_in_tpdm_swao_p1 = "/soc/tpda@6b08000/in-ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao_p2 = "/soc/tpda@6b08000/in-ports/port@2/endpoint";
		tpda_swao_in_tpdm_swao_p3 = "/soc/tpda@6b08000/in-ports/port@3/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b08000/in-ports/port@4/endpoint";
		tpdm_swao_p0 = "/soc/tpdm@6b09000";
		tpdm_swao_p0_out_tpda_swao = "/soc/tpdm@6b09000/out-ports/port/endpoint";
		tpdm_swao_p1 = "/soc/tpdm@6b0a000";
		tpdm_swao_p1_out_tpda_swao = "/soc/tpdm@6b0a000/out-ports/port/endpoint";
		tpdm_swao_p2 = "/soc/tpdm@6b0b000";
		tpdm_swao_p2_out_tpda_swao = "/soc/tpdm@6b0b000/out-ports/port/endpoint";
		tpdm_swao_p3 = "/soc/tpdm@6b0c000";
		tpdm_swao_p3_out_tpda_swao = "/soc/tpdm@6b0c000/out-ports/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b0d000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b0d000/out-ports/port/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_out_funnel_swao = "/soc/funnel@6045000/out-ports/port/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/in-ports/port@0/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/in-ports/port@1/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/out-ports/port/endpoint";
		csr = "/soc/csr@6001000";
		swao_csr = "/soc/csr@6b0f000";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@6041000/out-ports/port/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/in-ports/port@6/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/in-ports/port@7/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/out-ports/port/endpoint";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@6042000/in-ports/port@0/endpoint";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@6042000/in-ports/port@1/endpoint";
		funnel_in1_in_funnel_apss_merg = "/soc/funnel@6042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_modem = "/soc/funnel@6042000/in-ports/port@5/endpoint";
		funnel_modem = "/soc/funnel@6804000";
		funnel_modem_out_funnel_in1 = "/soc/funnel@6804000/out-ports/port/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@6804000/in-ports/port@0/endpoint";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@6804000/in-ports/port@1/endpoint";
		funnel_modem_in_funnel_mq6_dup = "/soc/funnel@6804000/in-ports/port@3/endpoint";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@680c000";
		funnel_modem_q6_out_funnel_mq6_dup = "/soc/funnel@680c000/out-ports/port/endpoint";
		funnel_modem_q6_in_modem_etm0 = "/soc/funnel@680c000/in-ports/port@0/endpoint";
		funnel_mq6_dup = "/soc/funnel@680d000";
		funnel_mq6_dup_out_funnel_modem = "/soc/funnel@680d000/out-ports/port/endpoint";
		funnel_mq6_dup_in_funnel_modem_q6 = "/soc/funnel@680d000/in-ports/port@1/endpoint";
		funnel_mq6_dup_in_modem_diag = "/soc/funnel@680d000/in-ports/port@2/endpoint";
		modem_diag = "/soc/dummy_source";
		modem_diag_out_funnel_mq6_dup = "/soc/dummy_source/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6 = "/soc/modem_etm0/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@6803000";
		tpda_modem_out_funnel_modem = "/soc/tpda@6803000/out-ports/port/endpoint";
		tpda_modem_in_tpdm_modem_0 = "/soc/tpda@6803000/in-ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem_1 = "/soc/tpda@6803000/in-ports/port@1/endpoint";
		tpdm_modem_0 = "/soc/tpdm@6800000";
		tpdm_modem_0_out_tpda_modem = "/soc/tpdm@6800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@6801000";
		tpdm_modem_1_out_tpda_modem = "/soc/tpdm@6801000/out-ports/port/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/out-ports/port/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/in-ports/port@0/endpoint";
		qatb_in_funnel_dl_center = "/soc/funnel@6005000/in-ports/port@2/endpoint";
		qatb_in_funnel_dl_turing = "/soc/funnel@6005000/in-ports/port@3/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/out-ports/port/endpoint";
		tpda_5_in_tpdm_video = "/soc/tpda@6004000/in-ports/port@5/endpoint";
		tpda_6_in_tpdm_mdss = "/soc/tpda@6004000/in-ports/port@6/endpoint";
		tpda_8_in_tpdm_mm = "/soc/tpda@6004000/in-ports/port@8/endpoint";
		tpda_9_in_tpdm_lpass = "/soc/tpda@6004000/in-ports/port@9/endpoint";
		tpda_10_in_tpdm_ddr_ch02 = "/soc/tpda@6004000/in-ports/port@a/endpoint";
		tpda_11_in_tpdm_ddr_ch13 = "/soc/tpda@6004000/in-ports/port@b/endpoint";
		tpda_12_in_tpdm_ddr = "/soc/tpda@6004000/in-ports/port@c/endpoint";
		tpda_13_in_tpdm_shrm = "/soc/tpda@6004000/in-ports/port@d/endpoint";
		tpda_14_in_tpdm_rdpm = "/soc/tpda@6004000/in-ports/port@e/endpoint";
		tpda_15_in_tpdm_rdpm_mx = "/soc/tpda@6004000/in-ports/port@f/endpoint";
		tpda_19_in_tpdm_dlct = "/soc/tpda@6004000/in-ports/port@13/endpoint";
		tpda_20_in_tpdm_ipcc = "/soc/tpda@6004000/in-ports/port@14/endpoint";
		tpda_21_in_tpdm_turing = "/soc/tpda@6004000/in-ports/port@15/endpoint";
		tpda_22_in_tpdm_llm_turing = "/soc/tpda@6004000/in-ports/port@16/endpoint";
		tpda_in_tpdm_dcc = "/soc/tpda@6004000/in-ports/port@17/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/in-ports/port@18/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/in-ports/port@19/endpoint";
		tpda_in_tpdm_gcc = "/soc/tpda@6004000/in-ports/port@1a/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/in-ports/port@1b/endpoint";
		tpda_in_tpdm_spdm = "/soc/tpda@6004000/in-ports/port@1c/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/in-ports/port@1f/endpoint";
		tpdm_dcc = "/soc/tpdm@6870000";
		tpdm_dcc_out_tpda = "/soc/tpdm@6870000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@6841000";
		tpdm_prng_out_tpda = "/soc/tpdm@6841000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/out-ports/port/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_out_funnel_dl_center = "/soc/funnel@6846000/out-ports/port/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/in-ports/port@0/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/out-ports/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@6ac0000";
		tpdm_dl_north_out_tpda_dl_north = "/soc/tpdm@6ac0000/out-ports/port/endpoint";
		tpda_dl_north = "/soc/tpda@6ac1000";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@6ac1000/out-ports/port/endpoint";
		tpda_dl_north_in_tpdm_dl_north = "/soc/tpda@6ac1000/in-ports/port@0/endpoint";
		funnel_dl_south = "/soc/funnel@69c2000";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@69c2000/out-ports/port/endpoint";
		funnel_dl_south_in_tpda_dl_south = "/soc/funnel@69c2000/in-ports/port@0/endpoint";
		tpda_dl_south = "/soc/tpda@69c1000";
		tpda_dl_south_out_funnel_dl_south = "/soc/tpda@69c1000/out-ports/port/endpoint";
		tpda_dl_south_in_tpdm_dl_south = "/soc/tpda@69c1000/in-ports/port@0/endpoint";
		tpdm_dl_south = "/soc/tpdm@69c0000";
		tpdm_dl_south_out_tpda_dl_south = "/soc/tpdm@69c0000/out-ports/port/endpoint";
		funnel_dl_north = "/soc/funnel@6ac2000";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@6ac2000/out-ports/port/endpoint";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@6ac2000/in-ports/port@0/endpoint";
		funnel_dl_center = "/soc/funnel@6c2d000";
		tpdm_video_out_tpda5 = "/soc/funnel@6c2d000/out-ports/port@0/endpoint";
		tpdm_mdss_out_tpda6 = "/soc/funnel@6c2d000/out-ports/port@1/endpoint";
		tpdm_mm_out_tpda8 = "/soc/funnel@6c2d000/out-ports/port@2/endpoint";
		tpdm_lpass_out_tpda_9 = "/soc/funnel@6c2d000/out-ports/port@3/endpoint";
		tpdm_ddr_ch02_out_tpda10 = "/soc/funnel@6c2d000/out-ports/port@4/endpoint";
		tpdm_ddr_ch13_out_tpda11 = "/soc/funnel@6c2d000/out-ports/port@5/endpoint";
		tpdm_ddr_out_tpda12 = "/soc/funnel@6c2d000/out-ports/port@6/endpoint";
		tpdm_shrm_out_tpda13 = "/soc/funnel@6c2d000/out-ports/port@7/endpoint";
		tpdm_rdpm_out_tpda14 = "/soc/funnel@6c2d000/out-ports/port@8/endpoint";
		tpdm_rdpm_mx_out_tpda15 = "/soc/funnel@6c2d000/out-ports/port@9/endpoint";
		tpdm_dlct_out_tpda19 = "/soc/funnel@6c2d000/out-ports/port@a/endpoint";
		tpdm_ipcc_out_tpda20 = "/soc/funnel@6c2d000/out-ports/port@b/endpoint";
		funnel_dl_center_out_qatb = "/soc/funnel@6c2d000/out-ports/port@c/endpoint";
		funnel_dl_center_in_funnel_dl_mm = "/soc/funnel@6c2d000/in-ports/port@2/endpoint";
		funnel_dl_center_in_funnel_lpass = "/soc/funnel@6c2d000/in-ports/port@3/endpoint";
		funnel_dl_center_in_funnel_ddr_0 = "/soc/funnel@6c2d000/in-ports/port@4/endpoint";
		funnel_dl_center_in_funnel_dlwt = "/soc/funnel@6c2d000/in-ports/port@5/endpoint";
		funnel_center_in_tpdm_dlct = "/soc/funnel@6c2d000/in-ports/port@6/endpoint";
		funnel_center_in_tpdm_ipcc = "/soc/funnel@6c2d000/in-ports/port@7/endpoint";
		tpdm_dlct = "/soc/tpdm@6c28000";
		tpdm_dlct_out_funnel_center = "/soc/tpdm@6c28000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@6c29000";
		tpdm_ipcc_out_funnel_center = "/soc/tpdm@6c29000/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@682c000";
		tpdm_gcc_out_tpda = "/soc/tpdm@682c000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@69d0000/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@600f000";
		tpdm_spdm_out_tpda = "/soc/tpdm@600f000/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@7863000";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7863000/out-ports/port/endpoint";
		tpda_apss_in_tpdm_llm_silver = "/soc/tpda@7863000/in-ports/port@0/endpoint";
		tpda_apss_in_tpdm_llm_gold = "/soc/tpda@7863000/in-ports/port@1/endpoint";
		tpda_apss_in_tpdm_actpm = "/soc/tpda@7863000/in-ports/port@2/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7863000/in-ports/port@3/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_apss = "/soc/tpdm@78a0000/out-ports/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_apss = "/soc/tpdm@78b0000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@7860000";
		tpdm_actpm_out_tpda_apss = "/soc/tpdm@7860000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@7861000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7861000/out-ports/port/endpoint";
		funnel_dl_mm = "/soc/funnel@6c0b000";
		funnel_dl_mm_out_funnel_dl_center = "/soc/funnel@6c0b000/out-ports/port/endpoint";
		funnel_dl_mm_in_funnel_video = "/soc/funnel@6c0b000/in-ports/port@0/endpoint";
		funnel_dl_mm_in_tpdm_mdss = "/soc/funnel@6c0b000/in-ports/port@1/endpoint";
		funnel_dl_mm_in_tpdm_mm = "/soc/funnel@6c0b000/in-ports/port@3/endpoint";
		funnel_video = "/soc/funnel@6832000";
		funnel_video_out_funnel_dl_mm = "/soc/funnel@6832000/out-ports/port/endpoint";
		funnel_video_in_tpdm_video = "/soc/funnel@6832000/in-ports/port@0/endpoint";
		tpdm_video = "/soc/tpdm@6830000";
		tpdm_video_out_funnel_video = "/soc/tpdm@6830000/out-ports/port/endpoint";
		tpdm_mdss = "/soc/tpdm@6c60000";
		tpdm_mdss_out_funnel_dl_mm = "/soc/tpdm@6c60000/out-ports/port/endpoint";
		tpdm_mm = "/soc/tpdm@6c08000";
		tpdm_mm_out_funnel_dl_mm = "/soc/tpdm@6c08000/out-ports/port/endpoint";
		funnel_dup_turing = "/soc/funnel@6986000";
		turing_dup_out_turing = "/soc/funnel@6986000/out-ports/port/endpoint";
		funnel_dup_turing_in_turing_etm = "/soc/funnel@6986000/in-ports/port@3/endpoint";
		funnel_turing = "/soc/funnel@6985000";
		tpdm_turing_out_tpda21 = "/soc/funnel@6985000/out-ports/port@0/endpoint";
		tpdm_llm_turing_out_tpda22 = "/soc/funnel@6985000/out-ports/port@1/endpoint";
		funnel_dl_turing_out_qatb = "/soc/funnel@6985000/out-ports/port@2/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6985000/in-ports/port@0/endpoint";
		funnel_turing_in_tpdm_llm_turing = "/soc/funnel@6985000/in-ports/port@1/endpoint";
		turing_in_turing_dup = "/soc/funnel@6985000/in-ports/port@4/endpoint";
		tpdm_turing = "/soc/tpdm@6980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6980000/out-ports/port/endpoint";
		tpdm_llm_turing = "/soc/tpdm@69810000";
		tpdm_llm_turing_out_funnel_turing = "/soc/tpdm@69810000/out-ports/port/endpoint";
		funnel_ddr_0 = "/soc/funnel@6e05000";
		funnel_ddr_0_out_funnel_dl_center = "/soc/funnel@6e05000/out-ports/port/endpoint";
		funnel_ddr_0_in_funnel_ddr_ch02 = "/soc/funnel@6e05000/in-ports/port@0/endpoint";
		funnel_ddr_0_in_funnel_ddr_ch13 = "/soc/funnel@6e05000/in-ports/port@1/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6e05000/in-ports/port@2/endpoint";
		funnel_ddr_0_in_tpdm_shrm = "/soc/funnel@6e05000/in-ports/port@3/endpoint";
		funnel_ddr_ch02 = "/soc/funnel@6e12000";
		funnel_ddr_ch02_out_funnel_ddr_0 = "/soc/funnel@6e12000/out-ports/port/endpoint";
		funnel_ddr_ch02_in_tpdm_ddr_ch02 = "/soc/funnel@6e12000/in-ports/port@0/endpoint";
		funnel_ddr_ch13 = "/soc/funnel@6e22000";
		funnel_ddr_ch13_out_funnel_ddr_0 = "/soc/funnel@6e22000/out-ports/port/endpoint";
		funnel_ddr_ch13_in_tpdm_ddr_ch13 = "/soc/funnel@6e22000/in-ports/port@0/endpoint";
		tpdm_ddr_ch02 = "/soc/tpdm@6e10000";
		tpdm_ddr_ch02_out_funnel_ddr_ch02 = "/soc/tpdm@6e10000/out-ports/port/endpoint";
		tpdm_ddr_ch13 = "/soc/tpdm@6e20000";
		tpdm_ddr_ch13_out_funnel_ddr_ch13 = "/soc/tpdm@6e20000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@6e00000";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6e00000/out-ports/port/endpoint";
		tpdm_shrm = "/soc/tpdm@6e01000";
		tpdm_shrm_out_funnel_ddr_0 = "/soc/tpdm@6e01000/out-ports/port/endpoint";
		funnel_dl_west = "/soc/funnel@6c3a000";
		funnel_dlwt_out_funnel_dl_center = "/soc/funnel@6c3a000/out-ports/port/endpoint";
		funnel_dlwt_0_in_tpdm_rdpm = "/soc/funnel@6c3a000/in-ports/port@0/endpoint";
		funnel_dlwt_0_in_tpdm_rdpm_mx = "/soc/funnel@6c3a000/in-ports/port@1/endpoint";
		tpdm_rdpm = "/soc/tpdm@6c38000";
		tpdm_rdpm_out_funnel_dlwt_0 = "/soc/tpdm@6c38000/out-ports/port/endpoint";
		tpdm_rdpm_mx = "/soc/tpdm@6c39000";
		tpdm_rdpm_mx_out_funnel_dlwt_0 = "/soc/tpdm@6c39000/out-ports/port/endpoint";
		turing_etm_out_funnel_dup_turing = "/soc/turing_etm0/out-ports/port/endpoint";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		ssc_etm0_out_funnel_swao = "/soc/ssc_etm0/out-ports/port/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_out_funnel_in1 = "/soc/funnel@7810000/out-ports/port/endpoint";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/in-ports/port@0/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/in-ports/port@3/endpoint";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/out-ports/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/out-ports/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/out-ports/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/out-ports/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/out-ports/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/out-ports/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/out-ports/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/out-ports/port/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/in-ports/port@0/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/in-ports/port@1/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/in-ports/port@2/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/in-ports/port@3/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/in-ports/port@4/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/in-ports/port@5/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/in-ports/port@6/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/in-ports/port@7/endpoint";
		ipcb_tgu = "/soc/tgu@6b0e000";
		cti0_apss = "/soc/cti@78e0000";
		cti1_apss = "/soc/cti@78f0000";
		cti2_apss = "/soc/cti@7900000";
		cti0_ddr0 = "/soc/cti@6e02000";
		cti1_ddr0 = "/soc/cti@6e03000";
		cti2_ddr0 = "/soc/cti@6e04000";
		cti0_ddr1 = "/soc/cti@6e0c000";
		cti1_ddr1 = "/soc/cti@6e0d000";
		cti2_ddr1 = "/soc/cti@6e0e000";
		cti_ddr_ch02 = "/soc/cti@6e11000";
		cti_ddr_ch13 = "/soc/cti@6e21000";
		cti0_dlmm = "/soc/cti@6c09000";
		cti1_dlmm = "/soc/cti@6c0a000";
		cti0_dlct = "/soc/cti@6c2a000";
		cti1_dlct = "/soc/cti@6c2b000";
		cti2_dlct = "/soc/cti@6c2c000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		cti_iris = "/soc/cti@6831000";
		cti_lpass = "/soc/cti@6845000";
		cti_lpass_q6 = "/soc/cti@6b2b000";
		cti_mdss = "/soc/cti@6c61000";
		cti_titan = "/soc/cti@6c13000";
		cti0_swao = "/soc/cti@6b00000";
		cti1_swao = "/soc/cti@6b01000";
		cti2_swao = "/soc/cti@6b02000";
		cti3_swao = "/soc/cti@6b03000";
		cti_turing = "/soc/cti@6982000";
		cti_turing_q6 = "/soc/cti@698b000";
		CLUSTER_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@0";
		CLUSTER_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@1";
		LLCC_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@2";
		SLVR_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@0";
		SLVR_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@1";
		GOLD_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@2";
		GOLD_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@3";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		qupv3_se3_2uart = "/soc/qcom,qup_uart@98c000";
		qupv3_se2_2uart = "/soc/qcom,qup_uart@988000";
		qupv3_se6_2uart = "/soc/qcom,qup_uart@998000";
		qupv3_se0_spi = "/soc/spi@980000";
		qupv3_se1_spi = "/soc/spi@984000";
		qupv3_se2_spi = "/soc/spi@988000";
		qupv3_se4_spi = "/soc/spi@990000";
		qupv3_se5_spi = "/soc/spi@994000";
		qupv3_se6_spi = "/soc/spi@998000";
		qupv3_se7_spi = "/soc/spi@99c000";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se1_i2c = "/soc/i2c@984000";
		qupv3_se2_i2c = "/soc/i2c@988000";
		qupv3_se4_i2c = "/soc/i2c@990000";
		qupv3_se5_i2c = "/soc/i2c@994000";
		qupv3_se6_i2c = "/soc/i2c@998000";
		qupv3_se7_i2c = "/soc/i2c@99c000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		i3c0 = "/soc/i3c-master@a80000";
		i3c1 = "/soc/i3c-master@a84000";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se13_spi = "/soc/spi@a94000";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		fsa4480 = "/soc/i2c@a94000/fsa4480@42";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@8c0000";
		gpi_dma2 = "/soc/qcom,gpi-dma@800000";
		i3c2 = "/soc/i3c-master@880000";
		i3c3 = "/soc/i3c-master@884000";
		qupv3_se18_4uart = "/soc/qcom,qup_uart@890000";
		qupv3_se14_spi = "/soc/spi@880000";
		qupv3_se15_spi = "/soc/spi@884000";
		qupv3_se16_spi = "/soc/spi@888000";
		qupv3_se17_spi = "/soc/spi@88c000";
		qupv3_se19_spi = "/soc/spi@894000";
		qupv3_se14_i2c = "/soc/i2c@880000";
		qupv3_se15_i2c = "/soc/i2c@884000";
		qupv3_se16_i2c = "/soc/i2c@888000";
		qupv3_se17_i2c = "/soc/i2c@88c000";
		qupv3_se19_i2c = "/soc/i2c@894000";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim-rx";
		dai_mi2s0_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim-tx";
		dai_mi2s1_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec-rx";
		dai_mi2s1_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec-tx";
		dai_mi2s2_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert-rx";
		dai_mi2s2_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert-tx";
		dai_mi2s3_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat-rx";
		dai_mi2s3_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat-tx";
		dai_mi2s4_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin-rx";
		dai_mi2s4_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin-tx";
		dai_mi2s5_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary-rx";
		dai_mi2s5_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary-tx";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		msm_audio_ion_cma = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion-cma";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		lpass_core_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_core_hw";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		lpi_tlmm = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		va_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@3370000";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		lahaina_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		tdm_sep_rx = "/soc/qcom,msm-dai-tdm-sep-rx";
		dai_sep_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sep-rx/qcom,msm-dai-q6-tdm-sep-rx-0";
		tdm_sep_tx = "/soc/qcom,msm-dai-tdm-sep-tx";
		dai_sep_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sep-tx/qcom,msm-dai-q6-tdm-sep-tx-0";
		tdm_hsif0_rx = "/soc/qcom,msm-dai-tdm-hsif0-rx";
		dai_hsif0_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif0-rx/qcom,msm-dai-q6-tdm-hsif0-rx-0";
		tdm_hsif0_tx = "/soc/qcom,msm-dai-tdm-hsif0-tx";
		dai_hsif0_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif0-tx/qcom,msm-dai-q6-tdm-hsif0-tx-0";
		tdm_hsif1_rx = "/soc/qcom,msm-dai-tdm-hsif1-rx";
		dai_hsif1_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif1-rx/qcom,msm-dai-q6-tdm-hsif1-rx-0";
		tdm_hsif1_tx = "/soc/qcom,msm-dai-tdm-hsif1-tx";
		dai_hsif1_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif1-tx/qcom,msm-dai-q6-tdm-hsif1-tx-0";
		tdm_hsif2_rx = "/soc/qcom,msm-dai-tdm-hsif2-rx";
		dai_hsif2_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif2-rx/qcom,msm-dai-q6-tdm-hsif2-rx-0";
		tdm_hsif2_tx = "/soc/qcom,msm-dai-tdm-hsif2-tx";
		dai_hsif2_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif2-tx/qcom,msm-dai-q6-tdm-hsif2-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		msm_cvp = "/soc/qcom,cvp@ab00000";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		cnss_pci = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci";
		cnss_pci_iommu_group = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci/cnss_pci_iommu_group";
		pcie0_msi = "/soc/qcom,pcie0_msi@17a10040";
		pcie1 = "/soc/qcom,pcie@1c08000";
		pcie1_rp = "/soc/qcom,pcie@1c08000/pcie1_rp";
		wil6210_pci = "/soc/qcom,pcie@1c08000/pcie1_rp/wil6210_pci";
		wil6210_pci_iommu_group = "/soc/qcom,pcie@1c08000/pcie1_rp/wil6210_pci/wil6210_pci_iommu_group";
		pcie1_msi = "/soc/qcom,pcie1_msi@17a10040";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		kgsl_ddr_qos = "/soc/qcom,kgsl-ddr-qos";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@3d69000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94900";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1@ae96900";
		disp_rdump_memory = "/soc/disp_rdump_region@e1000000";
		ext_disp = "/soc/qcom,msm-ext-disp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		qmi_sensor = "/soc/qmi-ts-sensors";
		mx_pe = "/soc/mx_rdpm_pe@0x00637000";
		cx_pe = "/soc/cx_rdpm_pe@0x00635000";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		cam_csiphy2 = "/soc/qcom,csiphy2";
		cam_csiphy3 = "/soc/qcom,csiphy3";
		cam_csiphy4 = "/soc/qcom,csiphy4";
		cam_csiphy5 = "/soc/qcom,csiphy5";
		cam_cci0 = "/soc/qcom,cci0";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		cam_cci1 = "/soc/qcom,cci1";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_plus_mode";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		custom_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_custom/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		level3_rt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-rt0-rd-wr-sum";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level2_rt0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-wr";
		level2_rt0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-rd";
		level2_nrt0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-wr";
		level2_nrt0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-rd";
		level2_nrt1_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt1-rd";
		level1_rt0_wr0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr0";
		level1_rt0_wr1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr1";
		level1_rt0_rd0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-rd0";
		level1_rt0_wr2 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr2";
		level1_rt0_wr3 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr3";
		level1_nrt0_wr0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-wr0";
		level1_nrt0_rd0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-rd0";
		level1_nrt0_wr1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-wr1";
		level1_nrt0_rd1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-rd1";
		ife2_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-ubwc-stats-wr";
		ife0_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-ubwc-stats-wr";
		ife1_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-ubwc-stats-wr";
		ife0_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-linear-pdaf-wr";
		ife1_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-linear-pdaf-wr";
		ife2_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-linear-pdaf-wr";
		ife3_rdi_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife3-rdi-all-wr";
		ife0_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-all-rd";
		ife1_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-all-rd";
		ife2_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-all-rd";
		custom0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom0-rd";
		custom1_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom1-rd";
		ife2_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-pixel-raw-wr";
		ife4_rdi_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife4-rdi-all-wr";
		custom1_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom1-wr";
		ife0_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-pixel-raw-wr";
		ife1_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-pixel-raw-wr";
		custom0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom0-wr";
		ipe0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		bps0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-wr";
		ipe0_ref_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		bps0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-rd";
		ipe0_in_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		jpeg_enc0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
		jpeg_dma0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
		jpeg_enc0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-rd";
		jpeg_dma0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-rd";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		icp0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/icp0-all-rd";
		cam_csid_custom = "/soc/qcom,csid_custom@aceb200";
		cam_csid0 = "/soc/qcom,csid0";
		cam_sbi = "/soc/qcom,sbi@acea000";
		cam_vfe0 = "/soc/qcom,ife0";
		cam_csid1 = "/soc/qcom,csid1";
		cam_vfe1 = "/soc/qcom,ife1";
		cam_csid2 = "/soc/qcom,csid2";
		cam_vfe2 = "/soc/qcom,ife2";
		cam_csid_lite0 = "/soc/qcom,csid-lite0";
		cam_vfe_lite0 = "/soc/qcom,ife-lite0";
		cam_csid_lite1 = "/soc/qcom,csid-lite1";
		cam_vfe_lite1 = "/soc/qcom,ife-lite1";
		cam_csiphy_tpg0 = "/soc/qcom,tpg0@ac97000";
		cam_csiphy_tpg1 = "/soc/qcom,tpg1@ac98000";
		cam_a5 = "/soc/qcom,a5";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_bps = "/soc/qcom,bps";
		cam_jpeg_enc = "/soc/qcom,jpegenc";
		cam_jpeg_dma = "/soc/qcom,jpegdma";
	};

	samsung_mobile_device {
		compatible = "simple-bus";
		phandle = <0x64d>;

		max77705-charger {
			charger,fac_vsys = <0x1130>;
			charger,enable_sysovlo_irq;
			charger,fsw = <0x00>;
			charger,wc_current_step = <0x19>;
			charger,disable_ship_mode = <0x00>;
			phandle = <0x64e>;
		};

		battery {
			battery,fgsrc_switch_name = "max77705-charger";
			battery,otg_name = "max77705-otg";
			status = "okay";
			compatible = "samsung,sec-battery";
			battery,vendor = "Battery";
			battery,charger_name = "sec-direct-charger";
			battery,fuelgauge_name = "max77705-fuelgauge";
			battery,technology = <0x02>;
			battery,chip_vendor = "QCOM";
			battery,batt_data_version = <0x03>;
			battery,adc_check_count = <0x05>;
			battery,temp_check_type = <0x02>;
			battery,usb_temp_check_type = <0x02>;
			battery,chg_temp_check_type = <0x02>;
			battery,wpc_temp_check_type = <0x02>;
			battery,lrp_temp_check_type = <0x00>;
			battery,thermal_source = <0x02>;
			battery,usb_thermal_source = <0x02>;
			battery,chg_thermal_source = <0x02>;
			battery,wpc_thermal_source = <0x02>;
			battery,polling_time = <0x0a 0x1e 0x1e 0x1e 0xe10>;
			battery,cable_check_type = <0x04>;
			battery,cable_source_type = <0x01>;
			battery,polling_type = <0x01>;
			battery,monitor_initial_count = <0x00>;
			battery,battery_check_type = <0x00>;
			battery,ovp_uvlo_check_type = <0x03>;
			battery,temp_check_count = <0x01>;
			battery,overheatlimit_threshold = <0x2bc>;
			battery,overheatlimit_recovery = <0x2a8>;
			battery,wire_warm_overheat_thresh = <0x1f4>;
			battery,wire_normal_warm_thresh = <0x1a4>;
			battery,wire_cool1_normal_thresh = <0xb4>;
			battery,wire_cool2_cool1_thresh = <0x96>;
			battery,wire_cool3_cool2_thresh = <0x32>;
			battery,wire_cold_cool3_thresh = <0x00>;
			battery,wireless_warm_overheat_thresh = <0x1c2>;
			battery,wireless_normal_warm_thresh = <0x1a4>;
			battery,wireless_cool1_normal_thresh = <0xb4>;
			battery,wireless_cool2_cool1_thresh = <0x96>;
			battery,wireless_cool3_cool2_thresh = <0x32>;
			battery,wireless_cold_cool3_thresh = <0x00>;
			battery,tx_high_threshold = <0x1c2>;
			battery,tx_high_recovery = <0x190>;
			battery,tx_low_threshold = <0x00>;
			battery,tx_low_recovery = <0x32>;
			battery,wire_warm_current = <0x60e>;
			battery,wire_cool1_current = <0xb86>;
			battery,wire_cool2_current = <0x3e8>;
			battery,wire_cool3_current = <0x190>;
			battery,wireless_warm_current = <0x3e8>;
			battery,wireless_cool1_current = <0xb86>;
			battery,wireless_cool2_current = <0x3e8>;
			battery,wireless_cool3_current = <0x190>;
			battery,full_check_type = <0x02>;
			battery,full_check_type_2nd = <0x02>;
			battery,full_check_count = <0x01>;
			battery,chg_gpio_full_check = <0x00>;
			battery,chg_polarity_full_check = <0x01>;
			battery,chg_high_temp = <0x1fe>;
			battery,chg_high_temp_recovery = <0x1ea>;
			battery,chg_input_limit_current = <0x3e8>;
			battery,chg_charging_limit_current = <0x76c>;
			battery,dchg_high_temp = <0x28a>;
			battery,dchg_high_temp_recovery = <0x262>;
			battery,dchg_high_batt_temp = <0x19f>;
			battery,dchg_high_batt_temp_recovery = <0x18b>;
			battery,dchg_input_limit_current = <0x3e8>;
			battery,dchg_charging_limit_current = <0x7d0>;
			battery,wpc_temp_control_source = <0x01>;
			battery,wpc_high_temp = <0x186>;
			battery,wpc_high_temp_recovery = <0x168>;
			battery,wpc_input_limit_current = <0x258>;
			battery,wpc_charging_limit_current = <0x3e8>;
			battery,wpc_temp_lcd_on_control_source = <0x01>;
			battery,wpc_lcd_on_high_temp = <0x186>;
			battery,wpc_lcd_on_high_temp_rec = <0x168>;
			battery,wpc_lcd_on_input_limit_current = <0x1c2>;
			battery,wpc_store_high_temp = <0x168>;
			battery,wpc_store_high_temp_recovery = <0x154>;
			battery,wpc_store_charging_limit_current = <0x190>;
			battery,wpc_store_lcd_on_high_temp = <0x168>;
			battery,wpc_store_lcd_on_high_temp_rec = <0x12c>;
			battery,wpc_store_lcd_on_charging_limit_current = <0x190>;
			battery,charging_limit_by_tx_check = <0x01>;
			battery,charging_limit_current_by_tx = <0x1f4>;
			battery,sleep_mode_limit_current = <0x320>;
			battery,wc_full_input_limit_current = <0x64>;
			battery,ta_alert_wa;
			battery,mix_high_temp = <0x1a4>;
			battery,mix_high_chg_temp = <0x1f4>;
			battery,mix_high_temp_recovery = <0x186>;
			battery,full_condition_type = <0x09>;
			battery,full_condition_soc = <0x5d>;
			battery,full_condition_vcell = <0x1112>;
			battery,recharge_check_count = <0x01>;
			battery,recharge_condition_type = <0x04>;
			battery,recharge_condition_soc = <0x62>;
			battery,recharge_condition_vcell = <0x10fe>;
			battery,charging_total_time = <0x3840>;
			battery,hv_charging_total_time = <0x2a30>;
			battery,normal_charging_total_time = <0x4650>;
			battery,usb_charging_total_time = <0x8ca0>;
			battery,recharging_total_time = <0x1518>;
			battery,charging_reset_time = <0x00>;
			battery,chg_float_voltage = <0x1144>;
			battery,pre_afc_work_delay = <0x7d0>;
			battery,pre_wc_afc_work_delay = <0xfa0>;
			battery,pre_afc_input_current = <0x1f4>;
			battery,pre_wc_afc_input_current = <0x1f4>;
			battery,prepare_ta_delay = <0x00>;
			battery,swelling_high_rechg_voltage = <0xfd2>;
			battery,swelling_low_rechg_voltage = <0x10ae>;
			battery,siop_icl = <0x4b0>;
			battery,siop_fcc = <0x708>;
			battery,siop_hv_icl = <0x2bc>;
			battery,siop_hv_icl_2nd = <0x226>;
			battery,siop_hv_fcc = <0x708>;
			battery,siop_apdo_icl = <0x3e8>;
			battery,siop_apdo_fcc = <0x7d0>;
			battery,siop_wpc_icl = <0x258>;
			battery,siop_wpc_fcc = <0x3e8 0x1f4 0x64>;
			battery,siop_hv_wpc_icl = <0x2bc>;
			battery,siop_hv_wpc_fcc = <0x3e8 0x1f4 0x64>;
			battery,siop_store_hv_wpc_icl = <0x1c2>;
			battery,store_mode_buckoff;
			battery,rp_current_rp1 = <0x1f4>;
			battery,rp_current_rp2 = <0x5dc>;
			battery,rp_current_rp3 = <0xbb8>;
			battery,rp_current_rdu_rp3 = <0x834>;
			battery,rp_current_abnormal_rp3 = <0x708>;
			battery,pd_charging_charge_power = <0x3a98>;
			battery,max_charging_current = <0xb86>;
			battery,store_mode_charging_max = <0x46>;
			battery,store_mode_charging_min = <0x3c>;
			battery,wireless_cc_cv = <0x55>;
			battery,wireless_otg_input_current = <0x384>;
			battery,age_data = <0x00 0x1144 0x10fe 0x1112 0x5d 0x12c 0x1130 0x10ea 0x10fe 0x5c 0x190 0x111c 0x10d6 0x10ea 0x5b 0x2bc 0x1108 0x10c2 0x10d6 0x5a 0x3e8 0x10d6 0x1090 0x10a4 0x59>;
			battery,max_input_voltage = <0x2328>;
			battery,max_input_current = <0xbb8>;
			battery,cisd_alg_index = <0x08>;
			battery,cisd_max_voltage_thr = <0x1176>;
			battery,ignore_cisd_index = <0x00 0x00>;
			battery,ignore_cisd_index_d = <0x00 0x50>;
			battery,expired_time = <0x23a0>;
			battery,recharging_expired_time = <0x1518>;
			battery,battery_full_capacity = <0x1194>;
			battery,ttf_capacity = <0xe29>;
			battery,cv_data = <0xc9c 0x360 0x5fe 0xbfb 0x368 0x5d5 0xb50 0x371 0x5a2 0xa87 0x37c 0x564 0x9bc 0x386 0x50d 0x8d7 0x38e 0x4b5 0x837 0x398 0x454 0x777 0x3a2 0x3e8 0x6ba 0x3ae 0x367 0x5fc 0x3b6 0x2fb 0x53a 0x3c0 0x2ad 0x4bd 0x3c9 0x1e6 0x431 0x3d4 0x133 0x3a4 0x3de 0x73 0x285 0x3e8 0x00>;
			io-channels = <0x575 0x14b 0x575 0x148 0x575 0x14b 0x575 0x145>;
			io-channel-names = "adc-temp", "adc-chg-temp", "adc-wpc-temp", "adc-usb-temp", "n/a";
			pinctrl-names = "default";
			pinctrl-0 = <0x576 0x577 0x578 0x579>;
			battery,wireless_charger_name = "mfc-charger";
			battery,temp_adc_type = <0x01>;
			battery,dchg_temp_check_type = <0x02>;
			battery,dchg_thermal_source = <0x03>;
			battery,temp_table_adc = <0x1462a 0x17780 0x1b189 0x1f1b3 0x241d4 0x29e8b 0x30776 0x38a06 0x40450 0x4cb6b 0x581ce 0x64f21 0x7353f 0x81df0 0x9141b 0xa0ab2 0xaf189 0xbce30 0xc969d 0xd4c73 0xde566 0xe694f 0xed6ca>;
			battery,temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,usb_temp_table_adc = <0x12599 0x15705 0x19232 0x1d417 0x22609 0x2844f 0x2f051 0x37424 0x40fc0 0x4bbd5 0x5743f 0x64549 0x72d59 0x81893 0x91022 0xa05ac 0xaec61 0xbc5ff 0xc8dbe 0xd41a3 0xdd502 0xe5d50 0xeca3f>;
			battery,usb_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,chg_temp_table_adc = <0x10854 0x139aa 0x17352 0x1b2d9 0x2028d 0x25eb8 0x2c61e 0x348c4 0x3e087 0x4880c 0x53f5d 0x60ca5 0x6f3f2 0x7de49 0x8d47f 0x9cf85 0xab645 0xb9840 0xc6396 0xd1c4c 0xdbc01 0xe4356 0xeb950>;
			battery,chg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,wpc_temp_table_adc = <0x1462a 0x17780 0x1b189 0x1f1b3 0x241d4 0x29e8b 0x30776 0x38a06 0x40450 0x4cb6b 0x581ce 0x64f21 0x7353f 0x81df0 0x9141b 0xa0ab2 0xaf189 0xbce30 0xc969d 0xd4c73 0xde566 0xe694f 0xed6ca>;
			battery,wpc_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,dchg_temp_table_adc = <0x71 0x87 0xa1 0xbd 0xde 0x109 0x136 0x16c 0x1af 0x1f7 0x247 0x2a0 0x307 0x36a 0x3d6 0x446 0x4ac 0x511 0x568 0x5ba 0x600 0x63b 0x66d>;
			battery,dchg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,charging_limit_current_by_tx_gear = <0x320>;
			battery,standard_curr = <0xd84>;
			battery,max_charging_charge_power = <0x61a8>;
			battery,high_temp_float = <0x1068>;
			battery,low_temp_float = <0x1144>;
			battery,chg_ocp_current = <0x00>;
			battery,chg_ocp_dtc = <0x64>;
			battery,health_condition = <0x384 0x4b 0x4b0 0x41 0x5dc 0x37>;
			battery,step_chg_type = <0x00>;
			battery,dc_step_chg_type = <0xe9>;
			battery,dc_step_chg_charge_power = <0x55f0>;
			battery,dc_step_chg_step = <0x03>;
			battery,dc_step_chg_cond_v_margin = <0x1e>;
			battery,dc_step_chg_cond_vol = <0xfe6 0x10ae 0x1144>;
			battery,dc_step_chg_val_vfloat = <0xfe6 0x10ae 0x1144>;
			battery,dc_step_chg_val_iout = <0x12c0 0xfa0 0xc80>;
			battery,dc_step_chg_iin_check_cnt = <0x03>;
			battery,dc_step_chg_cond_soc = <0x14 0x32 0x64 0x14 0x32 0x64 0x14 0x32 0x64 0x14 0x32 0x64 0x14 0x32 0x64>;
			battery,dis_auto_shipmode_temp_ctrl;
			battery,tx_stop_capacity = <0x1e>;
			battery,tx_minduty_default = <0x14>;
			battery,tx_minduty_5V = <0x32>;
			battery,tx_uno_iout = <0x5dc>;
			battery,tx_mfc_iout_gear = <0x5dc>;
			battery,tx_mfc_iout_phone = <0x44c>;
			battery,tx_mfc_iout_phone_5v = <0x12c>;
			battery,tx_mfc_iout_lcd_on = <0x384>;
			battery,tx_5v_disable;
			battery,phm_vout_ctrl_dev = <0x08>;
			battery,ttf_hv_charge_current = <0xa5a>;
			battery,ttf_hv_wireless_charge_current = <0x578>;
			battery,ttf_wireless_charge_current = <0x339>;
			battery,ttf_dc25_charge_current = <0xe29>;
			phandle = <0x5f0>;
		};

		input_booster {
			status = "okay";
			compatible = "input_booster";
			resValcount = "2";
			max_resource_count = "4";
			max_cluster_count = "3";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			cpu_cluster_policy = "7,4,0";
			ib_release_values = "-1,0,-2,0";
			allowed_resources = "0,1,2,3";

			booster_key@1 {
				input_booster,label = "key";
				input_booster,type = <0x00>;
				input_booster,head_time = <0x1f4>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@2 {
				input_booster,label = "touchkey";
				input_booster,type = <0x01>;
				input_booster,head_time = <0x01>;
				input_booster,tail_time = <0x1f4>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@3 {
				input_booster,label = "touch";
				input_booster,type = <0x02>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x11df00 0x106800>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x3f9 0x3f9>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};
				};
			};

			booster_key@4 {
				input_booster,label = "multitouch";
				input_booster,type = <0x03>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x320>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x1e2d00 0x156300>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@5 {
				input_booster,label = "keyboard";
				input_booster,type = <0x04>;
				input_booster,head_time = <0x82>;
				input_booster,tail_time = <0x82>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x122a00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@6 {
				input_booster,label = "MOUSE";
				input_booster,type = <0x05>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x77880>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@7 {
				input_booster,label = "mouse_wheel";
				input_booster,type = <0x06>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@8 {
				input_booster,label = "pen_hover";
				input_booster,type = <0x07>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x77880>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@9 {
				input_booster,label = "pen";
				input_booster,type = <0x08>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x258>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x18e700 0xea600>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};
				};
			};
		};

		perf_manager {
			status = "okay";
			compatible = "perf_manager";
			big_masking = "4,5,6,7";
			orig_masking = "0,1,2,3,4,5,6,7";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			booster_key@1 {
				input_booster,label = "key";
				input_booster,type = <0x00>;
				input_booster,head_time = <0x1f4>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@2 {
				input_booster,label = "touchkey";
				input_booster,type = <0x01>;
				input_booster,head_time = <0x01>;
				input_booster,tail_time = <0x1f4>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@3 {
				input_booster,label = "touch";
				input_booster,type = <0x02>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x11df00 0x106800>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x3f9 0x3f9>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};
				};
			};

			booster_key@4 {
				input_booster,label = "multitouch";
				input_booster,type = <0x03>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x320>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x1e2d00 0x156300>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@5 {
				input_booster,label = "keyboard";
				input_booster,type = <0x04>;
				input_booster,head_time = <0x82>;
				input_booster,tail_time = <0x82>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x122a00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@6 {
				input_booster,label = "MOUSE";
				input_booster,type = <0x05>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x77880>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@7 {
				input_booster,label = "mouse_wheel";
				input_booster,type = <0x06>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@8 {
				input_booster,label = "pen_hover";
				input_booster,type = <0x07>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x77880>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@9 {
				input_booster,label = "pen";
				input_booster,type = <0x08>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x258>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x18e700 0xea600>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};
				};
			};
		};

		sec_abc {
			compatible = "samsung,sec_abc";
			status = "okay";

			gpu {
				gpu,label = "GPU fault";
				gpu,threshold_count = <0x04>;
				gpu,threshold_time = <0x4b0>;
			};

			gpu_page {
				gpu_page,label = "GPU page fault";
				gpu_page,threshold_count = <0x14>;
				gpu_page,threshold_time = <0x4b0>;
			};

			aicl {
				aicl,label = "battery aicl";
				aicl,threshold_count = <0x05>;
				aicl,threshold_time = <0x12c>;
			};
		};

		abc_hub {
			compatible = "samsung,abc_hub";
			status = "okay";
			pinctrl-names = "det_ap_connect";
			pinctrl-0 = <0x57a>;

			bootc {
				bootc,time_spec_user = <0x186a0>;
				bootc,time_spec_eng = <0x186a0>;
				bootc,time_spec_fac = <0x186a0>;
			};

			cond {
				sec,det_conn_gpios = <0x92 0x4e 0x00 0x92 0x79 0x00>;
				sec,det_conn_name = "cam", "sub", "", "", "", "";
			};
		};

		max77705-fuelgauge {
			status = "okay";
			fuelgauge,fuel_alert_soc = <0x01>;
			fuelgauge,jig_gpio = <0x92 0x54 0x00>;
			fuelgauge,jig_low_active;
			fuelgauge,capacity_max = <0x3e8>;
			fuelgauge,capacity_max_margin = <0x12c>;
			fuelgauge,capacity_min = <0x00>;
			fuelgauge,capacity_calculation_type = <0x5c>;
			fuelgauge,repeated_fuelalert;
			fuelgauge,using_temp_compensation;
			fuelgauge,low_temp_limit = <0x64>;
			fuelgauge,vempty_recover_time = <0xb4>;
			fuelgauge,using_hw_vempty;
			fuelgauge,sw_v_empty_voltage = <0xc80>;
			fuelgauge,sw_v_empty_voltage_cisd = <0xc1c>;
			fuelgauge,sw_v_empty_recover_voltage = <0xd98>;
			fuelgauge,fg_resistor = <0x02>;
			fuelgauge,bat_id_gpio = <0x92 0x56 0x00>;
			fuelgauge,lost_soc_trig_soc = <0x3e8>;
			fuelgauge,lost_soc_trig_d_soc = <0x14>;
			fuelgauge,lost_soc_trig_scale = <0x02>;
			fuelgauge,lost_soc_guarantee_soc = <0x1e>;
			fuelgauge,lost_soc_min_vol = <0xc80>;
			phandle = <0x64f>;

			battery_params {
				battery0,v_empty = <0xaa64>;
				battery0,v_empty_origin = <0x7d54>;
				battery0,capacity = <0xfec>;
				battery0,fg_reset_wa_data = <0xfec 0x3200 0x3fb 0x36 0x1c25>;
				battery1,v_empty = <0xaa64>;
				battery1,v_empty_origin = <0x7d54>;
				battery1,capacity = <0x1024>;
				battery1,fg_reset_wa_data = <0x1024 0x3200 0x409 0x2d 0x131f>;
				battery0,data_ver = <0x03>;
				battery1,data_ver = <0x04>;
				battery0,selected_reg = <0x02 0x7f80 0x12 0x4500 0x1e 0x830 0x21 0x6200 0x22 0x1f80 0x2a 0x43c 0x2c 0xe3e1 0x2d 0x290e 0x2e 0x400 0x2f 0x01 0x32 0xc80 0x33 0xffff 0x37 0x5e0 0x42 0xb00 0xb4 0x7f80 0xb8 0x00 0xb9 0x6b 0xba 0x90c>;
				battery1,selected_reg = <0x02 0x7f80 0x12 0x5d00 0x1e 0x830 0x21 0x6200 0x22 0x2680 0x2a 0x43c 0x2c 0xe3e1 0x2d 0x290e 0x2e 0x400 0x2f 0x01 0x32 0xb00 0x33 0xffff 0x37 0x5e0 0x42 0x900 0xb4 0x7f80 0xb8 0x00 0xb9 0x6b 0xba 0x90c>;
			};
		};

		fixed_regulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "panel_vci";
			gpio = <0x92 0xa6 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x57b>;
			enable-active-high;
			regulator-boot-on;
			phandle = <0x650>;
		};

		fixed_regulator@3 {
			compatible = "regulator-fixed";
			regulator-name = "fixed_regulator3";
			gpio = <0x92 0x32 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x57c>;
			enable-active-high;
			phandle = <0x5ff>;
		};

		hall_ic {
			status = "okay";
			compatible = "hall_ic";
			pinctrl-names = "default";
			pinctrl-0 = <0x57d>;
			phandle = <0x651>;

			hall {
				event = <0x15>;
				gpios = <0x57e 0x08 0x01>;
				phandle = <0x652>;
			};
		};

		sec_thermistor@1 {
			compatible = "samsung,sec-thermistor";
			status = "okay";
			thermistor_name = "sec-wf-thermistor";
			id = <0x01>;
			io-channels = <0x575 0x14a>;
			io-channel-names = "wf_therm";
			io-channel-ranges;
			use_iio_processed;
			pinctrl-names = "default";
			pinctrl-0 = <0x57f>;
			adc_array = <0x1192f 0x14b1c 0x18546 0x1c6e9 0x217e2 0x27587 0x2ded4 0x36380 0x3fe18 0x4a8e9 0x561ca 0x631fc 0x71b65 0x80717 0x8ffb5 0x9fafc 0xae3c3 0xbc48f 0xc8f4e 0xd474c 0xde266 0xe67b5 0xed6b6>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			phandle = <0x653>;
		};

		sec_thermistor@2 {
			compatible = "samsung,sec-thermistor";
			status = "okay";
			thermistor_name = "sec-cf-thermistor";
			id = <0x02>;
			io-channels = <0x575 0x14c>;
			io-channel-names = "cf_therm";
			io-channel-ranges;
			use_iio_processed;
			pinctrl-names = "default";
			pinctrl-0 = <0x580>;
			adc_array = <0x1186c 0x14a39 0x184c4 0x1c5c6 0x216df 0x27483 0x2dd6f 0x3625c 0x3fc93 0x4a722 0x55fc3 0x63036 0x7195e 0x804ef 0x8fd6d 0x9f8d5 0xae1dd 0xbc2c9 0xc8d27 0xd45c7 0xde122 0xe6650 0xed571>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			phandle = <0x654>;
		};

		sec_thermistor@0 {
			compatible = "samsung,sec-thermistor";
			status = "okay";
			thermistor_name = "sec-ap-thermistor";
			id = <0x00>;
			io-channels = <0x575 0x144>;
			io-channel-names = "ap_therm";
			io-channel-ranges;
			use_iio_processed;
			adc_array = <0xfb06 0x12d34 0x1661a 0x1a596 0x1f17d 0x24d5b 0x2b420 0x334ff 0x3c83e 0x47044 0x52517 0x5f1fe 0x6dd0d 0x7c8df 0x8c039 0x9be09 0xaa732 0xb8d70 0xc5cbf 0xd17c7 0xdbc83 0xe46a2 0xebad5>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			phandle = <0x655>;
		};

		sec-direct-charger {
			status = "okay";
			compatible = "samsung,sec-direct-charger";
			charger,battery_name = "battery";
			charger,main_charger = "max77705-charger";
			charger,direct_charger = "sm5451-charger";
			charger,dchg_min_current = <0x7d0>;
			charger,ta_alert_wa;
		};

		cable-info {
			default_input_current = <0x708>;
			default_charging_current = <0x834>;
			full_check_current_1st = <0x28f>;
			full_check_current_2nd = <0xda>;
			phandle = <0x656>;

			current_group_1 {
				cable_number = <0x02 0x13 0x15 0x16 0x17 0x1e>;
				input_current = <0x1f4>;
				charging_current = <0x1f4>;
			};

			current_group_2 {
				cable_number = <0x19 0x1f>;
				input_current = <0x3e8>;
				charging_current = <0x3e8>;
			};

			current_group_3 {
				cable_number = <0x05 0x20>;
				input_current = <0x5dc>;
				charging_current = <0x5dc>;
			};

			current_group_4 {
				cable_number = <0x06 0x07 0x08>;
				input_current = <0x672>;
				charging_current = <0xb86>;
			};

			current_group_5 {
				cable_number = <0x09>;
				input_current = <0x672>;
				charging_current = <0xb86>;
			};

			current_group_6 {
				cable_number = <0x0a 0x0c 0x0f 0x1b 0x23>;
				input_current = <0x320>;
				charging_current = <0xc4e>;
			};

			current_group_7 {
				cable_number = <0x0d>;
				input_current = <0x2bc>;
				charging_current = <0xc4e>;
			};

			current_group_8 {
				cable_number = <0x18>;
				input_current = <0x3e8>;
				charging_current = <0x1c2>;
			};

			current_group_9 {
				cable_number = <0x1a>;
				input_current = <0x7d0>;
				charging_current = <0x708>;
			};

			current_group_10 {
				cable_number = <0x0b 0x0e 0x10 0x1c>;
				input_current = <0x2ee>;
				charging_current = <0xc4e>;
			};

			current_group_11 {
				cable_number = <0x1d 0x24 0x25>;
				input_current = <0x1f4>;
				charging_current = <0x578>;
			};

			current_group_12 {
				cable_number = <0x01 0x04>;
				input_current = <0x1db>;
				charging_current = <0x226>;
			};

			current_group_13 {
				cable_number = <0x22>;
				input_current = <0x1f4>;
				charging_current = <0xc4e>;
			};

			current_group_14 {
				cable_number = <0x21>;
				input_current = <0x320>;
				charging_current = <0xc4e>;
			};
		};

		wireless-power-info {
			phandle = <0x657>;

			current_group_0 {
				wireless_power_class = <0x01>;
				vout = <0x157c>;
				input_current_limit = <0x320>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x339>;
				rx_power = <0x1194>;
			};

			current_group_1 {
				wireless_power_class = <0x02>;
				vout = <0x2710>;
				input_current_limit = <0x2ee>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x578>;
				rx_power = <0x1d4c>;
			};

			current_group_2 {
				wireless_power_class = <0x02>;
				vout = <0x2af8>;
				input_current_limit = <0x3e8>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x708>;
				rx_power = <0x2ee0>;
			};

			current_group_3 {
				wireless_power_class = <0x02>;
				vout = <0x2af8>;
				input_current_limit = <0x39d>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x73a>;
				rx_power = <0x36b0>;
			};
		};

		cpufreq_limit {
			status = "okay";
			compatible = "cpufreq_limit";
			limit,vol_based_clk;
		};
	};

	i2c@31 {
		cell-index = <0x1f>;
		compatible = "i2c-gpio";
		gpios = <0x92 0x2c 0x00 0x92 0x2d 0x00>;
		#i2c-gpio,delay-us = <0x02>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x5e7 0x5e8>;
		status = "okay";
		phandle = <0x6f7>;

		s2mpb03_pmic@56 {
			compatible = "samsung,s2mpb03pmic";
			reg = <0x56>;
			s2mpb03,wakeup;
			phandle = <0x6f8>;

			regulators {

				s2mpb03-ldo1 {
					regulator-name = "CAM0_s2mpb03-l1";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x10c8e0>;
					phandle = <0x621>;
				};

				s2mpb03-ldo2 {
					regulator-name = "CAM0_s2mpb03-l2";
					regulator-min-microvolt = <0x100590>;
					regulator-max-microvolt = <0x100590>;
					phandle = <0x629>;
				};

				s2mpb03-ldo3 {
					regulator-name = "CAM0_s2mpb03-l3";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x627>;
				};

				s2mpb03-ldo4 {
					regulator-name = "CAM0_s2mpb03-l4";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x10c8e0>;
					phandle = <0x632>;
				};

				s2mpb03-ldo5 {
					regulator-name = "CAM0_s2mpb03-l5";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x634>;
				};

				s2mpb03-ldo6 {
					regulator-name = "CAM0_s2mpb03-l6";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x2c4020>;
					phandle = <0x628>;
				};

				s2mpb03-ldo7 {
					regulator-name = "CAM0_s2mpb03-l7";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x623>;
				};
			};
		};
	};

	i2c@30 {
		cell-index = <0x1e>;
		compatible = "i2c-gpio";
		gpios = <0x92 0xa9 0x00 0x92 0xaa 0x00>;
		#i2c-gpio,delay-us = <0x02>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x5e9 0x5ea>;
		status = "okay";
		clock-frequency = <0x186a0>;
		phandle = <0x6f9>;

		mfc-charger@3b {
			compatible = "idt,mfc-charger";
			reg = <0x3b>;
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <0x5eb 0x5ec 0x5ed>;
			battery,wpc_int = <0x92 0x77 0x01>;
			battery,wpc_det = <0x57e 0x01 0x00>;
			battery,wpc_en = <0x92 0x75 0x00>;
			battery,charger_name = "max77705-charger";
			battery,fuelgauge_name = "max77705-fuelgauge";
			battery,wireless_charger_name = "mfc-charger";
			battery,wc_cover_rpp = <0x44>;
			battery,phone_fod_threshold = <0x3b>;
			battery,wireless20_vout_list = <0x08 0x09 0x09>;
			battery,wireless20_vrect_list = <0x0a 0x0b 0x0b>;
			battery,wireless20_max_power_list = <0x02 0x03 0x03>;
			battery,oc_fod1 = <0x44c>;
			battery,tx_gear_min_op_freq_delay = <0xfa0>;
			battery,wpc_vout_ctrl_full = <0x0c>;
			battery,wpc_headroom_ctrl_full;
			phandle = <0x6fa>;

			fod_list {
				count = <0x01>;

				pad_0x00 {
					flag = <0x111>;
					cc = <0x96 0x3e 0x8e 0x33 0x96 0x25 0x96 0x1b 0x9b 0x0f 0x9c 0x0d>;
					cv = <0x96 0x5c 0x8e 0x51 0x96 0x43 0x96 0x39 0x9b 0x2d 0x9c 0x2b>;
					full = <0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f>;
				};
			};
		};
	};

	i2c@32 {
		cell-index = <0x20>;
		compatible = "i2c-gpio";
		gpios = <0x92 0x28 0x00 0x92 0x29 0x00>;
		#i2c-gpio,delay-us = <0x02>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x5ee 0x5ef>;
		status = "okay";
		phandle = <0x6fb>;

		s2mpb03_pmic@56 {
			compatible = "samsung,s2mpb03pmic";
			reg = <0x56>;
			s2mpb03,wakeup;
			phandle = <0x6fc>;

			regulators {

				s2mpb03-ldo1 {
					regulator-name = "CAM1_s2mpb03-l1";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					phandle = <0x62a>;
				};

				s2mpb03-ldo2 {
					regulator-name = "CAM1_s2mpb03-l2";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x10c8e0>;
					phandle = <0x625>;
				};

				s2mpb03-ldo3 {
					regulator-name = "CAM1_s2mpb03-l3";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x622>;
				};

				s2mpb03-ldo4 {
					regulator-name = "CAM1_s2mpb03-l4";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x10c8e0>;
					phandle = <0x6fd>;
				};

				s2mpb03-ldo5 {
					regulator-name = "CAM1_s2mpb03-l5";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x633>;
				};

				s2mpb03-ldo6 {
					regulator-name = "CAM1_s2mpb03-l6";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x624>;
				};

				s2mpb03-ldo7 {
					regulator-name = "CAM1_s2mpb03-l7";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x6fe>;
				};
			};
		};
	};

	sec_debug_partition {
		part-table = <0x00 0x1000 0x1000 0x1000 0x2000 0x1000 0x3000 0x1000 0x4000 0xa000 0xe000 0x1000 0xf000 0x80000 0x8f000 0x1000 0x90000 0x3000 0x93000 0x1000 0x94000 0x1000 0x95000 0x1000 0xfe000 0x2000 0x100000 0x200000 0x300000 0x200000 0x500000 0x300000>;
	};

	sec_pm_debug {
		compatible = "samsung,sec-ap-pmic";
		status = "okay";
		chg_det_gpio = <0x5dd 0x05 0x01>;
		mboxes = <0x02 0x00>;
		mbox-names = "sec-pm-debug";
		batt_node = <0x5f0>;
		phandle = <0x6ff>;
	};

	muic {
		status = "okay";
		muic,support-list = "TA", "USB", "CDP", "JIG UART OFF", "JIG UART OFF/VB", "JIG UART ON", "JIG UART ON/VB", "JIG USB OFF", "JIG USB ON", "OTG", "Unofficial TA", "DCD Timeout", "AFC Charger";
	};

	hypervisor {
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		compatible = "qcom,haven-hypervisor-1.0", "qcom,haven-hypervisor", "simple-bus";

		qcom,haven-vm {
			compatible = "qcom,haven-vm-id-1.0", "qcom,haven-vm-id";
			qcom,vmid = <0x03>;
			qcom,vendor = "Qualcomm";
		};

		qcom,hh-watchdog {
			compatible = "qcom,hh-watchdog";
			interrupts = <0x00 0x00 0x04>;
		};

		qcom,resource-manager-rpc@ed5ee91997c3541d {
			compatible = "qcom,resource-manager-1-0", "qcom,resource-manager", "qcom,haven-message-queue", "qcom,haven-capability";
			reg = <0xed5ee919 0x97c3541d 0xed5ee919 0x97c382f6>;
			interrupts = <0x00 0x3a0 0x01 0x00 0x3a1 0x01>;
			qcom,free-irq-start = <0x3c0>;
			qcom,is-full-duplex;
			qcom,tx-message-size = <0xf0>;
			qcom,rx-message-size = <0xf0>;
			qcom,tx-queue-depth = <0x08>;
			qcom,rx-queue-depth = <0x08>;
		};
	};
};
