git clone --depth 1 --no-tags https://github.com/RndMnkIII/Analogizer-Pocket-Alpha-Mission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771126922
git clone --depth 1 --no-tags https://github.com/DatNguyen97-VN/cellrv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768383632
git clone --depth 1 --no-tags https://github.com/eman465/labs_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770525198
git clone --depth 1 --no-tags https://github.com/nananapo/bluecore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784084441
git clone --depth 1 --no-tags https://github.com/henry27030/141L-Mips-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773221689
git clone --depth 1 --no-tags https://github.com/Shankeydev/AMBA_AXI_DV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781888532
git clone --depth 1 --no-tags https://github.com/intelligent-logics/hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775566005
git clone --depth 1 --no-tags https://github.com/adamwalker/fpga-hashmap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779208748
git clone --depth 1 --no-tags https://github.com/gmlarumbe/tree-sitter-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777907813
git clone --depth 1 --no-tags https://github.com/robfinch/nPower.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771688838
git clone --depth 1 --no-tags https://github.com/xiachunqiudong/Xia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772558146
git clone --depth 1 --no-tags https://github.com/kzz1031/Architect2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769938272
git clone --depth 1 --no-tags https://github.com/kons-9/collision_avoidance_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770269836
git clone --depth 1 --no-tags https://github.com/Outfox001/APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769057842
git clone --depth 1 --no-tags https://github.com/lalitprasadperi/AXI_NOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776253478
git clone --depth 1 --no-tags https://github.com/Basavakirana/AHB2APB-Bridge-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769938680
git clone --depth 1 --no-tags https://github.com/quantiumv/core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779379200
git clone --depth 1 --no-tags https://github.com/Kareem-Yahia/SPI_Full_UVM_With_2_Envs-Assertion_Based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784246278
git clone --depth 1 --no-tags https://github.com/Kareem-Yahia/UART_Tx-RTL-TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784228756
git clone --depth 1 --no-tags https://github.com/des-cei/cgra_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771428644
git clone --depth 1 --no-tags https://github.com/pjclet/Superscalar-Out-of-Order-RISC-V-Execution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775713978
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/System-Verilog-verification-Environment-for-ALU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774572036
git clone --depth 1 --no-tags https://github.com/Bluju/DigitalCombinationLock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775603652
git clone --depth 1 --no-tags https://github.com/Tony27stark022002/All_Verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769154787
git clone --depth 1 --no-tags https://github.com/Jvlachos/SFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783451454
git clone --depth 1 --no-tags https://github.com/out-of-order55/DCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785064600
git clone --depth 1 --no-tags https://github.com/sifferman/ternary_matmul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785402227
git clone --depth 1 --no-tags https://github.com/robfinch/rf80386.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773603398
git clone --depth 1 --no-tags https://github.com/yuliou/IDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781872406
git clone --depth 1 --no-tags https://github.com/hkzlab/supercar_larson_scanner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774796583
git clone --depth 1 --no-tags https://github.com/boboloiono/Digital-System-Design-Synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769837745
git clone --depth 1 --no-tags https://github.com/lcsaszar01/UAV_risc_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774973833
git clone --depth 1 --no-tags https://github.com/Kareem-Yahia/FIFO_RTL_SV-TB_Class-based-Low-level-Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784214296
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/UVM-Environment-for-ALU-Design-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774075338
git clone --depth 1 --no-tags https://github.com/RomanVernin/streebog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779165003
git clone --depth 1 --no-tags https://github.com/danbaws/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767957326
git clone --depth 1 --no-tags https://github.com/rohith2h2/Asynchronous-FIFO-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770056620
git clone --depth 1 --no-tags https://github.com/Sukhithaaithal/uvm_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771079834
git clone --depth 1 --no-tags https://github.com/sorukohi/uart-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772094346
git clone --depth 1 --no-tags https://github.com/Akhilesh2709/Edge_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773931239
git clone --depth 1 --no-tags https://github.com/saira-ijaz/lab_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774168916
git clone --depth 1 --no-tags https://github.com/robfinch/rf6809.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774690093
git clone --depth 1 --no-tags https://github.com/jays-01/FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776363497
git clone --depth 1 --no-tags https://github.com/DevPro13/RISC-V-Complete-Multicycle-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772601004
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/mailbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777062016
git clone --depth 1 --no-tags https://github.com/tamu-seth-lab-soc/llm_assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775793135
git clone --depth 1 --no-tags https://github.com/gunnchOS3k/eg3573_lab2_6443.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777855711
git clone --depth 1 --no-tags https://github.com/Rakesh5173/Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779889854
git clone --depth 1 --no-tags https://github.com/marcelofaleiro/uvm_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783280127
git clone --depth 1 --no-tags https://github.com/PENGLAI-ZGC-TEE/TLROT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768390213
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/lab1_ex4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776423392
git clone --depth 1 --no-tags https://github.com/fqw1727252209/sha-256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783121181
git clone --depth 1 --no-tags https://github.com/nikosbrozos/computer_arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784858851
git clone --depth 1 --no-tags https://github.com/mogahed22/examples_using_systemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785188443
git clone --depth 1 --no-tags https://github.com/arhamhashmi01/rv32i-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784575429
git clone --depth 1 --no-tags https://github.com/sumanthbs17/UVM_RAL_PROJECT_TEAM_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784703387
git clone --depth 1 --no-tags https://github.com/BGull00/dvs-camera-ravens-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778376700
git clone --depth 1 --no-tags https://github.com/alkaev/Circuit_stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785858266
git clone --depth 1 --no-tags https://github.com/awongng/PE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782400520
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axi_memory_writer_intr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782943116
git clone --depth 1 --no-tags https://github.com/Gavino117/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782666522
git clone --depth 1 --no-tags https://github.com/minhdok20/MITO-CNN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768660907
git clone --depth 1 --no-tags https://github.com/parvathy10/oops-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768064599
git clone --depth 1 --no-tags https://github.com/Navneet-Singh20/MUX_2x1_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769951359
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/associative_array_methods.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769658224
git clone --depth 1 --no-tags https://github.com/Josse-classroom-test/combinatorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768090840
git clone --depth 1 --no-tags https://github.com/Hammad1341/DSD-Lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773991612
git clone --depth 1 --no-tags https://github.com/cvsr2002/8088-bus-functional-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769788137
git clone --depth 1 --no-tags https://github.com/tobiasrxfx/single-cycle-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775499452
git clone --depth 1 --no-tags https://github.com/GanniAkash/riscv-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773490816
git clone --depth 1 --no-tags https://github.com/DatNguyen97-VN/github-beginer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767971287
git clone --depth 1 --no-tags https://github.com/Alerodcas/Tarea2_TallerDigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775618676
git clone --depth 1 --no-tags https://github.com/JPflat/vga_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777277529
git clone --depth 1 --no-tags https://github.com/JiangShitong/axi_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778435684
git clone --depth 1 --no-tags https://github.com/manxoh/uvm_book_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771743172
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/lab2_ex1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779148187
git clone --depth 1 --no-tags https://github.com/Hunder21/source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778910555
git clone --depth 1 --no-tags https://github.com/eugenecc1/FPGA-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779821540
git clone --depth 1 --no-tags https://github.com/MaZirui2001/cache-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780710992
git clone --depth 1 --no-tags https://github.com/MrHeatcliff/Bound-Flasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772304968
git clone --depth 1 --no-tags https://github.com/TayybaShafiq/Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780582143
git clone --depth 1 --no-tags https://github.com/hausdinge/raym-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779393822
git clone --depth 1 --no-tags https://github.com/TUBTUB34/DIGIProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781006996
git clone --depth 1 --no-tags https://github.com/David-Zaragoza/Simplified_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779497762
git clone --depth 1 --no-tags https://github.com/a-zinoch/eth_mac_10-100-1GB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782235799
git clone --depth 1 --no-tags https://github.com/Dvir1992/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775624289
git clone --depth 1 --no-tags https://github.com/SkywallkerYL/UvmVeriTemplate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783264208
git clone --depth 1 --no-tags https://github.com/atfox272/BoundFlasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780080347
git clone --depth 1 --no-tags https://github.com/2024-Spring-SoC/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772418880
git clone --depth 1 --no-tags https://github.com/tanishshah07/system-Verilog-basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779154171
git clone --depth 1 --no-tags https://github.com/Mark-Chen0220/DCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769507096
git clone --depth 1 --no-tags https://github.com/anniexiang01/FinalDAV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781726712
git clone --depth 1 --no-tags https://github.com/4teven/VLSI-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784869617
git clone --depth 1 --no-tags https://github.com/itsubaidrehman/D_FF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785230376
git clone --depth 1 --no-tags https://github.com/kiaraaguilera/ECE366-Project-C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784494383
