<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>&#34;Explosions&#34; | Genetic Logic Lab</title>
    <link>/tag/explosions/</link>
      <atom:link href="/tag/explosions/index.xml" rel="self" type="application/rss+xml" />
    <description>&#34;Explosions&#34;</description>
    <generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Tue, 01 Jun 2010 00:00:00 +0000</lastBuildDate>
    <image>
      <url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url>
      <title>&#34;Explosions&#34;</title>
      <link>/tag/explosions/</link>
    </image>
    
    <item>
      <title>State Space Reductions for Scalable Verification of Asynchronous Designs</title>
      <link>/publication/state-space-reductions-yao-2010/</link>
      <pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate>
      <guid>/publication/state-space-reductions-yao-2010/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Hazard Checking of Timed Asynchronous Circuits Revisited</title>
      <link>/publication/hazard-checking-timed-beal-2007/</link>
      <pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate>
      <guid>/publication/hazard-checking-timed-beal-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title>
      <link>/publication/efficient-verification-hazard-freedom-nelson-2007/</link>
      <pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-verification-hazard-freedom-nelson-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Timed Circuits with Failure-Directed Abstractions</title>
      <link>/publication/verification-timed-circuits-haozheng-2006/</link>
      <pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate>
      <guid>/publication/verification-timed-circuits-haozheng-2006/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title>
      <link>/publication/efficient-verification-hazardfreedom-nelson-2003/</link>
      <pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-verification-hazardfreedom-nelson-2003/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Modular Verification of Timed Circuits Using Automatic Abstraction</title>
      <link>/publication/modular-verification-timed-haozheng-2003/</link>
      <pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate>
      <guid>/publication/modular-verification-timed-haozheng-2003/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Level Oriented Formal Model for Asynchronous Circuit Verification and Its Efficient Analysis Method</title>
      <link>/publication/level-oriented-formal-kitai-2002/</link>
      <pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate>
      <guid>/publication/level-oriented-formal-kitai-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Direct Synthesis of Timed Circuits from Free-Choice STGs</title>
      <link>/publication/direct-synthesis-timed-sung-taejung-2002/</link>
      <pubDate>Fri, 01 Mar 2002 00:00:00 +0000</pubDate>
      <guid>/publication/direct-synthesis-timed-sung-taejung-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Timed State Space Exploration Using POSETs</title>
      <link>/publication/timed-state-space-belluomini-2000/</link>
      <pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate>
      <guid>/publication/timed-state-space-belluomini-2000/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Direct Synthesis of Timed Asynchronous Circuits</title>
      <link>/publication/direct-synthesis-timed-sungtaejung-1999/</link>
      <pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate>
      <guid>/publication/direct-synthesis-timed-sungtaejung-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Direct Synthesis of Timed Asynchronous Circuits</title>
      <link>/publication/direct-synthesis-timed-sungtaejung-1999-a/</link>
      <pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate>
      <guid>/publication/direct-synthesis-timed-sungtaejung-1999-a/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>
