# VerilogProjects

Designed a asynchronous FIFO and relevent pointer synchronizing circuits in Verilog and verified its functionality. <br>

<b>References <br>
The design is greatly inspired from : http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf <br>
I found this blog also very helpful:  https://zipcpu.com/blog/2018/07/06/afifo.html
