INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/myproject.hlsrun_csim_summary, at Wed Oct 30 12:46:33 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject -config /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg -cmdlineconfig /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rian' on host 'xianle' (Linux_x86_64 version 6.8.0-47-generic) on Wed Oct 30 12:46:36 EDT 2024
INFO: [HLS 200-10] On os Ubuntu 24.04.1 LTS
INFO: [HLS 200-10] In directory '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component'
INFO: [HLS 200-1909] Reading HLS ini file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject 
INFO: [HLS 200-1510] Running: open_project /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/myproject.cpp' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/myproject.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/myproject.cpp,-std=c++0x' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/myproject_test.cpp' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/myproject_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/weights' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/weights' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/tb_data' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/tb_data' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/myproject_test.cpp,-std=c++0x -DRTL_SIM' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'syn.top=myproject' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xcvu13p-flga2577-2-e' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=5ns' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12.5%' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(5)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1465] Applying ini 'cosim.setup=true' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'syn.compile.name_max_length=80' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(15)
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1465] Applying ini 'syn.schedule.enable_dsp_full_reg=0' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(16)
INFO: [HLS 200-1510] Running: apply_ini /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/config.cmdline
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../myproject_test.cpp in debug mode
   Compiling ../../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
0.599628 -1.02136 1.47701 0.12493 -1.18021 1.68154 -1.3201 0.136728 -0.625331 0.127169 -1.02514 0.238802 0.877304 1.20083 -1.29179 -1.70349 0.842529 1.11312 0.113585 -0.365753 
Quantized predictions
0.600839 -1.02296 1.47917 0.124636 -1.18287 1.91549 -1.50339 0.155759 -0.71239 0.145017 -1.02622 0.239464 0.877538 1.2018 -1.29221 -2.38045 1.1771 1.556 0.158566 -0.511344 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.97 seconds. CPU system time: 1.34 seconds. Elapsed time: 21.31 seconds; current allocated memory: 0.270 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 23.03 seconds. Total CPU system time: 1.75 seconds. Total elapsed time: 24.49 seconds; peak allocated memory: 207.059 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Oct 30 12:46:59 2024...
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 29s
