
nemo2.space_tracker_p_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012394  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ffc  08012450  08012450  00022450  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801444c  0801444c  000306d8  2**0
                  CONTENTS
  4 .ARM          00000008  0801444c  0801444c  0002444c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014454  08014454  000306d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08014454  08014454  00024454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801445c  0801445c  0002445c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d8  20000000  08014460  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000838  200006d8  08014b38  000306d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000f10  08014b38  00030f10  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000306d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030700  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019902  00000000  00000000  00030743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003990  00000000  00000000  0004a045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001818  00000000  00000000  0004d9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012db  00000000  00000000  0004f1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000217ab  00000000  00000000  000504cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e590  00000000  00000000  00071c76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cadb2  00000000  00000000  00090206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000071fc  00000000  00000000  0015afb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001621b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006d8 	.word	0x200006d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08012438 	.word	0x08012438

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006dc 	.word	0x200006dc
 8000100:	08012438 	.word	0x08012438

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	08013ee4 	.word	0x08013ee4
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025aa:	b087      	sub	sp, #28
 80025ac:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025ae:	f001 fb2f 	bl	8003c10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b2:	f000 fa39 	bl	8002a28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025b6:	f000 fccb 	bl	8002f50 <MX_GPIO_Init>
  MX_RTC_Init();
 80025ba:	f000 fa8b 	bl	8002ad4 <MX_RTC_Init>
  MX_TIM6_Init();
 80025be:	f000 fb6b 	bl	8002c98 <MX_TIM6_Init>
  MX_SPI1_Init();
 80025c2:	f000 fb2b 	bl	8002c1c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80025c6:	f000 fba5 	bl	8002d14 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80025ca:	f000 fbf1 	bl	8002db0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80025ce:	f000 fc3d 	bl	8002e4c <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 80025d2:	f000 fc89 	bl	8002ee8 <MX_USART5_UART_Init>
  /* USER CODE BEGIN 2 */

  send_debug_logs ( hello ) ;
 80025d6:	4b97      	ldr	r3, [pc, #604]	; (8002834 <main+0x28c>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	0018      	movs	r0, r3
 80025dc:	f000 fdbc 	bl	8003158 <send_debug_logs>

  my_sys_init () ;
 80025e0:	f000 fdea 	bl	80031b8 <my_sys_init>

  my_tim_init () ;
 80025e4:	f000 ff10 	bl	8003408 <my_tim_init>
  my_ant_sw_pos ( 2 ) ;
 80025e8:	2002      	movs	r0, #2
 80025ea:	f000 fe05 	bl	80031f8 <my_ant_sw_pos>

  // my_gnss_verbose ( 15 ) ;

  my_gnss_sw_on () ;
 80025ee:	f000 fe35 	bl	800325c <my_gnss_sw_on>
  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 80025f2:	4b91      	ldr	r3, [pc, #580]	; (8002838 <main+0x290>)
 80025f4:	0018      	movs	r0, r3
 80025f6:	f006 fe8b 	bl	8009310 <my_gnss_acq_coordinates>
 80025fa:	0003      	movs	r3, r0
 80025fc:	001a      	movs	r2, r3
 80025fe:	4b8f      	ldr	r3, [pc, #572]	; (800283c <main+0x294>)
 8002600:	701a      	strb	r2, [r3, #0]
  my_gnss_sw_off () ;
 8002602:	f000 fe45 	bl	8003290 <my_gnss_sw_off>
  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002606:	4b8e      	ldr	r3, [pc, #568]	; (8002840 <main+0x298>)
 8002608:	0018      	movs	r0, r3
 800260a:	f006 ffff 	bl	800960c <my_rtc_get_dt_s>
  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time ) ;
 800260e:	4b8a      	ldr	r3, [pc, #552]	; (8002838 <main+0x290>)
 8002610:	7c1b      	ldrb	r3, [r3, #16]
 8002612:	001d      	movs	r5, r3
 8002614:	4b88      	ldr	r3, [pc, #544]	; (8002838 <main+0x290>)
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	4987      	ldr	r1, [pc, #540]	; (8002838 <main+0x290>)
 800261c:	8a49      	ldrh	r1, [r1, #18]
 800261e:	000e      	movs	r6, r1
 8002620:	4c88      	ldr	r4, [pc, #544]	; (8002844 <main+0x29c>)
 8002622:	4989      	ldr	r1, [pc, #548]	; (8002848 <main+0x2a0>)
 8002624:	4889      	ldr	r0, [pc, #548]	; (800284c <main+0x2a4>)
 8002626:	9604      	str	r6, [sp, #16]
 8002628:	9202      	str	r2, [sp, #8]
 800262a:	9303      	str	r3, [sp, #12]
 800262c:	9501      	str	r5, [sp, #4]
 800262e:	4b84      	ldr	r3, [pc, #528]	; (8002840 <main+0x298>)
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	23ab      	movs	r3, #171	; 0xab
 8002634:	0022      	movs	r2, r4
 8002636:	f009 f8e7 	bl	800b808 <sprintf>
  send_debug_logs ( dbg_payload ) ;
 800263a:	4b84      	ldr	r3, [pc, #528]	; (800284c <main+0x2a4>)
 800263c:	0018      	movs	r0, r3
 800263e:	f000 fd8b 	bl	8003158 <send_debug_logs>
  if ( !my_gnss_3dfix_flag )
 8002642:	4b7e      	ldr	r3, [pc, #504]	; (800283c <main+0x294>)
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	2201      	movs	r2, #1
 8002648:	4053      	eors	r3, r2
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b00      	cmp	r3, #0
 800264e:	d027      	beq.n	80026a0 <main+0xf8>
  {
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 8002650:	4b7f      	ldr	r3, [pc, #508]	; (8002850 <main+0x2a8>)
 8002652:	881b      	ldrh	r3, [r3, #0]
 8002654:	0018      	movs	r0, r3
 8002656:	f007 f81b 	bl	8009690 <my_rtc_set_alarm>
 800265a:	1e03      	subs	r3, r0, #0
 800265c:	d020      	beq.n	80026a0 <main+0xf8>
	  {
		  sprintf ( dbg_payload , "%s,%d,HAL_PWR_EnterSTANDBYMode" , __FILE__ , __LINE__ ) ;
 800265e:	4a79      	ldr	r2, [pc, #484]	; (8002844 <main+0x29c>)
 8002660:	497c      	ldr	r1, [pc, #496]	; (8002854 <main+0x2ac>)
 8002662:	487a      	ldr	r0, [pc, #488]	; (800284c <main+0x2a4>)
 8002664:	23b1      	movs	r3, #177	; 0xb1
 8002666:	f009 f8cf 	bl	800b808 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 800266a:	4b78      	ldr	r3, [pc, #480]	; (800284c <main+0x2a4>)
 800266c:	0018      	movs	r0, r3
 800266e:	f000 fd73 	bl	8003158 <send_debug_logs>
		  my_tim_stop () ;
 8002672:	f000 fee5 	bl	8003440 <my_tim_stop>
		  my_rtc_alarm_flag = false ;
 8002676:	4b78      	ldr	r3, [pc, #480]	; (8002858 <main+0x2b0>)
 8002678:	2200      	movs	r2, #0
 800267a:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTANDBYMode () ;
 800267c:	f001 ff5c 	bl	8004538 <HAL_PWR_EnterSTANDBYMode>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002680:	4b6f      	ldr	r3, [pc, #444]	; (8002840 <main+0x298>)
 8002682:	0018      	movs	r0, r3
 8002684:	f006 ffc2 	bl	800960c <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8002688:	4a6e      	ldr	r2, [pc, #440]	; (8002844 <main+0x29c>)
 800268a:	4974      	ldr	r1, [pc, #464]	; (800285c <main+0x2b4>)
 800268c:	486f      	ldr	r0, [pc, #444]	; (800284c <main+0x2a4>)
 800268e:	4b6c      	ldr	r3, [pc, #432]	; (8002840 <main+0x298>)
 8002690:	9300      	str	r3, [sp, #0]
 8002692:	23b7      	movs	r3, #183	; 0xb7
 8002694:	f009 f8b8 	bl	800b808 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002698:	4b6c      	ldr	r3, [pc, #432]	; (800284c <main+0x2a4>)
 800269a:	0018      	movs	r0, r3
 800269c:	f000 fd5c 	bl	8003158 <send_debug_logs>
	  }
  }

  if ( !my_astro_init () )
 80026a0:	f006 fd90 	bl	80091c4 <my_astro_init>
 80026a4:	0003      	movs	r3, r0
 80026a6:	001a      	movs	r2, r3
 80026a8:	2301      	movs	r3, #1
 80026aa:	4053      	eors	r3, r2
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d01e      	beq.n	80026f0 <main+0x148>
  {
	  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80026b2:	4b63      	ldr	r3, [pc, #396]	; (8002840 <main+0x298>)
 80026b4:	0018      	movs	r0, r3
 80026b6:	f006 ffa9 	bl	800960c <my_rtc_get_dt_s>
	  sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80026ba:	4a62      	ldr	r2, [pc, #392]	; (8002844 <main+0x29c>)
 80026bc:	4968      	ldr	r1, [pc, #416]	; (8002860 <main+0x2b8>)
 80026be:	4863      	ldr	r0, [pc, #396]	; (800284c <main+0x2a4>)
 80026c0:	4b5f      	ldr	r3, [pc, #380]	; (8002840 <main+0x298>)
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	23bf      	movs	r3, #191	; 0xbf
 80026c6:	f009 f89f 	bl	800b808 <sprintf>
	  send_debug_logs ( dbg_payload ) ;
 80026ca:	4b60      	ldr	r3, [pc, #384]	; (800284c <main+0x2a4>)
 80026cc:	0018      	movs	r0, r3
 80026ce:	f000 fd43 	bl	8003158 <send_debug_logs>
	  HAL_NVIC_SystemReset () ;
 80026d2:	f001 fc5c 	bl	8003f8e <HAL_NVIC_SystemReset>
 80026d6:	e079      	b.n	80027cc <main+0x224>
  }
  else
  {
	  while ( my_astro_evt_pin () )
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin" , __FILE__ , __LINE__ ) ;
 80026d8:	4a5a      	ldr	r2, [pc, #360]	; (8002844 <main+0x29c>)
 80026da:	4962      	ldr	r1, [pc, #392]	; (8002864 <main+0x2bc>)
 80026dc:	485b      	ldr	r0, [pc, #364]	; (800284c <main+0x2a4>)
 80026de:	23c7      	movs	r3, #199	; 0xc7
 80026e0:	f009 f892 	bl	800b808 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80026e4:	4b59      	ldr	r3, [pc, #356]	; (800284c <main+0x2a4>)
 80026e6:	0018      	movs	r0, r3
 80026e8:	f000 fd36 	bl	8003158 <send_debug_logs>
		  my_astro_handle_evt () ;
 80026ec:	f006 fdca 	bl	8009284 <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 80026f0:	f000 fe78 	bl	80033e4 <my_astro_evt_pin>
 80026f4:	1e03      	subs	r3, r0, #0
 80026f6:	d1ef      	bne.n	80026d8 <main+0x130>
	  }
	  sprintf ( my_astro_payload , "%u,%.1f,%u,%s" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , fv ) ;
 80026f8:	4b5b      	ldr	r3, [pc, #364]	; (8002868 <main+0x2c0>)
 80026fa:	881b      	ldrh	r3, [r3, #0]
 80026fc:	001e      	movs	r6, r3
 80026fe:	4b4e      	ldr	r3, [pc, #312]	; (8002838 <main+0x290>)
 8002700:	689a      	ldr	r2, [r3, #8]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	494c      	ldr	r1, [pc, #304]	; (8002838 <main+0x290>)
 8002706:	8a49      	ldrh	r1, [r1, #18]
 8002708:	000d      	movs	r5, r1
 800270a:	4958      	ldr	r1, [pc, #352]	; (800286c <main+0x2c4>)
 800270c:	6809      	ldr	r1, [r1, #0]
 800270e:	4c58      	ldr	r4, [pc, #352]	; (8002870 <main+0x2c8>)
 8002710:	4858      	ldr	r0, [pc, #352]	; (8002874 <main+0x2cc>)
 8002712:	9103      	str	r1, [sp, #12]
 8002714:	9502      	str	r5, [sp, #8]
 8002716:	9200      	str	r2, [sp, #0]
 8002718:	9301      	str	r3, [sp, #4]
 800271a:	0032      	movs	r2, r6
 800271c:	0021      	movs	r1, r4
 800271e:	f009 f873 	bl	800b808 <sprintf>
	  sprintf ( dbg_payload , "%s,%d,payload_id: %u, %s" , __FILE__ , __LINE__ , my_astro_payload_id , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 8002722:	4b51      	ldr	r3, [pc, #324]	; (8002868 <main+0x2c0>)
 8002724:	881b      	ldrh	r3, [r3, #0]
 8002726:	001c      	movs	r4, r3
 8002728:	4a46      	ldr	r2, [pc, #280]	; (8002844 <main+0x29c>)
 800272a:	4953      	ldr	r1, [pc, #332]	; (8002878 <main+0x2d0>)
 800272c:	4847      	ldr	r0, [pc, #284]	; (800284c <main+0x2a4>)
 800272e:	4b51      	ldr	r3, [pc, #324]	; (8002874 <main+0x2cc>)
 8002730:	9301      	str	r3, [sp, #4]
 8002732:	9400      	str	r4, [sp, #0]
 8002734:	23cc      	movs	r3, #204	; 0xcc
 8002736:	f009 f867 	bl	800b808 <sprintf>
	  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 800273a:	4b3f      	ldr	r3, [pc, #252]	; (8002838 <main+0x290>)
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	4b3e      	ldr	r3, [pc, #248]	; (8002838 <main+0x290>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	0019      	movs	r1, r3
 8002744:	0010      	movs	r0, r2
 8002746:	f006 fdd3 	bl	80092f0 <my_astro_write_coordinates>
	  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 800274a:	4b47      	ldr	r3, [pc, #284]	; (8002868 <main+0x2c0>)
 800274c:	881b      	ldrh	r3, [r3, #0]
 800274e:	1c5a      	adds	r2, r3, #1
 8002750:	b291      	uxth	r1, r2
 8002752:	4a45      	ldr	r2, [pc, #276]	; (8002868 <main+0x2c0>)
 8002754:	8011      	strh	r1, [r2, #0]
 8002756:	4a47      	ldr	r2, [pc, #284]	; (8002874 <main+0x2cc>)
 8002758:	0011      	movs	r1, r2
 800275a:	0018      	movs	r0, r3
 800275c:	f006 fd6a 	bl	8009234 <my_astro_add_payload_2_queue>
	  send_debug_logs ( dbg_payload ) ;
 8002760:	4b3a      	ldr	r3, [pc, #232]	; (800284c <main+0x2a4>)
 8002762:	0018      	movs	r0, r3
 8002764:	f000 fcf8 	bl	8003158 <send_debug_logs>
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 8002768:	4b39      	ldr	r3, [pc, #228]	; (8002850 <main+0x2a8>)
 800276a:	881b      	ldrh	r3, [r3, #0]
 800276c:	0018      	movs	r0, r3
 800276e:	f006 ff8f 	bl	8009690 <my_rtc_set_alarm>
 8002772:	1e03      	subs	r3, r0, #0
 8002774:	d02a      	beq.n	80027cc <main+0x224>
	  {
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002776:	4b32      	ldr	r3, [pc, #200]	; (8002840 <main+0x298>)
 8002778:	0018      	movs	r0, r3
 800277a:	f006 ff47 	bl	800960c <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFE" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 800277e:	4a31      	ldr	r2, [pc, #196]	; (8002844 <main+0x29c>)
 8002780:	493e      	ldr	r1, [pc, #248]	; (800287c <main+0x2d4>)
 8002782:	4832      	ldr	r0, [pc, #200]	; (800284c <main+0x2a4>)
 8002784:	4b2e      	ldr	r3, [pc, #184]	; (8002840 <main+0x298>)
 8002786:	9300      	str	r3, [sp, #0]
 8002788:	23d3      	movs	r3, #211	; 0xd3
 800278a:	f009 f83d 	bl	800b808 <sprintf>
		  my_tim_stop () ;
 800278e:	f000 fe57 	bl	8003440 <my_tim_stop>
		  HAL_SuspendTick () ;
 8002792:	f001 fae7 	bl	8003d64 <HAL_SuspendTick>
		  my_rtc_alarm_flag = false ;
 8002796:	4b30      	ldr	r3, [pc, #192]	; (8002858 <main+0x2b0>)
 8002798:	2200      	movs	r2, #0
 800279a:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 800279c:	2380      	movs	r3, #128	; 0x80
 800279e:	01db      	lsls	r3, r3, #7
 80027a0:	2102      	movs	r1, #2
 80027a2:	0018      	movs	r0, r3
 80027a4:	f001 fe90 	bl	80044c8 <HAL_PWR_EnterSTOPMode>
		  HAL_ResumeTick () ;
 80027a8:	f001 faea 	bl	8003d80 <HAL_ResumeTick>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80027ac:	4b24      	ldr	r3, [pc, #144]	; (8002840 <main+0x298>)
 80027ae:	0018      	movs	r0, r3
 80027b0:	f006 ff2c 	bl	800960c <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80027b4:	4a23      	ldr	r2, [pc, #140]	; (8002844 <main+0x29c>)
 80027b6:	4929      	ldr	r1, [pc, #164]	; (800285c <main+0x2b4>)
 80027b8:	4824      	ldr	r0, [pc, #144]	; (800284c <main+0x2a4>)
 80027ba:	4b21      	ldr	r3, [pc, #132]	; (8002840 <main+0x298>)
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	23da      	movs	r3, #218	; 0xda
 80027c0:	f009 f822 	bl	800b808 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80027c4:	4b21      	ldr	r3, [pc, #132]	; (800284c <main+0x2a4>)
 80027c6:	0018      	movs	r0, r3
 80027c8:	f000 fcc6 	bl	8003158 <send_debug_logs>
	  }
  }
  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 80027cc:	4b20      	ldr	r3, [pc, #128]	; (8002850 <main+0x2a8>)
 80027ce:	881b      	ldrh	r3, [r3, #0]
 80027d0:	0018      	movs	r0, r3
 80027d2:	f006 ff5d 	bl	8009690 <my_rtc_set_alarm>
 80027d6:	1e03      	subs	r3, r0, #0
 80027d8:	d05e      	beq.n	8002898 <main+0x2f0>
  {
	  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80027da:	4b19      	ldr	r3, [pc, #100]	; (8002840 <main+0x298>)
 80027dc:	0018      	movs	r0, r3
 80027de:	f006 ff15 	bl	800960c <my_rtc_get_dt_s>
	  sprintf ( dbg_payload , "%s,%d,%s,PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFE" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80027e2:	4a18      	ldr	r2, [pc, #96]	; (8002844 <main+0x29c>)
 80027e4:	4925      	ldr	r1, [pc, #148]	; (800287c <main+0x2d4>)
 80027e6:	4819      	ldr	r0, [pc, #100]	; (800284c <main+0x2a4>)
 80027e8:	4b15      	ldr	r3, [pc, #84]	; (8002840 <main+0x298>)
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	23e1      	movs	r3, #225	; 0xe1
 80027ee:	f009 f80b 	bl	800b808 <sprintf>
	  my_tim_stop () ;
 80027f2:	f000 fe25 	bl	8003440 <my_tim_stop>
	  HAL_SuspendTick () ;
 80027f6:	f001 fab5 	bl	8003d64 <HAL_SuspendTick>
	  my_rtc_alarm_flag = false ;
 80027fa:	4b17      	ldr	r3, [pc, #92]	; (8002858 <main+0x2b0>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	701a      	strb	r2, [r3, #0]
	  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 8002800:	2380      	movs	r3, #128	; 0x80
 8002802:	01db      	lsls	r3, r3, #7
 8002804:	2102      	movs	r1, #2
 8002806:	0018      	movs	r0, r3
 8002808:	f001 fe5e 	bl	80044c8 <HAL_PWR_EnterSTOPMode>
	  HAL_ResumeTick () ;
 800280c:	f001 fab8 	bl	8003d80 <HAL_ResumeTick>
	  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002810:	4b0b      	ldr	r3, [pc, #44]	; (8002840 <main+0x298>)
 8002812:	0018      	movs	r0, r3
 8002814:	f006 fefa 	bl	800960c <my_rtc_get_dt_s>
	  sprintf ( dbg_payload , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8002818:	4a0a      	ldr	r2, [pc, #40]	; (8002844 <main+0x29c>)
 800281a:	4910      	ldr	r1, [pc, #64]	; (800285c <main+0x2b4>)
 800281c:	480b      	ldr	r0, [pc, #44]	; (800284c <main+0x2a4>)
 800281e:	4b08      	ldr	r3, [pc, #32]	; (8002840 <main+0x298>)
 8002820:	9300      	str	r3, [sp, #0]
 8002822:	23e8      	movs	r3, #232	; 0xe8
 8002824:	f008 fff0 	bl	800b808 <sprintf>
	  send_debug_logs ( dbg_payload ) ;
 8002828:	4b08      	ldr	r3, [pc, #32]	; (800284c <main+0x2a4>)
 800282a:	0018      	movs	r0, r3
 800282c:	f000 fc94 	bl	8003158 <send_debug_logs>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while ( my_astro_evt_pin () )
 8002830:	e032      	b.n	8002898 <main+0x2f0>
 8002832:	46c0      	nop			; (mov r8, r8)
 8002834:	20000000 	.word	0x20000000
 8002838:	20000bd8 	.word	0x20000bd8
 800283c:	20000bf1 	.word	0x20000bf1
 8002840:	20000b1c 	.word	0x20000b1c
 8002844:	08012478 	.word	0x08012478
 8002848:	0801248c 	.word	0x0801248c
 800284c:	20000a20 	.word	0x20000a20
 8002850:	20000008 	.word	0x20000008
 8002854:	080124b8 	.word	0x080124b8
 8002858:	20000bf0 	.word	0x20000bf0
 800285c:	080124d8 	.word	0x080124d8
 8002860:	080124e4 	.word	0x080124e4
 8002864:	08012504 	.word	0x08012504
 8002868:	20000b30 	.word	0x20000b30
 800286c:	20000004 	.word	0x20000004
 8002870:	0801251c 	.word	0x0801251c
 8002874:	20000b34 	.word	0x20000b34
 8002878:	0801252c 	.word	0x0801252c
 800287c:	08012548 	.word	0x08012548
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin" , __FILE__ , __LINE__ ) ;
 8002880:	4a5a      	ldr	r2, [pc, #360]	; (80029ec <main+0x444>)
 8002882:	495b      	ldr	r1, [pc, #364]	; (80029f0 <main+0x448>)
 8002884:	485b      	ldr	r0, [pc, #364]	; (80029f4 <main+0x44c>)
 8002886:	23f3      	movs	r3, #243	; 0xf3
 8002888:	f008 ffbe 	bl	800b808 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 800288c:	4b59      	ldr	r3, [pc, #356]	; (80029f4 <main+0x44c>)
 800288e:	0018      	movs	r0, r3
 8002890:	f000 fc62 	bl	8003158 <send_debug_logs>
		  my_astro_handle_evt () ;
 8002894:	f006 fcf6 	bl	8009284 <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 8002898:	f000 fda4 	bl	80033e4 <my_astro_evt_pin>
 800289c:	1e03      	subs	r3, r0, #0
 800289e:	d1ef      	bne.n	8002880 <main+0x2d8>
	  }
	  if ( my_rtc_alarm_flag )
 80028a0:	4b55      	ldr	r3, [pc, #340]	; (80029f8 <main+0x450>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d068      	beq.n	800297a <main+0x3d2>
	  {
		  my_rtc_alarm_flag = false ;
 80028a8:	4b53      	ldr	r3, [pc, #332]	; (80029f8 <main+0x450>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_on () ;
 80028ae:	f000 fcd5 	bl	800325c <my_gnss_sw_on>
		  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 80028b2:	4b52      	ldr	r3, [pc, #328]	; (80029fc <main+0x454>)
 80028b4:	0018      	movs	r0, r3
 80028b6:	f006 fd2b 	bl	8009310 <my_gnss_acq_coordinates>
 80028ba:	0003      	movs	r3, r0
 80028bc:	001a      	movs	r2, r3
 80028be:	4b50      	ldr	r3, [pc, #320]	; (8002a00 <main+0x458>)
 80028c0:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_off () ;
 80028c2:	f000 fce5 	bl	8003290 <my_gnss_sw_off>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80028c6:	4b4f      	ldr	r3, [pc, #316]	; (8002a04 <main+0x45c>)
 80028c8:	0018      	movs	r0, r3
 80028ca:	f006 fe9f 	bl	800960c <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time ) ;
 80028ce:	4b4b      	ldr	r3, [pc, #300]	; (80029fc <main+0x454>)
 80028d0:	7c1b      	ldrb	r3, [r3, #16]
 80028d2:	001d      	movs	r5, r3
 80028d4:	4b49      	ldr	r3, [pc, #292]	; (80029fc <main+0x454>)
 80028d6:	689a      	ldr	r2, [r3, #8]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	4948      	ldr	r1, [pc, #288]	; (80029fc <main+0x454>)
 80028dc:	8a49      	ldrh	r1, [r1, #18]
 80028de:	000e      	movs	r6, r1
 80028e0:	4c42      	ldr	r4, [pc, #264]	; (80029ec <main+0x444>)
 80028e2:	4949      	ldr	r1, [pc, #292]	; (8002a08 <main+0x460>)
 80028e4:	4843      	ldr	r0, [pc, #268]	; (80029f4 <main+0x44c>)
 80028e6:	9604      	str	r6, [sp, #16]
 80028e8:	9202      	str	r2, [sp, #8]
 80028ea:	9303      	str	r3, [sp, #12]
 80028ec:	9501      	str	r5, [sp, #4]
 80028ee:	4b45      	ldr	r3, [pc, #276]	; (8002a04 <main+0x45c>)
 80028f0:	9300      	str	r3, [sp, #0]
 80028f2:	23fe      	movs	r3, #254	; 0xfe
 80028f4:	0022      	movs	r2, r4
 80028f6:	f008 ff87 	bl	800b808 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80028fa:	4b3e      	ldr	r3, [pc, #248]	; (80029f4 <main+0x44c>)
 80028fc:	0018      	movs	r0, r3
 80028fe:	f000 fc2b 	bl	8003158 <send_debug_logs>
		  sprintf ( my_astro_payload , "%u,%u,%u,%ld,%ld" , my_astro_payload_id , (uint16_t) fix3d.pdop , fix3d.acq_time ) ;
 8002902:	4b42      	ldr	r3, [pc, #264]	; (8002a0c <main+0x464>)
 8002904:	881b      	ldrh	r3, [r3, #0]
 8002906:	001c      	movs	r4, r3
 8002908:	4b3c      	ldr	r3, [pc, #240]	; (80029fc <main+0x454>)
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	0010      	movs	r0, r2
 8002910:	0019      	movs	r1, r3
 8002912:	f7fd fe15 	bl	8000540 <__aeabi_d2uiz>
 8002916:	0003      	movs	r3, r0
 8002918:	b29b      	uxth	r3, r3
 800291a:	001a      	movs	r2, r3
 800291c:	4b37      	ldr	r3, [pc, #220]	; (80029fc <main+0x454>)
 800291e:	8a5b      	ldrh	r3, [r3, #18]
 8002920:	493b      	ldr	r1, [pc, #236]	; (8002a10 <main+0x468>)
 8002922:	483c      	ldr	r0, [pc, #240]	; (8002a14 <main+0x46c>)
 8002924:	9300      	str	r3, [sp, #0]
 8002926:	0013      	movs	r3, r2
 8002928:	0022      	movs	r2, r4
 800292a:	f008 ff6d 	bl	800b808 <sprintf>
		  if ( my_gnss_3dfix_flag )
 800292e:	4b34      	ldr	r3, [pc, #208]	; (8002a00 <main+0x458>)
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d012      	beq.n	800295c <main+0x3b4>
		  {
			  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002936:	4b31      	ldr	r3, [pc, #196]	; (80029fc <main+0x454>)
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	4b30      	ldr	r3, [pc, #192]	; (80029fc <main+0x454>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	0019      	movs	r1, r3
 8002940:	0010      	movs	r0, r2
 8002942:	f006 fcd5 	bl	80092f0 <my_astro_write_coordinates>
			  sprintf ( my_astro_payload , "%s,%ld,%ld" , my_astro_payload , fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002946:	4b2d      	ldr	r3, [pc, #180]	; (80029fc <main+0x454>)
 8002948:	681c      	ldr	r4, [r3, #0]
 800294a:	4b2c      	ldr	r3, [pc, #176]	; (80029fc <main+0x454>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	4a31      	ldr	r2, [pc, #196]	; (8002a14 <main+0x46c>)
 8002950:	4931      	ldr	r1, [pc, #196]	; (8002a18 <main+0x470>)
 8002952:	4830      	ldr	r0, [pc, #192]	; (8002a14 <main+0x46c>)
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	0023      	movs	r3, r4
 8002958:	f008 ff56 	bl	800b808 <sprintf>
		  }
		  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 800295c:	4b2b      	ldr	r3, [pc, #172]	; (8002a0c <main+0x464>)
 800295e:	881b      	ldrh	r3, [r3, #0]
 8002960:	1c5a      	adds	r2, r3, #1
 8002962:	b291      	uxth	r1, r2
 8002964:	4a29      	ldr	r2, [pc, #164]	; (8002a0c <main+0x464>)
 8002966:	8011      	strh	r1, [r2, #0]
 8002968:	4a2a      	ldr	r2, [pc, #168]	; (8002a14 <main+0x46c>)
 800296a:	0011      	movs	r1, r2
 800296c:	0018      	movs	r0, r3
 800296e:	f006 fc61 	bl	8009234 <my_astro_add_payload_2_queue>
		  send_debug_logs ( my_astro_payload ) ;
 8002972:	4b28      	ldr	r3, [pc, #160]	; (8002a14 <main+0x46c>)
 8002974:	0018      	movs	r0, r3
 8002976:	f000 fbef 	bl	8003158 <send_debug_logs>
	  }
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 800297a:	4b28      	ldr	r3, [pc, #160]	; (8002a1c <main+0x474>)
 800297c:	881b      	ldrh	r3, [r3, #0]
 800297e:	0018      	movs	r0, r3
 8002980:	f006 fe86 	bl	8009690 <my_rtc_set_alarm>
 8002984:	1e03      	subs	r3, r0, #0
 8002986:	d100      	bne.n	800298a <main+0x3e2>
 8002988:	e786      	b.n	8002898 <main+0x2f0>
	  {
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 800298a:	4b1e      	ldr	r3, [pc, #120]	; (8002a04 <main+0x45c>)
 800298c:	0018      	movs	r0, r3
 800298e:	f006 fe3d 	bl	800960c <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFE" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8002992:	2386      	movs	r3, #134	; 0x86
 8002994:	005c      	lsls	r4, r3, #1
 8002996:	4a15      	ldr	r2, [pc, #84]	; (80029ec <main+0x444>)
 8002998:	4921      	ldr	r1, [pc, #132]	; (8002a20 <main+0x478>)
 800299a:	4816      	ldr	r0, [pc, #88]	; (80029f4 <main+0x44c>)
 800299c:	4b19      	ldr	r3, [pc, #100]	; (8002a04 <main+0x45c>)
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	0023      	movs	r3, r4
 80029a2:	f008 ff31 	bl	800b808 <sprintf>
		  my_tim_stop () ;
 80029a6:	f000 fd4b 	bl	8003440 <my_tim_stop>
		  HAL_SuspendTick () ;
 80029aa:	f001 f9db 	bl	8003d64 <HAL_SuspendTick>
		  my_rtc_alarm_flag = false ;
 80029ae:	4b12      	ldr	r3, [pc, #72]	; (80029f8 <main+0x450>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 80029b4:	2380      	movs	r3, #128	; 0x80
 80029b6:	01db      	lsls	r3, r3, #7
 80029b8:	2102      	movs	r1, #2
 80029ba:	0018      	movs	r0, r3
 80029bc:	f001 fd84 	bl	80044c8 <HAL_PWR_EnterSTOPMode>
		  HAL_ResumeTick () ;
 80029c0:	f001 f9de 	bl	8003d80 <HAL_ResumeTick>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80029c4:	4b0f      	ldr	r3, [pc, #60]	; (8002a04 <main+0x45c>)
 80029c6:	0018      	movs	r0, r3
 80029c8:	f006 fe20 	bl	800960c <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80029cc:	2314      	movs	r3, #20
 80029ce:	33ff      	adds	r3, #255	; 0xff
 80029d0:	001c      	movs	r4, r3
 80029d2:	4a06      	ldr	r2, [pc, #24]	; (80029ec <main+0x444>)
 80029d4:	4913      	ldr	r1, [pc, #76]	; (8002a24 <main+0x47c>)
 80029d6:	4807      	ldr	r0, [pc, #28]	; (80029f4 <main+0x44c>)
 80029d8:	4b0a      	ldr	r3, [pc, #40]	; (8002a04 <main+0x45c>)
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	0023      	movs	r3, r4
 80029de:	f008 ff13 	bl	800b808 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80029e2:	4b04      	ldr	r3, [pc, #16]	; (80029f4 <main+0x44c>)
 80029e4:	0018      	movs	r0, r3
 80029e6:	f000 fbb7 	bl	8003158 <send_debug_logs>
	  while ( my_astro_evt_pin () )
 80029ea:	e755      	b.n	8002898 <main+0x2f0>
 80029ec:	08012478 	.word	0x08012478
 80029f0:	08012504 	.word	0x08012504
 80029f4:	20000a20 	.word	0x20000a20
 80029f8:	20000bf0 	.word	0x20000bf0
 80029fc:	20000bd8 	.word	0x20000bd8
 8002a00:	20000bf1 	.word	0x20000bf1
 8002a04:	20000b1c 	.word	0x20000b1c
 8002a08:	0801248c 	.word	0x0801248c
 8002a0c:	20000b30 	.word	0x20000b30
 8002a10:	0801257c 	.word	0x0801257c
 8002a14:	20000b34 	.word	0x20000b34
 8002a18:	08012590 	.word	0x08012590
 8002a1c:	20000008 	.word	0x20000008
 8002a20:	08012548 	.word	0x08012548
 8002a24:	080124d8 	.word	0x080124d8

08002a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a28:	b590      	push	{r4, r7, lr}
 8002a2a:	b095      	sub	sp, #84	; 0x54
 8002a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a2e:	2414      	movs	r4, #20
 8002a30:	193b      	adds	r3, r7, r4
 8002a32:	0018      	movs	r0, r3
 8002a34:	233c      	movs	r3, #60	; 0x3c
 8002a36:	001a      	movs	r2, r3
 8002a38:	2100      	movs	r1, #0
 8002a3a:	f008 ff7b 	bl	800b934 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a3e:	1d3b      	adds	r3, r7, #4
 8002a40:	0018      	movs	r0, r3
 8002a42:	2310      	movs	r3, #16
 8002a44:	001a      	movs	r2, r3
 8002a46:	2100      	movs	r1, #0
 8002a48:	f008 ff74 	bl	800b934 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a4c:	2380      	movs	r3, #128	; 0x80
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	0018      	movs	r0, r3
 8002a52:	f001 fd8b 	bl	800456c <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002a56:	f001 fd29 	bl	80044ac <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002a5a:	4b1d      	ldr	r3, [pc, #116]	; (8002ad0 <SystemClock_Config+0xa8>)
 8002a5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a5e:	4b1c      	ldr	r3, [pc, #112]	; (8002ad0 <SystemClock_Config+0xa8>)
 8002a60:	2118      	movs	r1, #24
 8002a62:	438a      	bics	r2, r1
 8002a64:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002a66:	193b      	adds	r3, r7, r4
 8002a68:	2206      	movs	r2, #6
 8002a6a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002a6c:	193b      	adds	r3, r7, r4
 8002a6e:	2201      	movs	r2, #1
 8002a70:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a72:	193b      	adds	r3, r7, r4
 8002a74:	2280      	movs	r2, #128	; 0x80
 8002a76:	0052      	lsls	r2, r2, #1
 8002a78:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002a7a:	193b      	adds	r3, r7, r4
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a80:	193b      	adds	r3, r7, r4
 8002a82:	2240      	movs	r2, #64	; 0x40
 8002a84:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002a86:	193b      	adds	r3, r7, r4
 8002a88:	2200      	movs	r2, #0
 8002a8a:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a8c:	193b      	adds	r3, r7, r4
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f001 fdb8 	bl	8004604 <HAL_RCC_OscConfig>
 8002a94:	1e03      	subs	r3, r0, #0
 8002a96:	d001      	beq.n	8002a9c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002a98:	f000 fd26 	bl	80034e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a9c:	1d3b      	adds	r3, r7, #4
 8002a9e:	2207      	movs	r2, #7
 8002aa0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002aa2:	1d3b      	adds	r3, r7, #4
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002aa8:	1d3b      	adds	r3, r7, #4
 8002aaa:	2200      	movs	r2, #0
 8002aac:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002aae:	1d3b      	adds	r3, r7, #4
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002ab4:	1d3b      	adds	r3, r7, #4
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f002 f903 	bl	8004cc4 <HAL_RCC_ClockConfig>
 8002abe:	1e03      	subs	r3, r0, #0
 8002ac0:	d001      	beq.n	8002ac6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002ac2:	f000 fd11 	bl	80034e8 <Error_Handler>
  }
}
 8002ac6:	46c0      	nop			; (mov r8, r8)
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	b015      	add	sp, #84	; 0x54
 8002acc:	bd90      	pop	{r4, r7, pc}
 8002ace:	46c0      	nop			; (mov r8, r8)
 8002ad0:	40021000 	.word	0x40021000

08002ad4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b090      	sub	sp, #64	; 0x40
 8002ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002ada:	232c      	movs	r3, #44	; 0x2c
 8002adc:	18fb      	adds	r3, r7, r3
 8002ade:	0018      	movs	r0, r3
 8002ae0:	2314      	movs	r3, #20
 8002ae2:	001a      	movs	r2, r3
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	f008 ff25 	bl	800b934 <memset>
  RTC_DateTypeDef sDate = {0};
 8002aea:	2328      	movs	r3, #40	; 0x28
 8002aec:	18fb      	adds	r3, r7, r3
 8002aee:	2200      	movs	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002af2:	003b      	movs	r3, r7
 8002af4:	0018      	movs	r0, r3
 8002af6:	2328      	movs	r3, #40	; 0x28
 8002af8:	001a      	movs	r2, r3
 8002afa:	2100      	movs	r1, #0
 8002afc:	f008 ff1a 	bl	800b934 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002b00:	4b44      	ldr	r3, [pc, #272]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b02:	4a45      	ldr	r2, [pc, #276]	; (8002c18 <MX_RTC_Init+0x144>)
 8002b04:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002b06:	4b43      	ldr	r3, [pc, #268]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002b0c:	4b41      	ldr	r3, [pc, #260]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b0e:	227f      	movs	r2, #127	; 0x7f
 8002b10:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002b12:	4b40      	ldr	r3, [pc, #256]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b14:	22ff      	movs	r2, #255	; 0xff
 8002b16:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002b18:	4b3e      	ldr	r3, [pc, #248]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002b1e:	4b3d      	ldr	r3, [pc, #244]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002b24:	4b3b      	ldr	r3, [pc, #236]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002b2a:	4b3a      	ldr	r3, [pc, #232]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b2c:	2280      	movs	r2, #128	; 0x80
 8002b2e:	05d2      	lsls	r2, r2, #23
 8002b30:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002b32:	4b38      	ldr	r3, [pc, #224]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002b38:	4b36      	ldr	r3, [pc, #216]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	f002 fca8 	bl	8005490 <HAL_RTC_Init>
 8002b40:	1e03      	subs	r3, r0, #0
 8002b42:	d001      	beq.n	8002b48 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002b44:	f000 fcd0 	bl	80034e8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002b48:	212c      	movs	r1, #44	; 0x2c
 8002b4a:	187b      	adds	r3, r7, r1
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002b50:	187b      	adds	r3, r7, r1
 8002b52:	2200      	movs	r2, #0
 8002b54:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002b56:	187b      	adds	r3, r7, r1
 8002b58:	2200      	movs	r2, #0
 8002b5a:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8002b5c:	187b      	adds	r3, r7, r1
 8002b5e:	2200      	movs	r2, #0
 8002b60:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b62:	187b      	adds	r3, r7, r1
 8002b64:	2200      	movs	r2, #0
 8002b66:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b68:	187b      	adds	r3, r7, r1
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002b6e:	1879      	adds	r1, r7, r1
 8002b70:	4b28      	ldr	r3, [pc, #160]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b72:	2201      	movs	r2, #1
 8002b74:	0018      	movs	r0, r3
 8002b76:	f002 fd2d 	bl	80055d4 <HAL_RTC_SetTime>
 8002b7a:	1e03      	subs	r3, r0, #0
 8002b7c:	d001      	beq.n	8002b82 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002b7e:	f000 fcb3 	bl	80034e8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002b82:	2128      	movs	r1, #40	; 0x28
 8002b84:	187b      	adds	r3, r7, r1
 8002b86:	2206      	movs	r2, #6
 8002b88:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002b8a:	187b      	adds	r3, r7, r1
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8002b90:	187b      	adds	r3, r7, r1
 8002b92:	2201      	movs	r2, #1
 8002b94:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8002b96:	187b      	adds	r3, r7, r1
 8002b98:	2200      	movs	r2, #0
 8002b9a:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002b9c:	1879      	adds	r1, r7, r1
 8002b9e:	4b1d      	ldr	r3, [pc, #116]	; (8002c14 <MX_RTC_Init+0x140>)
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	0018      	movs	r0, r3
 8002ba4:	f002 fe1a 	bl	80057dc <HAL_RTC_SetDate>
 8002ba8:	1e03      	subs	r3, r0, #0
 8002baa:	d001      	beq.n	8002bb0 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002bac:	f000 fc9c 	bl	80034e8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002bb0:	003b      	movs	r3, r7
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002bb6:	003b      	movs	r3, r7
 8002bb8:	2200      	movs	r2, #0
 8002bba:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002bbc:	003b      	movs	r3, r7
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002bc2:	003b      	movs	r3, r7
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002bc8:	003b      	movs	r3, r7
 8002bca:	2200      	movs	r2, #0
 8002bcc:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002bce:	003b      	movs	r3, r7
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002bd4:	003b      	movs	r3, r7
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002bda:	003b      	movs	r3, r7
 8002bdc:	2200      	movs	r2, #0
 8002bde:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002be0:	003b      	movs	r3, r7
 8002be2:	2200      	movs	r2, #0
 8002be4:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002be6:	003b      	movs	r3, r7
 8002be8:	2220      	movs	r2, #32
 8002bea:	2101      	movs	r1, #1
 8002bec:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002bee:	003b      	movs	r3, r7
 8002bf0:	2280      	movs	r2, #128	; 0x80
 8002bf2:	0052      	lsls	r2, r2, #1
 8002bf4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002bf6:	0039      	movs	r1, r7
 8002bf8:	4b06      	ldr	r3, [pc, #24]	; (8002c14 <MX_RTC_Init+0x140>)
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	f002 fecd 	bl	800599c <HAL_RTC_SetAlarm_IT>
 8002c02:	1e03      	subs	r3, r0, #0
 8002c04:	d001      	beq.n	8002c0a <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002c06:	f000 fc6f 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002c0a:	46c0      	nop			; (mov r8, r8)
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	b010      	add	sp, #64	; 0x40
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	46c0      	nop			; (mov r8, r8)
 8002c14:	200006f4 	.word	0x200006f4
 8002c18:	40002800 	.word	0x40002800

08002c1c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c20:	4b1b      	ldr	r3, [pc, #108]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c22:	4a1c      	ldr	r2, [pc, #112]	; (8002c94 <MX_SPI1_Init+0x78>)
 8002c24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c26:	4b1a      	ldr	r3, [pc, #104]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c28:	2282      	movs	r2, #130	; 0x82
 8002c2a:	0052      	lsls	r2, r2, #1
 8002c2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c2e:	4b18      	ldr	r3, [pc, #96]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c34:	4b16      	ldr	r3, [pc, #88]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c36:	22e0      	movs	r2, #224	; 0xe0
 8002c38:	00d2      	lsls	r2, r2, #3
 8002c3a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c3c:	4b14      	ldr	r3, [pc, #80]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c42:	4b13      	ldr	r3, [pc, #76]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c48:	4b11      	ldr	r3, [pc, #68]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c4a:	2280      	movs	r2, #128	; 0x80
 8002c4c:	0092      	lsls	r2, r2, #2
 8002c4e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c50:	4b0f      	ldr	r3, [pc, #60]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c56:	4b0e      	ldr	r3, [pc, #56]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c5c:	4b0c      	ldr	r3, [pc, #48]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c62:	4b0b      	ldr	r3, [pc, #44]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002c68:	4b09      	ldr	r3, [pc, #36]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c6a:	2207      	movs	r2, #7
 8002c6c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002c6e:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c74:	4b06      	ldr	r3, [pc, #24]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c76:	2208      	movs	r2, #8
 8002c78:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c7a:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c7c:	0018      	movs	r0, r3
 8002c7e:	f003 f96d 	bl	8005f5c <HAL_SPI_Init>
 8002c82:	1e03      	subs	r3, r0, #0
 8002c84:	d001      	beq.n	8002c8a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002c86:	f000 fc2f 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c8a:	46c0      	nop			; (mov r8, r8)
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	20000720 	.word	0x20000720
 8002c94:	40013000 	.word	0x40013000

08002c98 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c9e:	1d3b      	adds	r3, r7, #4
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	230c      	movs	r3, #12
 8002ca4:	001a      	movs	r2, r3
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	f008 fe44 	bl	800b934 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002cac:	4b15      	ldr	r3, [pc, #84]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002cae:	4a16      	ldr	r2, [pc, #88]	; (8002d08 <MX_TIM6_Init+0x70>)
 8002cb0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002cb2:	4b14      	ldr	r3, [pc, #80]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002cb4:	4a15      	ldr	r2, [pc, #84]	; (8002d0c <MX_TIM6_Init+0x74>)
 8002cb6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cb8:	4b12      	ldr	r3, [pc, #72]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002cbe:	4b11      	ldr	r3, [pc, #68]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002cc0:	4a13      	ldr	r2, [pc, #76]	; (8002d10 <MX_TIM6_Init+0x78>)
 8002cc2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cc4:	4b0f      	ldr	r3, [pc, #60]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002cca:	4b0e      	ldr	r3, [pc, #56]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002ccc:	0018      	movs	r0, r3
 8002cce:	f003 f9fd 	bl	80060cc <HAL_TIM_Base_Init>
 8002cd2:	1e03      	subs	r3, r0, #0
 8002cd4:	d001      	beq.n	8002cda <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002cd6:	f000 fc07 	bl	80034e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cda:	1d3b      	adds	r3, r7, #4
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ce0:	1d3b      	adds	r3, r7, #4
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002ce6:	1d3a      	adds	r2, r7, #4
 8002ce8:	4b06      	ldr	r3, [pc, #24]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002cea:	0011      	movs	r1, r2
 8002cec:	0018      	movs	r0, r3
 8002cee:	f003 fc95 	bl	800661c <HAL_TIMEx_MasterConfigSynchronization>
 8002cf2:	1e03      	subs	r3, r0, #0
 8002cf4:	d001      	beq.n	8002cfa <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002cf6:	f000 fbf7 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002cfa:	46c0      	nop			; (mov r8, r8)
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	b004      	add	sp, #16
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	46c0      	nop			; (mov r8, r8)
 8002d04:	20000784 	.word	0x20000784
 8002d08:	40001000 	.word	0x40001000
 8002d0c:	00003e7f 	.word	0x00003e7f
 8002d10:	000003e7 	.word	0x000003e7

08002d14 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d18:	4b23      	ldr	r3, [pc, #140]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d1a:	4a24      	ldr	r2, [pc, #144]	; (8002dac <MX_USART1_UART_Init+0x98>)
 8002d1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002d1e:	4b22      	ldr	r3, [pc, #136]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d20:	22e1      	movs	r2, #225	; 0xe1
 8002d22:	0252      	lsls	r2, r2, #9
 8002d24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d26:	4b20      	ldr	r3, [pc, #128]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d2c:	4b1e      	ldr	r3, [pc, #120]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d32:	4b1d      	ldr	r3, [pc, #116]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d38:	4b1b      	ldr	r3, [pc, #108]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d3a:	220c      	movs	r2, #12
 8002d3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d3e:	4b1a      	ldr	r3, [pc, #104]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d44:	4b18      	ldr	r3, [pc, #96]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d4a:	4b17      	ldr	r3, [pc, #92]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d50:	4b15      	ldr	r3, [pc, #84]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d56:	4b14      	ldr	r3, [pc, #80]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d5c:	4b12      	ldr	r3, [pc, #72]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d5e:	0018      	movs	r0, r3
 8002d60:	f003 fcea 	bl	8006738 <HAL_UART_Init>
 8002d64:	1e03      	subs	r3, r0, #0
 8002d66:	d001      	beq.n	8002d6c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002d68:	f000 fbbe 	bl	80034e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d6c:	4b0e      	ldr	r3, [pc, #56]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d6e:	2100      	movs	r1, #0
 8002d70:	0018      	movs	r0, r3
 8002d72:	f004 fcc5 	bl	8007700 <HAL_UARTEx_SetTxFifoThreshold>
 8002d76:	1e03      	subs	r3, r0, #0
 8002d78:	d001      	beq.n	8002d7e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002d7a:	f000 fbb5 	bl	80034e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d7e:	4b0a      	ldr	r3, [pc, #40]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d80:	2100      	movs	r1, #0
 8002d82:	0018      	movs	r0, r3
 8002d84:	f004 fcfc 	bl	8007780 <HAL_UARTEx_SetRxFifoThreshold>
 8002d88:	1e03      	subs	r3, r0, #0
 8002d8a:	d001      	beq.n	8002d90 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002d8c:	f000 fbac 	bl	80034e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002d90:	4b05      	ldr	r3, [pc, #20]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d92:	0018      	movs	r0, r3
 8002d94:	f004 fc7a 	bl	800768c <HAL_UARTEx_DisableFifoMode>
 8002d98:	1e03      	subs	r3, r0, #0
 8002d9a:	d001      	beq.n	8002da0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002d9c:	f000 fba4 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002da0:	46c0      	nop			; (mov r8, r8)
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	200007d0 	.word	0x200007d0
 8002dac:	40013800 	.word	0x40013800

08002db0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002db4:	4b23      	ldr	r3, [pc, #140]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002db6:	4a24      	ldr	r2, [pc, #144]	; (8002e48 <MX_USART2_UART_Init+0x98>)
 8002db8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002dba:	4b22      	ldr	r3, [pc, #136]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dbc:	22e1      	movs	r2, #225	; 0xe1
 8002dbe:	0252      	lsls	r2, r2, #9
 8002dc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002dc2:	4b20      	ldr	r3, [pc, #128]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002dc8:	4b1e      	ldr	r3, [pc, #120]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002dce:	4b1d      	ldr	r3, [pc, #116]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002dd4:	4b1b      	ldr	r3, [pc, #108]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dd6:	220c      	movs	r2, #12
 8002dd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dda:	4b1a      	ldr	r3, [pc, #104]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002de0:	4b18      	ldr	r3, [pc, #96]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002de6:	4b17      	ldr	r3, [pc, #92]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002dec:	4b15      	ldr	r3, [pc, #84]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002df2:	4b14      	ldr	r3, [pc, #80]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002df8:	4b12      	ldr	r3, [pc, #72]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	f003 fc9c 	bl	8006738 <HAL_UART_Init>
 8002e00:	1e03      	subs	r3, r0, #0
 8002e02:	d001      	beq.n	8002e08 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002e04:	f000 fb70 	bl	80034e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e08:	4b0e      	ldr	r3, [pc, #56]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f004 fc77 	bl	8007700 <HAL_UARTEx_SetTxFifoThreshold>
 8002e12:	1e03      	subs	r3, r0, #0
 8002e14:	d001      	beq.n	8002e1a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002e16:	f000 fb67 	bl	80034e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e1a:	4b0a      	ldr	r3, [pc, #40]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f004 fcae 	bl	8007780 <HAL_UARTEx_SetRxFifoThreshold>
 8002e24:	1e03      	subs	r3, r0, #0
 8002e26:	d001      	beq.n	8002e2c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002e28:	f000 fb5e 	bl	80034e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002e2c:	4b05      	ldr	r3, [pc, #20]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f004 fc2c 	bl	800768c <HAL_UARTEx_DisableFifoMode>
 8002e34:	1e03      	subs	r3, r0, #0
 8002e36:	d001      	beq.n	8002e3c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002e38:	f000 fb56 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e3c:	46c0      	nop			; (mov r8, r8)
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	46c0      	nop			; (mov r8, r8)
 8002e44:	20000864 	.word	0x20000864
 8002e48:	40004400 	.word	0x40004400

08002e4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002e50:	4b23      	ldr	r3, [pc, #140]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e52:	4a24      	ldr	r2, [pc, #144]	; (8002ee4 <MX_USART3_UART_Init+0x98>)
 8002e54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002e56:	4b22      	ldr	r3, [pc, #136]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e58:	2296      	movs	r2, #150	; 0x96
 8002e5a:	0192      	lsls	r2, r2, #6
 8002e5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e5e:	4b20      	ldr	r3, [pc, #128]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e64:	4b1e      	ldr	r3, [pc, #120]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e6a:	4b1d      	ldr	r3, [pc, #116]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e70:	4b1b      	ldr	r3, [pc, #108]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e72:	220c      	movs	r2, #12
 8002e74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e76:	4b1a      	ldr	r3, [pc, #104]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e7c:	4b18      	ldr	r3, [pc, #96]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e82:	4b17      	ldr	r3, [pc, #92]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e88:	4b15      	ldr	r3, [pc, #84]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e8e:	4b14      	ldr	r3, [pc, #80]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e94:	4b12      	ldr	r3, [pc, #72]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e96:	0018      	movs	r0, r3
 8002e98:	f003 fc4e 	bl	8006738 <HAL_UART_Init>
 8002e9c:	1e03      	subs	r3, r0, #0
 8002e9e:	d001      	beq.n	8002ea4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002ea0:	f000 fb22 	bl	80034e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ea4:	4b0e      	ldr	r3, [pc, #56]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	f004 fc29 	bl	8007700 <HAL_UARTEx_SetTxFifoThreshold>
 8002eae:	1e03      	subs	r3, r0, #0
 8002eb0:	d001      	beq.n	8002eb6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002eb2:	f000 fb19 	bl	80034e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002eb6:	4b0a      	ldr	r3, [pc, #40]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002eb8:	2100      	movs	r1, #0
 8002eba:	0018      	movs	r0, r3
 8002ebc:	f004 fc60 	bl	8007780 <HAL_UARTEx_SetRxFifoThreshold>
 8002ec0:	1e03      	subs	r3, r0, #0
 8002ec2:	d001      	beq.n	8002ec8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002ec4:	f000 fb10 	bl	80034e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002ec8:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f004 fbde 	bl	800768c <HAL_UARTEx_DisableFifoMode>
 8002ed0:	1e03      	subs	r3, r0, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002ed4:	f000 fb08 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002ed8:	46c0      	nop			; (mov r8, r8)
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	46c0      	nop			; (mov r8, r8)
 8002ee0:	200008f8 	.word	0x200008f8
 8002ee4:	40004800 	.word	0x40004800

08002ee8 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8002eec:	4b16      	ldr	r3, [pc, #88]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002eee:	4a17      	ldr	r2, [pc, #92]	; (8002f4c <MX_USART5_UART_Init+0x64>)
 8002ef0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8002ef2:	4b15      	ldr	r3, [pc, #84]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002ef4:	2296      	movs	r2, #150	; 0x96
 8002ef6:	0192      	lsls	r2, r2, #6
 8002ef8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002efa:	4b13      	ldr	r3, [pc, #76]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002f00:	4b11      	ldr	r3, [pc, #68]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002f06:	4b10      	ldr	r3, [pc, #64]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002f0c:	4b0e      	ldr	r3, [pc, #56]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f0e:	220c      	movs	r2, #12
 8002f10:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f12:	4b0d      	ldr	r3, [pc, #52]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f18:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f1e:	4b0a      	ldr	r3, [pc, #40]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f24:	4b08      	ldr	r3, [pc, #32]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f2a:	4b07      	ldr	r3, [pc, #28]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002f30:	4b05      	ldr	r3, [pc, #20]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f32:	0018      	movs	r0, r3
 8002f34:	f003 fc00 	bl	8006738 <HAL_UART_Init>
 8002f38:	1e03      	subs	r3, r0, #0
 8002f3a:	d001      	beq.n	8002f40 <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 8002f3c:	f000 fad4 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8002f40:	46c0      	nop			; (mov r8, r8)
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	46c0      	nop			; (mov r8, r8)
 8002f48:	2000098c 	.word	0x2000098c
 8002f4c:	40005000 	.word	0x40005000

08002f50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f50:	b590      	push	{r4, r7, lr}
 8002f52:	b08b      	sub	sp, #44	; 0x2c
 8002f54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f56:	2414      	movs	r4, #20
 8002f58:	193b      	adds	r3, r7, r4
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	2314      	movs	r3, #20
 8002f5e:	001a      	movs	r2, r3
 8002f60:	2100      	movs	r1, #0
 8002f62:	f008 fce7 	bl	800b934 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f66:	4b76      	ldr	r3, [pc, #472]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f6a:	4b75      	ldr	r3, [pc, #468]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f6c:	2104      	movs	r1, #4
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	635a      	str	r2, [r3, #52]	; 0x34
 8002f72:	4b73      	ldr	r3, [pc, #460]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f76:	2204      	movs	r2, #4
 8002f78:	4013      	ands	r3, r2
 8002f7a:	613b      	str	r3, [r7, #16]
 8002f7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7e:	4b70      	ldr	r3, [pc, #448]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f82:	4b6f      	ldr	r3, [pc, #444]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f84:	2101      	movs	r1, #1
 8002f86:	430a      	orrs	r2, r1
 8002f88:	635a      	str	r2, [r3, #52]	; 0x34
 8002f8a:	4b6d      	ldr	r3, [pc, #436]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f8e:	2201      	movs	r2, #1
 8002f90:	4013      	ands	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f96:	4b6a      	ldr	r3, [pc, #424]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f9a:	4b69      	ldr	r3, [pc, #420]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f9c:	2102      	movs	r1, #2
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	635a      	str	r2, [r3, #52]	; 0x34
 8002fa2:	4b67      	ldr	r3, [pc, #412]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fa6:	2202      	movs	r2, #2
 8002fa8:	4013      	ands	r3, r2
 8002faa:	60bb      	str	r3, [r7, #8]
 8002fac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fae:	4b64      	ldr	r3, [pc, #400]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002fb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fb2:	4b63      	ldr	r3, [pc, #396]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002fb4:	2108      	movs	r1, #8
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	635a      	str	r2, [r3, #52]	; 0x34
 8002fba:	4b61      	ldr	r3, [pc, #388]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fbe:	2208      	movs	r2, #8
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	607b      	str	r3, [r7, #4]
 8002fc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_SPI1_CS_GPIO_Port, ACC_SPI1_CS_Pin, GPIO_PIN_RESET);
 8002fc6:	23a0      	movs	r3, #160	; 0xa0
 8002fc8:	05db      	lsls	r3, r3, #23
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2110      	movs	r1, #16
 8002fce:	0018      	movs	r0, r3
 8002fd0:	f001 fa4f 	bl	8004472 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|GNSS_RST_Pin
 8002fd4:	495b      	ldr	r1, [pc, #364]	; (8003144 <MX_GPIO_Init+0x1f4>)
 8002fd6:	4b5c      	ldr	r3, [pc, #368]	; (8003148 <MX_GPIO_Init+0x1f8>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	0018      	movs	r0, r3
 8002fdc:	f001 fa49 	bl	8004472 <HAL_GPIO_WritePin>
                          |GNSS_PWR_SW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTL1_GPIO_Port, RF_SW_CTL1_Pin, GPIO_PIN_SET);
 8002fe0:	2380      	movs	r3, #128	; 0x80
 8002fe2:	011b      	lsls	r3, r3, #4
 8002fe4:	4858      	ldr	r0, [pc, #352]	; (8003148 <MX_GPIO_Init+0x1f8>)
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	0019      	movs	r1, r3
 8002fea:	f001 fa42 	bl	8004472 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LDG_Pin|LDB_Pin, GPIO_PIN_RESET);
 8002fee:	4b57      	ldr	r3, [pc, #348]	; (800314c <MX_GPIO_Init+0x1fc>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2103      	movs	r1, #3
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f001 fa3c 	bl	8004472 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACC_INT1_IT0_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_IT0_Pin;
 8002ffa:	193b      	adds	r3, r7, r4
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003000:	193b      	adds	r3, r7, r4
 8003002:	2288      	movs	r2, #136	; 0x88
 8003004:	0352      	lsls	r2, r2, #13
 8003006:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003008:	193b      	adds	r3, r7, r4
 800300a:	2200      	movs	r2, #0
 800300c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT1_IT0_GPIO_Port, &GPIO_InitStruct);
 800300e:	193a      	adds	r2, r7, r4
 8003010:	23a0      	movs	r3, #160	; 0xa0
 8003012:	05db      	lsls	r3, r3, #23
 8003014:	0011      	movs	r1, r2
 8003016:	0018      	movs	r0, r3
 8003018:	f000 ffca 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin;
 800301c:	193b      	adds	r3, r7, r4
 800301e:	2202      	movs	r2, #2
 8003020:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003022:	193b      	adds	r3, r7, r4
 8003024:	2200      	movs	r2, #0
 8003026:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003028:	193b      	adds	r3, r7, r4
 800302a:	2200      	movs	r2, #0
 800302c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT2_GPIO_Port, &GPIO_InitStruct);
 800302e:	193a      	adds	r2, r7, r4
 8003030:	23a0      	movs	r3, #160	; 0xa0
 8003032:	05db      	lsls	r3, r3, #23
 8003034:	0011      	movs	r1, r2
 8003036:	0018      	movs	r0, r3
 8003038:	f000 ffba 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = ACC_SPI1_CS_Pin;
 800303c:	193b      	adds	r3, r7, r4
 800303e:	2210      	movs	r2, #16
 8003040:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003042:	193b      	adds	r3, r7, r4
 8003044:	2201      	movs	r2, #1
 8003046:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003048:	193b      	adds	r3, r7, r4
 800304a:	2200      	movs	r2, #0
 800304c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304e:	193b      	adds	r3, r7, r4
 8003050:	2200      	movs	r2, #0
 8003052:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8003054:	193a      	adds	r2, r7, r4
 8003056:	23a0      	movs	r3, #160	; 0xa0
 8003058:	05db      	lsls	r3, r3, #23
 800305a:	0011      	movs	r1, r2
 800305c:	0018      	movs	r0, r3
 800305e:	f000 ffa7 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin RF_SW_CTL2_Pin RF_SW_CTL1_Pin
                           GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|RF_SW_CTL1_Pin
 8003062:	193b      	adds	r3, r7, r4
 8003064:	4a3a      	ldr	r2, [pc, #232]	; (8003150 <MX_GPIO_Init+0x200>)
 8003066:	601a      	str	r2, [r3, #0]
                          |GNSS_PWR_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003068:	193b      	adds	r3, r7, r4
 800306a:	2201      	movs	r2, #1
 800306c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306e:	193b      	adds	r3, r7, r4
 8003070:	2200      	movs	r2, #0
 8003072:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003074:	193b      	adds	r3, r7, r4
 8003076:	2200      	movs	r2, #0
 8003078:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800307a:	193b      	adds	r3, r7, r4
 800307c:	4a32      	ldr	r2, [pc, #200]	; (8003148 <MX_GPIO_Init+0x1f8>)
 800307e:	0019      	movs	r1, r3
 8003080:	0010      	movs	r0, r2
 8003082:	f000 ff95 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_EVT_Pin GNSS_3DFIX_IT5_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin|GNSS_3DFIX_IT5_Pin;
 8003086:	0021      	movs	r1, r4
 8003088:	187b      	adds	r3, r7, r1
 800308a:	2224      	movs	r2, #36	; 0x24
 800308c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800308e:	187b      	adds	r3, r7, r1
 8003090:	2288      	movs	r2, #136	; 0x88
 8003092:	0352      	lsls	r2, r2, #13
 8003094:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003096:	187b      	adds	r3, r7, r1
 8003098:	2200      	movs	r2, #0
 800309a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800309c:	000c      	movs	r4, r1
 800309e:	187b      	adds	r3, r7, r1
 80030a0:	4a29      	ldr	r2, [pc, #164]	; (8003148 <MX_GPIO_Init+0x1f8>)
 80030a2:	0019      	movs	r1, r3
 80030a4:	0010      	movs	r0, r2
 80030a6:	f000 ff83 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 80030aa:	0021      	movs	r1, r4
 80030ac:	187b      	adds	r3, r7, r1
 80030ae:	2280      	movs	r2, #128	; 0x80
 80030b0:	0192      	lsls	r2, r2, #6
 80030b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80030b4:	000c      	movs	r4, r1
 80030b6:	193b      	adds	r3, r7, r4
 80030b8:	2211      	movs	r2, #17
 80030ba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030bc:	193b      	adds	r3, r7, r4
 80030be:	2200      	movs	r2, #0
 80030c0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c2:	193b      	adds	r3, r7, r4
 80030c4:	2200      	movs	r2, #0
 80030c6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 80030c8:	193b      	adds	r3, r7, r4
 80030ca:	4a1f      	ldr	r2, [pc, #124]	; (8003148 <MX_GPIO_Init+0x1f8>)
 80030cc:	0019      	movs	r1, r3
 80030ce:	0010      	movs	r0, r2
 80030d0:	f000 ff6e 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_ANT_USE_Pin GNSS_JAM_Pin */
  GPIO_InitStruct.Pin = ASTRO_ANT_USE_Pin|GNSS_JAM_Pin;
 80030d4:	193b      	adds	r3, r7, r4
 80030d6:	4a1f      	ldr	r2, [pc, #124]	; (8003154 <MX_GPIO_Init+0x204>)
 80030d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030da:	193b      	adds	r3, r7, r4
 80030dc:	2200      	movs	r2, #0
 80030de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e0:	193b      	adds	r3, r7, r4
 80030e2:	2200      	movs	r2, #0
 80030e4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e6:	193b      	adds	r3, r7, r4
 80030e8:	4a17      	ldr	r2, [pc, #92]	; (8003148 <MX_GPIO_Init+0x1f8>)
 80030ea:	0019      	movs	r1, r3
 80030ec:	0010      	movs	r0, r2
 80030ee:	f000 ff5f 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin LDB_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|LDB_Pin;
 80030f2:	193b      	adds	r3, r7, r4
 80030f4:	2203      	movs	r2, #3
 80030f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030f8:	193b      	adds	r3, r7, r4
 80030fa:	2201      	movs	r2, #1
 80030fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fe:	193b      	adds	r3, r7, r4
 8003100:	2200      	movs	r2, #0
 8003102:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003104:	193b      	adds	r3, r7, r4
 8003106:	2200      	movs	r2, #0
 8003108:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800310a:	193b      	adds	r3, r7, r4
 800310c:	4a0f      	ldr	r2, [pc, #60]	; (800314c <MX_GPIO_Init+0x1fc>)
 800310e:	0019      	movs	r1, r3
 8003110:	0010      	movs	r0, r2
 8003112:	f000 ff4d 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8003116:	0021      	movs	r1, r4
 8003118:	187b      	adds	r3, r7, r1
 800311a:	220c      	movs	r2, #12
 800311c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800311e:	187b      	adds	r3, r7, r1
 8003120:	2200      	movs	r2, #0
 8003122:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003124:	187b      	adds	r3, r7, r1
 8003126:	2200      	movs	r2, #0
 8003128:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800312a:	187b      	adds	r3, r7, r1
 800312c:	4a07      	ldr	r2, [pc, #28]	; (800314c <MX_GPIO_Init+0x1fc>)
 800312e:	0019      	movs	r1, r3
 8003130:	0010      	movs	r0, r2
 8003132:	f000 ff3d 	bl	8003fb0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003136:	46c0      	nop			; (mov r8, r8)
 8003138:	46bd      	mov	sp, r7
 800313a:	b00b      	add	sp, #44	; 0x2c
 800313c:	bd90      	pop	{r4, r7, pc}
 800313e:	46c0      	nop			; (mov r8, r8)
 8003140:	40021000 	.word	0x40021000
 8003144:	0000a403 	.word	0x0000a403
 8003148:	50000400 	.word	0x50000400
 800314c:	50000c00 	.word	0x50000c00
 8003150:	00008c03 	.word	0x00008c03
 8003154:	00004040 	.word	0x00004040

08003158 <send_debug_logs>:

// *** HARDWARE OPERATIONS

// ** SYSTEM OPERATION
void send_debug_logs ( char* p_tx_buffer )
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	0018      	movs	r0, r3
 8003164:	f7fc ffce 	bl	8000104 <strlen>
 8003168:	0003      	movs	r3, r0
 800316a:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2bfa      	cmp	r3, #250	; 0xfa
 8003170:	d908      	bls.n	8003184 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 8003172:	23fa      	movs	r3, #250	; 0xfa
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	490d      	ldr	r1, [pc, #52]	; (80031ac <send_debug_logs+0x54>)
 8003178:	480d      	ldr	r0, [pc, #52]	; (80031b0 <send_debug_logs+0x58>)
 800317a:	222a      	movs	r2, #42	; 0x2a
 800317c:	f003 fb72 	bl	8006864 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 8003180:	23fa      	movs	r3, #250	; 0xfa
 8003182:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	b29a      	uxth	r2, r3
 8003188:	23fa      	movs	r3, #250	; 0xfa
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	6879      	ldr	r1, [r7, #4]
 800318e:	4808      	ldr	r0, [pc, #32]	; (80031b0 <send_debug_logs+0x58>)
 8003190:	f003 fb68 	bl	8006864 <HAL_UART_Transmit>
    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8003194:	23fa      	movs	r3, #250	; 0xfa
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4906      	ldr	r1, [pc, #24]	; (80031b4 <send_debug_logs+0x5c>)
 800319a:	4805      	ldr	r0, [pc, #20]	; (80031b0 <send_debug_logs+0x58>)
 800319c:	2201      	movs	r2, #1
 800319e:	f003 fb61 	bl	8006864 <HAL_UART_Transmit>
}
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	46bd      	mov	sp, r7
 80031a6:	b004      	add	sp, #16
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	46c0      	nop			; (mov r8, r8)
 80031ac:	0801259c 	.word	0x0801259c
 80031b0:	20000864 	.word	0x20000864
 80031b4:	080125c8 	.word	0x080125c8

080031b8 <my_sys_init>:
// System functions
void my_sys_init ( void )
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
	bool sw1 = ( HAL_GPIO_ReadPin ( SW1_GPIO_Port , SW1_Pin ) ) ? true : false ;
 80031be:	4b0d      	ldr	r3, [pc, #52]	; (80031f4 <my_sys_init+0x3c>)
 80031c0:	2104      	movs	r1, #4
 80031c2:	0018      	movs	r0, r3
 80031c4:	f001 f938 	bl	8004438 <HAL_GPIO_ReadPin>
 80031c8:	0003      	movs	r3, r0
 80031ca:	001a      	movs	r2, r3
 80031cc:	1dfb      	adds	r3, r7, #7
 80031ce:	1e51      	subs	r1, r2, #1
 80031d0:	418a      	sbcs	r2, r1
 80031d2:	701a      	strb	r2, [r3, #0]
	bool sw2 = ( HAL_GPIO_ReadPin ( SW2_GPIO_Port , SW2_Pin ) ) ? true : false ;
 80031d4:	4b07      	ldr	r3, [pc, #28]	; (80031f4 <my_sys_init+0x3c>)
 80031d6:	2108      	movs	r1, #8
 80031d8:	0018      	movs	r0, r3
 80031da:	f001 f92d 	bl	8004438 <HAL_GPIO_ReadPin>
 80031de:	0003      	movs	r3, r0
 80031e0:	001a      	movs	r2, r3
 80031e2:	1dbb      	adds	r3, r7, #6
 80031e4:	1e51      	subs	r1, r2, #1
 80031e6:	418a      	sbcs	r2, r1
 80031e8:	701a      	strb	r2, [r3, #0]
	if ( !sw1 && sw2 )
	{

	}

}
 80031ea:	46c0      	nop			; (mov r8, r8)
 80031ec:	46bd      	mov	sp, r7
 80031ee:	b002      	add	sp, #8
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	50000c00 	.word	0x50000c00

080031f8 <my_ant_sw_pos>:
	}
}

// ** ANT SW Operations
void my_ant_sw_pos ( uint8_t pos )
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	0002      	movs	r2, r0
 8003200:	1dfb      	adds	r3, r7, #7
 8003202:	701a      	strb	r2, [r3, #0]
	if ( pos == 1 ) // Włączenie GNSS czyli ustawienie RF_SW_CTL1 = LOW i RF_SW_CTL2 = HIGH
 8003204:	1dfb      	adds	r3, r7, #7
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d10e      	bne.n	800322a <my_ant_sw_pos+0x32>
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_RESET ) ;
 800320c:	2380      	movs	r3, #128	; 0x80
 800320e:	011b      	lsls	r3, r3, #4
 8003210:	4811      	ldr	r0, [pc, #68]	; (8003258 <my_ant_sw_pos+0x60>)
 8003212:	2200      	movs	r2, #0
 8003214:	0019      	movs	r1, r3
 8003216:	f001 f92c 	bl	8004472 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_SET ) ;
 800321a:	2380      	movs	r3, #128	; 0x80
 800321c:	00db      	lsls	r3, r3, #3
 800321e:	480e      	ldr	r0, [pc, #56]	; (8003258 <my_ant_sw_pos+0x60>)
 8003220:	2201      	movs	r2, #1
 8003222:	0019      	movs	r1, r3
 8003224:	f001 f925 	bl	8004472 <HAL_GPIO_WritePin>
	else if ( pos == 2 )
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
	}
}
 8003228:	e011      	b.n	800324e <my_ant_sw_pos+0x56>
	else if ( pos == 2 )
 800322a:	1dfb      	adds	r3, r7, #7
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	2b02      	cmp	r3, #2
 8003230:	d10d      	bne.n	800324e <my_ant_sw_pos+0x56>
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
 8003232:	2380      	movs	r3, #128	; 0x80
 8003234:	011b      	lsls	r3, r3, #4
 8003236:	4808      	ldr	r0, [pc, #32]	; (8003258 <my_ant_sw_pos+0x60>)
 8003238:	2201      	movs	r2, #1
 800323a:	0019      	movs	r1, r3
 800323c:	f001 f919 	bl	8004472 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
 8003240:	2380      	movs	r3, #128	; 0x80
 8003242:	00db      	lsls	r3, r3, #3
 8003244:	4804      	ldr	r0, [pc, #16]	; (8003258 <my_ant_sw_pos+0x60>)
 8003246:	2200      	movs	r2, #0
 8003248:	0019      	movs	r1, r3
 800324a:	f001 f912 	bl	8004472 <HAL_GPIO_WritePin>
}
 800324e:	46c0      	nop			; (mov r8, r8)
 8003250:	46bd      	mov	sp, r7
 8003252:	b002      	add	sp, #8
 8003254:	bd80      	pop	{r7, pc}
 8003256:	46c0      	nop			; (mov r8, r8)
 8003258:	50000400 	.word	0x50000400

0800325c <my_gnss_sw_on>:


// ** GNSS Operations
void my_gnss_sw_on ( void )
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 1 ) ;
 8003260:	2001      	movs	r0, #1
 8003262:	f7ff ffc9 	bl	80031f8 <my_ant_sw_pos>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8003266:	2380      	movs	r3, #128	; 0x80
 8003268:	021b      	lsls	r3, r3, #8
 800326a:	4808      	ldr	r0, [pc, #32]	; (800328c <my_gnss_sw_on+0x30>)
 800326c:	2201      	movs	r2, #1
 800326e:	0019      	movs	r1, r3
 8003270:	f001 f8ff 	bl	8004472 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_SET ) ;
 8003274:	2380      	movs	r3, #128	; 0x80
 8003276:	019b      	lsls	r3, r3, #6
 8003278:	4804      	ldr	r0, [pc, #16]	; (800328c <my_gnss_sw_on+0x30>)
 800327a:	2201      	movs	r2, #1
 800327c:	0019      	movs	r1, r3
 800327e:	f001 f8f8 	bl	8004472 <HAL_GPIO_WritePin>
	MX_USART5_UART_Init () ;
 8003282:	f7ff fe31 	bl	8002ee8 <MX_USART5_UART_Init>
}
 8003286:	46c0      	nop			; (mov r8, r8)
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	50000400 	.word	0x50000400

08003290 <my_gnss_sw_off>:
void my_gnss_sw_off ( void )
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 2 ) ;
 8003294:	2002      	movs	r0, #2
 8003296:	f7ff ffaf 	bl	80031f8 <my_ant_sw_pos>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 800329a:	2380      	movs	r3, #128	; 0x80
 800329c:	021b      	lsls	r3, r3, #8
 800329e:	4809      	ldr	r0, [pc, #36]	; (80032c4 <my_gnss_sw_off+0x34>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	0019      	movs	r1, r3
 80032a4:	f001 f8e5 	bl	8004472 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
 80032a8:	2380      	movs	r3, #128	; 0x80
 80032aa:	019b      	lsls	r3, r3, #6
 80032ac:	4805      	ldr	r0, [pc, #20]	; (80032c4 <my_gnss_sw_off+0x34>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	0019      	movs	r1, r3
 80032b2:	f001 f8de 	bl	8004472 <HAL_GPIO_WritePin>
	HAL_UART_DeInit ( &HUART_GNSS ) ;
 80032b6:	4b04      	ldr	r3, [pc, #16]	; (80032c8 <my_gnss_sw_off+0x38>)
 80032b8:	0018      	movs	r0, r3
 80032ba:	f003 fa93 	bl	80067e4 <HAL_UART_DeInit>

}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	50000400 	.word	0x50000400
 80032c8:	2000098c 	.word	0x2000098c

080032cc <my_gnss_receive_byte>:
void my_gnss_receive_byte ( uint8_t* rx_byte , bool verbose )
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	000a      	movs	r2, r1
 80032d6:	1cfb      	adds	r3, r7, #3
 80032d8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive ( &HUART_GNSS , rx_byte , 1 , UART_TIMEOUT ) ;
 80032da:	23fa      	movs	r3, #250	; 0xfa
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	6879      	ldr	r1, [r7, #4]
 80032e0:	4809      	ldr	r0, [pc, #36]	; (8003308 <my_gnss_receive_byte+0x3c>)
 80032e2:	2201      	movs	r2, #1
 80032e4:	f003 fb62 	bl	80069ac <HAL_UART_Receive>
	if ( verbose )
 80032e8:	1cfb      	adds	r3, r7, #3
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d006      	beq.n	80032fe <my_gnss_receive_byte+0x32>
		HAL_UART_Transmit ( &HUART_DBG , rx_byte , 1 , UART_TIMEOUT ) ;
 80032f0:	23fa      	movs	r3, #250	; 0xfa
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	6879      	ldr	r1, [r7, #4]
 80032f6:	4805      	ldr	r0, [pc, #20]	; (800330c <my_gnss_receive_byte+0x40>)
 80032f8:	2201      	movs	r2, #1
 80032fa:	f003 fab3 	bl	8006864 <HAL_UART_Transmit>
}
 80032fe:	46c0      	nop			; (mov r8, r8)
 8003300:	46bd      	mov	sp, r7
 8003302:	b002      	add	sp, #8
 8003304:	bd80      	pop	{r7, pc}
 8003306:	46c0      	nop			; (mov r8, r8)
 8003308:	2000098c 	.word	0x2000098c
 800330c:	20000864 	.word	0x20000864

08003310 <my_astronode_reset>:
}


// ** ASTRO Operations
void my_astronode_reset ( void )
{
 8003310:	b580      	push	{r7, lr}
 8003312:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 8003314:	4b0a      	ldr	r3, [pc, #40]	; (8003340 <my_astronode_reset+0x30>)
 8003316:	2201      	movs	r2, #1
 8003318:	2102      	movs	r1, #2
 800331a:	0018      	movs	r0, r3
 800331c:	f001 f8a9 	bl	8004472 <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 8003320:	2001      	movs	r0, #1
 8003322:	f000 fcfb 	bl	8003d1c <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 8003326:	4b06      	ldr	r3, [pc, #24]	; (8003340 <my_astronode_reset+0x30>)
 8003328:	2200      	movs	r2, #0
 800332a:	2102      	movs	r1, #2
 800332c:	0018      	movs	r0, r3
 800332e:	f001 f8a0 	bl	8004472 <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 8003332:	20fa      	movs	r0, #250	; 0xfa
 8003334:	f000 fcf2 	bl	8003d1c <HAL_Delay>
}
 8003338:	46c0      	nop			; (mov r8, r8)
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	46c0      	nop			; (mov r8, r8)
 8003340:	50000400 	.word	0x50000400

08003344 <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 800334e:	4b0a      	ldr	r3, [pc, #40]	; (8003378 <send_astronode_request+0x34>)
 8003350:	0018      	movs	r0, r3
 8003352:	f7ff ff01 	bl	8003158 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	0018      	movs	r0, r3
 800335a:	f7ff fefd 	bl	8003158 <send_debug_logs>
    HAL_UART_Transmit ( &HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	b29a      	uxth	r2, r3
 8003362:	23fa      	movs	r3, #250	; 0xfa
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4804      	ldr	r0, [pc, #16]	; (800337c <send_astronode_request+0x38>)
 800336a:	f003 fa7b 	bl	8006864 <HAL_UART_Transmit>
}
 800336e:	46c0      	nop			; (mov r8, r8)
 8003370:	46bd      	mov	sp, r7
 8003372:	b002      	add	sp, #8
 8003374:	bd80      	pop	{r7, pc}
 8003376:	46c0      	nop			; (mov r8, r8)
 8003378:	080125d4 	.word	0x080125d4
 800337c:	200008f8 	.word	0x200008f8

08003380 <get_systick>:
uint32_t get_systick ( void )
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8003384:	f000 fcc0 	bl	8003d08 <HAL_GetTick>
 8003388:	0003      	movs	r3, r0
}
 800338a:	0018      	movs	r0, r3
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	000a      	movs	r2, r1
 800339a:	1cbb      	adds	r3, r7, #2
 800339c:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 800339e:	f7ff ffef 	bl	8003380 <get_systick>
 80033a2:	0002      	movs	r2, r0
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	1cba      	adds	r2, r7, #2
 80033aa:	8812      	ldrh	r2, [r2, #0]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	419b      	sbcs	r3, r3
 80033b0:	425b      	negs	r3, r3
 80033b2:	b2db      	uxtb	r3, r3
}
 80033b4:	0018      	movs	r0, r3
 80033b6:	46bd      	mov	sp, r7
 80033b8:	b002      	add	sp, #8
 80033ba:	bd80      	pop	{r7, pc}

080033bc <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( &HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	4806      	ldr	r0, [pc, #24]	; (80033e0 <is_astronode_character_received+0x24>)
 80033c8:	2364      	movs	r3, #100	; 0x64
 80033ca:	2201      	movs	r2, #1
 80033cc:	f003 faee 	bl	80069ac <HAL_UART_Receive>
 80033d0:	0003      	movs	r3, r0
 80033d2:	425a      	negs	r2, r3
 80033d4:	4153      	adcs	r3, r2
 80033d6:	b2db      	uxtb	r3, r3
}
 80033d8:	0018      	movs	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	b002      	add	sp, #8
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	200008f8 	.word	0x200008f8

080033e4 <my_astro_evt_pin>:
bool my_astro_evt_pin ()
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( ASTRO_EVT_GPIO_Port , ASTRO_EVT_Pin ) == GPIO_PIN_SET ? true : false);
 80033e8:	4b06      	ldr	r3, [pc, #24]	; (8003404 <my_astro_evt_pin+0x20>)
 80033ea:	2104      	movs	r1, #4
 80033ec:	0018      	movs	r0, r3
 80033ee:	f001 f823 	bl	8004438 <HAL_GPIO_ReadPin>
 80033f2:	0003      	movs	r3, r0
 80033f4:	3b01      	subs	r3, #1
 80033f6:	425a      	negs	r2, r3
 80033f8:	4153      	adcs	r3, r2
 80033fa:	b2db      	uxtb	r3, r3
}
 80033fc:	0018      	movs	r0, r3
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	50000400 	.word	0x50000400

08003408 <my_tim_init>:

// TIM operations
void my_tim_init ()
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_IT ( &TIM , TIM_IT_UPDATE ) ;
 800340c:	4b03      	ldr	r3, [pc, #12]	; (800341c <my_tim_init+0x14>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2202      	movs	r2, #2
 8003412:	4252      	negs	r2, r2
 8003414:	611a      	str	r2, [r3, #16]
}
 8003416:	46c0      	nop			; (mov r8, r8)
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	20000784 	.word	0x20000784

08003420 <my_tim_start>:

void my_tim_start ()
{
 8003420:	b580      	push	{r7, lr}
 8003422:	af00      	add	r7, sp, #0
	tim_seconds = 0 ;
 8003424:	4b04      	ldr	r3, [pc, #16]	; (8003438 <my_tim_start+0x18>)
 8003426:	2200      	movs	r2, #0
 8003428:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &TIM ) ;
 800342a:	4b04      	ldr	r3, [pc, #16]	; (800343c <my_tim_start+0x1c>)
 800342c:	0018      	movs	r0, r3
 800342e:	f002 fea5 	bl	800617c <HAL_TIM_Base_Start_IT>
}
 8003432:	46c0      	nop			; (mov r8, r8)
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	20000c00 	.word	0x20000c00
 800343c:	20000784 	.word	0x20000784

08003440 <my_tim_stop>:

void my_tim_stop ()
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT ( &TIM ) ;
 8003444:	4b03      	ldr	r3, [pc, #12]	; (8003454 <my_tim_stop+0x14>)
 8003446:	0018      	movs	r0, r3
 8003448:	f002 fefa 	bl	8006240 <HAL_TIM_Base_Stop_IT>
}
 800344c:	46c0      	nop			; (mov r8, r8)
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	46c0      	nop			; (mov r8, r8)
 8003454:	20000784 	.word	0x20000784

08003458 <HAL_TIM_PeriodElapsedCallback>:

// *** CALBACKS

// TIM Callback
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8003458:	b590      	push	{r4, r7, lr}
 800345a:	b085      	sub	sp, #20
 800345c:	af02      	add	r7, sp, #8
 800345e:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a13      	ldr	r2, [pc, #76]	; (80034b4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d11f      	bne.n	80034aa <HAL_TIM_PeriodElapsedCallback+0x52>
	{
		tim_seconds++ ;
 800346a:	4b13      	ldr	r3, [pc, #76]	; (80034b8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800346c:	881b      	ldrh	r3, [r3, #0]
 800346e:	3301      	adds	r3, #1
 8003470:	b29a      	uxth	r2, r3
 8003472:	4b11      	ldr	r3, [pc, #68]	; (80034b8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8003474:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > TIM_SECONDS_THS_SYSTEM_RESET )
 8003476:	4b10      	ldr	r3, [pc, #64]	; (80034b8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8003478:	881a      	ldrh	r2, [r3, #0]
 800347a:	2396      	movs	r3, #150	; 0x96
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	429a      	cmp	r2, r3
 8003480:	d913      	bls.n	80034aa <HAL_TIM_PeriodElapsedCallback+0x52>
		{
			my_rtc_get_dt_s ( rtc_dt_s ) ;
 8003482:	4b0e      	ldr	r3, [pc, #56]	; (80034bc <HAL_TIM_PeriodElapsedCallback+0x64>)
 8003484:	0018      	movs	r0, r3
 8003486:	f006 f8c1 	bl	800960c <my_rtc_get_dt_s>
			sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 800348a:	23f1      	movs	r3, #241	; 0xf1
 800348c:	009c      	lsls	r4, r3, #2
 800348e:	4a0c      	ldr	r2, [pc, #48]	; (80034c0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8003490:	490c      	ldr	r1, [pc, #48]	; (80034c4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003492:	480d      	ldr	r0, [pc, #52]	; (80034c8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003494:	4b09      	ldr	r3, [pc, #36]	; (80034bc <HAL_TIM_PeriodElapsedCallback+0x64>)
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	0023      	movs	r3, r4
 800349a:	f008 f9b5 	bl	800b808 <sprintf>
			send_debug_logs ( dbg_payload ) ;
 800349e:	4b0a      	ldr	r3, [pc, #40]	; (80034c8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80034a0:	0018      	movs	r0, r3
 80034a2:	f7ff fe59 	bl	8003158 <send_debug_logs>
			HAL_NVIC_SystemReset () ;
 80034a6:	f000 fd72 	bl	8003f8e <HAL_NVIC_SystemReset>
		}
	}
}
 80034aa:	46c0      	nop			; (mov r8, r8)
 80034ac:	46bd      	mov	sp, r7
 80034ae:	b003      	add	sp, #12
 80034b0:	bd90      	pop	{r4, r7, pc}
 80034b2:	46c0      	nop			; (mov r8, r8)
 80034b4:	40001000 	.word	0x40001000
 80034b8:	20000c00 	.word	0x20000c00
 80034bc:	20000b1c 	.word	0x20000b1c
 80034c0:	08012478 	.word	0x08012478
 80034c4:	080124e4 	.word	0x080124e4
 80034c8:	20000a20 	.word	0x20000a20

080034cc <HAL_RTC_AlarmAEventCallback>:

// RTC Callbacks
void HAL_RTC_AlarmAEventCallback ( RTC_HandleTypeDef* hrtc )
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
	// is_rtc_alarm_a_flag = true ;
	//__HAL_RTC_ALARM_CLEAR_FLAG ( hrtc , RTC_FLAG_ALRAF ) ;  // Wyczyść flagę alarmu
	my_rtc_alarm_flag = true ;
 80034d4:	4b03      	ldr	r3, [pc, #12]	; (80034e4 <HAL_RTC_AlarmAEventCallback+0x18>)
 80034d6:	2201      	movs	r2, #1
 80034d8:	701a      	strb	r2, [r3, #0]
}
 80034da:	46c0      	nop			; (mov r8, r8)
 80034dc:	46bd      	mov	sp, r7
 80034de:	b002      	add	sp, #8
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	46c0      	nop			; (mov r8, r8)
 80034e4:	20000bf0 	.word	0x20000bf0

080034e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80034ec:	b672      	cpsid	i
}
 80034ee:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80034f0:	e7fe      	b.n	80034f0 <Error_Handler+0x8>
	...

080034f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034fa:	4b11      	ldr	r3, [pc, #68]	; (8003540 <HAL_MspInit+0x4c>)
 80034fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034fe:	4b10      	ldr	r3, [pc, #64]	; (8003540 <HAL_MspInit+0x4c>)
 8003500:	2101      	movs	r1, #1
 8003502:	430a      	orrs	r2, r1
 8003504:	641a      	str	r2, [r3, #64]	; 0x40
 8003506:	4b0e      	ldr	r3, [pc, #56]	; (8003540 <HAL_MspInit+0x4c>)
 8003508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350a:	2201      	movs	r2, #1
 800350c:	4013      	ands	r3, r2
 800350e:	607b      	str	r3, [r7, #4]
 8003510:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003512:	4b0b      	ldr	r3, [pc, #44]	; (8003540 <HAL_MspInit+0x4c>)
 8003514:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003516:	4b0a      	ldr	r3, [pc, #40]	; (8003540 <HAL_MspInit+0x4c>)
 8003518:	2180      	movs	r1, #128	; 0x80
 800351a:	0549      	lsls	r1, r1, #21
 800351c:	430a      	orrs	r2, r1
 800351e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003520:	4b07      	ldr	r3, [pc, #28]	; (8003540 <HAL_MspInit+0x4c>)
 8003522:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003524:	2380      	movs	r3, #128	; 0x80
 8003526:	055b      	lsls	r3, r3, #21
 8003528:	4013      	ands	r3, r2
 800352a:	603b      	str	r3, [r7, #0]
 800352c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800352e:	23c0      	movs	r3, #192	; 0xc0
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	0018      	movs	r0, r3
 8003534:	f000 fc32 	bl	8003d9c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003538:	46c0      	nop			; (mov r8, r8)
 800353a:	46bd      	mov	sp, r7
 800353c:	b002      	add	sp, #8
 800353e:	bd80      	pop	{r7, pc}
 8003540:	40021000 	.word	0x40021000

08003544 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003544:	b590      	push	{r4, r7, lr}
 8003546:	b097      	sub	sp, #92	; 0x5c
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800354c:	240c      	movs	r4, #12
 800354e:	193b      	adds	r3, r7, r4
 8003550:	0018      	movs	r0, r3
 8003552:	234c      	movs	r3, #76	; 0x4c
 8003554:	001a      	movs	r2, r3
 8003556:	2100      	movs	r1, #0
 8003558:	f008 f9ec 	bl	800b934 <memset>
  if(hrtc->Instance==RTC)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a19      	ldr	r2, [pc, #100]	; (80035c8 <HAL_RTC_MspInit+0x84>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d12c      	bne.n	80035c0 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003566:	193b      	adds	r3, r7, r4
 8003568:	2280      	movs	r2, #128	; 0x80
 800356a:	0292      	lsls	r2, r2, #10
 800356c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800356e:	193b      	adds	r3, r7, r4
 8003570:	2280      	movs	r2, #128	; 0x80
 8003572:	0052      	lsls	r2, r2, #1
 8003574:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003576:	193b      	adds	r3, r7, r4
 8003578:	0018      	movs	r0, r3
 800357a:	f001 fd4d 	bl	8005018 <HAL_RCCEx_PeriphCLKConfig>
 800357e:	1e03      	subs	r3, r0, #0
 8003580:	d001      	beq.n	8003586 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8003582:	f7ff ffb1 	bl	80034e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003586:	4b11      	ldr	r3, [pc, #68]	; (80035cc <HAL_RTC_MspInit+0x88>)
 8003588:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800358a:	4b10      	ldr	r3, [pc, #64]	; (80035cc <HAL_RTC_MspInit+0x88>)
 800358c:	2180      	movs	r1, #128	; 0x80
 800358e:	0209      	lsls	r1, r1, #8
 8003590:	430a      	orrs	r2, r1
 8003592:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003594:	4b0d      	ldr	r3, [pc, #52]	; (80035cc <HAL_RTC_MspInit+0x88>)
 8003596:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003598:	4b0c      	ldr	r3, [pc, #48]	; (80035cc <HAL_RTC_MspInit+0x88>)
 800359a:	2180      	movs	r1, #128	; 0x80
 800359c:	00c9      	lsls	r1, r1, #3
 800359e:	430a      	orrs	r2, r1
 80035a0:	63da      	str	r2, [r3, #60]	; 0x3c
 80035a2:	4b0a      	ldr	r3, [pc, #40]	; (80035cc <HAL_RTC_MspInit+0x88>)
 80035a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035a6:	2380      	movs	r3, #128	; 0x80
 80035a8:	00db      	lsls	r3, r3, #3
 80035aa:	4013      	ands	r3, r2
 80035ac:	60bb      	str	r3, [r7, #8]
 80035ae:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 3, 0);
 80035b0:	2200      	movs	r2, #0
 80035b2:	2103      	movs	r1, #3
 80035b4:	2002      	movs	r0, #2
 80035b6:	f000 fcc5 	bl	8003f44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 80035ba:	2002      	movs	r0, #2
 80035bc:	f000 fcd7 	bl	8003f6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80035c0:	46c0      	nop			; (mov r8, r8)
 80035c2:	46bd      	mov	sp, r7
 80035c4:	b017      	add	sp, #92	; 0x5c
 80035c6:	bd90      	pop	{r4, r7, pc}
 80035c8:	40002800 	.word	0x40002800
 80035cc:	40021000 	.word	0x40021000

080035d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80035d0:	b590      	push	{r4, r7, lr}
 80035d2:	b08b      	sub	sp, #44	; 0x2c
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d8:	2414      	movs	r4, #20
 80035da:	193b      	adds	r3, r7, r4
 80035dc:	0018      	movs	r0, r3
 80035de:	2314      	movs	r3, #20
 80035e0:	001a      	movs	r2, r3
 80035e2:	2100      	movs	r1, #0
 80035e4:	f008 f9a6 	bl	800b934 <memset>
  if(hspi->Instance==SPI1)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a1b      	ldr	r2, [pc, #108]	; (800365c <HAL_SPI_MspInit+0x8c>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d130      	bne.n	8003654 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80035f2:	4b1b      	ldr	r3, [pc, #108]	; (8003660 <HAL_SPI_MspInit+0x90>)
 80035f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035f6:	4b1a      	ldr	r3, [pc, #104]	; (8003660 <HAL_SPI_MspInit+0x90>)
 80035f8:	2180      	movs	r1, #128	; 0x80
 80035fa:	0149      	lsls	r1, r1, #5
 80035fc:	430a      	orrs	r2, r1
 80035fe:	641a      	str	r2, [r3, #64]	; 0x40
 8003600:	4b17      	ldr	r3, [pc, #92]	; (8003660 <HAL_SPI_MspInit+0x90>)
 8003602:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003604:	2380      	movs	r3, #128	; 0x80
 8003606:	015b      	lsls	r3, r3, #5
 8003608:	4013      	ands	r3, r2
 800360a:	613b      	str	r3, [r7, #16]
 800360c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800360e:	4b14      	ldr	r3, [pc, #80]	; (8003660 <HAL_SPI_MspInit+0x90>)
 8003610:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003612:	4b13      	ldr	r3, [pc, #76]	; (8003660 <HAL_SPI_MspInit+0x90>)
 8003614:	2101      	movs	r1, #1
 8003616:	430a      	orrs	r2, r1
 8003618:	635a      	str	r2, [r3, #52]	; 0x34
 800361a:	4b11      	ldr	r3, [pc, #68]	; (8003660 <HAL_SPI_MspInit+0x90>)
 800361c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800361e:	2201      	movs	r2, #1
 8003620:	4013      	ands	r3, r2
 8003622:	60fb      	str	r3, [r7, #12]
 8003624:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ACC_SPI1_SCK_Pin|ACC_SPI1_MISO_Pin|ACC_SPI1_MOSI_Pin;
 8003626:	0021      	movs	r1, r4
 8003628:	187b      	adds	r3, r7, r1
 800362a:	22e0      	movs	r2, #224	; 0xe0
 800362c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800362e:	187b      	adds	r3, r7, r1
 8003630:	2202      	movs	r2, #2
 8003632:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003634:	187b      	adds	r3, r7, r1
 8003636:	2200      	movs	r2, #0
 8003638:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800363a:	187b      	adds	r3, r7, r1
 800363c:	2200      	movs	r2, #0
 800363e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003640:	187b      	adds	r3, r7, r1
 8003642:	2200      	movs	r2, #0
 8003644:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003646:	187a      	adds	r2, r7, r1
 8003648:	23a0      	movs	r3, #160	; 0xa0
 800364a:	05db      	lsls	r3, r3, #23
 800364c:	0011      	movs	r1, r2
 800364e:	0018      	movs	r0, r3
 8003650:	f000 fcae 	bl	8003fb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003654:	46c0      	nop			; (mov r8, r8)
 8003656:	46bd      	mov	sp, r7
 8003658:	b00b      	add	sp, #44	; 0x2c
 800365a:	bd90      	pop	{r4, r7, pc}
 800365c:	40013000 	.word	0x40013000
 8003660:	40021000 	.word	0x40021000

08003664 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a0d      	ldr	r2, [pc, #52]	; (80036a8 <HAL_TIM_Base_MspInit+0x44>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d113      	bne.n	800369e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003676:	4b0d      	ldr	r3, [pc, #52]	; (80036ac <HAL_TIM_Base_MspInit+0x48>)
 8003678:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800367a:	4b0c      	ldr	r3, [pc, #48]	; (80036ac <HAL_TIM_Base_MspInit+0x48>)
 800367c:	2110      	movs	r1, #16
 800367e:	430a      	orrs	r2, r1
 8003680:	63da      	str	r2, [r3, #60]	; 0x3c
 8003682:	4b0a      	ldr	r3, [pc, #40]	; (80036ac <HAL_TIM_Base_MspInit+0x48>)
 8003684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003686:	2210      	movs	r2, #16
 8003688:	4013      	ands	r3, r2
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 2, 0);
 800368e:	2200      	movs	r2, #0
 8003690:	2102      	movs	r1, #2
 8003692:	2011      	movs	r0, #17
 8003694:	f000 fc56 	bl	8003f44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8003698:	2011      	movs	r0, #17
 800369a:	f000 fc68 	bl	8003f6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800369e:	46c0      	nop			; (mov r8, r8)
 80036a0:	46bd      	mov	sp, r7
 80036a2:	b004      	add	sp, #16
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	46c0      	nop			; (mov r8, r8)
 80036a8:	40001000 	.word	0x40001000
 80036ac:	40021000 	.word	0x40021000

080036b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036b0:	b590      	push	{r4, r7, lr}
 80036b2:	b0a3      	sub	sp, #140	; 0x8c
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036b8:	2374      	movs	r3, #116	; 0x74
 80036ba:	18fb      	adds	r3, r7, r3
 80036bc:	0018      	movs	r0, r3
 80036be:	2314      	movs	r3, #20
 80036c0:	001a      	movs	r2, r3
 80036c2:	2100      	movs	r1, #0
 80036c4:	f008 f936 	bl	800b934 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80036c8:	2428      	movs	r4, #40	; 0x28
 80036ca:	193b      	adds	r3, r7, r4
 80036cc:	0018      	movs	r0, r3
 80036ce:	234c      	movs	r3, #76	; 0x4c
 80036d0:	001a      	movs	r2, r3
 80036d2:	2100      	movs	r1, #0
 80036d4:	f008 f92e 	bl	800b934 <memset>
  if(huart->Instance==USART1)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a84      	ldr	r2, [pc, #528]	; (80038f0 <HAL_UART_MspInit+0x240>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d140      	bne.n	8003764 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80036e2:	193b      	adds	r3, r7, r4
 80036e4:	2201      	movs	r2, #1
 80036e6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80036e8:	193b      	adds	r3, r7, r4
 80036ea:	2200      	movs	r2, #0
 80036ec:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036ee:	193b      	adds	r3, r7, r4
 80036f0:	0018      	movs	r0, r3
 80036f2:	f001 fc91 	bl	8005018 <HAL_RCCEx_PeriphCLKConfig>
 80036f6:	1e03      	subs	r3, r0, #0
 80036f8:	d001      	beq.n	80036fe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80036fa:	f7ff fef5 	bl	80034e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036fe:	4b7d      	ldr	r3, [pc, #500]	; (80038f4 <HAL_UART_MspInit+0x244>)
 8003700:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003702:	4b7c      	ldr	r3, [pc, #496]	; (80038f4 <HAL_UART_MspInit+0x244>)
 8003704:	2180      	movs	r1, #128	; 0x80
 8003706:	01c9      	lsls	r1, r1, #7
 8003708:	430a      	orrs	r2, r1
 800370a:	641a      	str	r2, [r3, #64]	; 0x40
 800370c:	4b79      	ldr	r3, [pc, #484]	; (80038f4 <HAL_UART_MspInit+0x244>)
 800370e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003710:	2380      	movs	r3, #128	; 0x80
 8003712:	01db      	lsls	r3, r3, #7
 8003714:	4013      	ands	r3, r2
 8003716:	627b      	str	r3, [r7, #36]	; 0x24
 8003718:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800371a:	4b76      	ldr	r3, [pc, #472]	; (80038f4 <HAL_UART_MspInit+0x244>)
 800371c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800371e:	4b75      	ldr	r3, [pc, #468]	; (80038f4 <HAL_UART_MspInit+0x244>)
 8003720:	2101      	movs	r1, #1
 8003722:	430a      	orrs	r2, r1
 8003724:	635a      	str	r2, [r3, #52]	; 0x34
 8003726:	4b73      	ldr	r3, [pc, #460]	; (80038f4 <HAL_UART_MspInit+0x244>)
 8003728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800372a:	2201      	movs	r2, #1
 800372c:	4013      	ands	r3, r2
 800372e:	623b      	str	r3, [r7, #32]
 8003730:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DBG2_TX_Pin|DBG2_RX_Pin;
 8003732:	2174      	movs	r1, #116	; 0x74
 8003734:	187b      	adds	r3, r7, r1
 8003736:	22c0      	movs	r2, #192	; 0xc0
 8003738:	00d2      	lsls	r2, r2, #3
 800373a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800373c:	187b      	adds	r3, r7, r1
 800373e:	2202      	movs	r2, #2
 8003740:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003742:	187b      	adds	r3, r7, r1
 8003744:	2200      	movs	r2, #0
 8003746:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003748:	187b      	adds	r3, r7, r1
 800374a:	2200      	movs	r2, #0
 800374c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800374e:	187b      	adds	r3, r7, r1
 8003750:	2201      	movs	r2, #1
 8003752:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003754:	187a      	adds	r2, r7, r1
 8003756:	23a0      	movs	r3, #160	; 0xa0
 8003758:	05db      	lsls	r3, r3, #23
 800375a:	0011      	movs	r1, r2
 800375c:	0018      	movs	r0, r3
 800375e:	f000 fc27 	bl	8003fb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 8003762:	e0c0      	b.n	80038e6 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART2)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a63      	ldr	r2, [pc, #396]	; (80038f8 <HAL_UART_MspInit+0x248>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d140      	bne.n	80037f0 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800376e:	2128      	movs	r1, #40	; 0x28
 8003770:	187b      	adds	r3, r7, r1
 8003772:	2202      	movs	r2, #2
 8003774:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003776:	187b      	adds	r3, r7, r1
 8003778:	2200      	movs	r2, #0
 800377a:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800377c:	187b      	adds	r3, r7, r1
 800377e:	0018      	movs	r0, r3
 8003780:	f001 fc4a 	bl	8005018 <HAL_RCCEx_PeriphCLKConfig>
 8003784:	1e03      	subs	r3, r0, #0
 8003786:	d001      	beq.n	800378c <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8003788:	f7ff feae 	bl	80034e8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800378c:	4b59      	ldr	r3, [pc, #356]	; (80038f4 <HAL_UART_MspInit+0x244>)
 800378e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003790:	4b58      	ldr	r3, [pc, #352]	; (80038f4 <HAL_UART_MspInit+0x244>)
 8003792:	2180      	movs	r1, #128	; 0x80
 8003794:	0289      	lsls	r1, r1, #10
 8003796:	430a      	orrs	r2, r1
 8003798:	63da      	str	r2, [r3, #60]	; 0x3c
 800379a:	4b56      	ldr	r3, [pc, #344]	; (80038f4 <HAL_UART_MspInit+0x244>)
 800379c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800379e:	2380      	movs	r3, #128	; 0x80
 80037a0:	029b      	lsls	r3, r3, #10
 80037a2:	4013      	ands	r3, r2
 80037a4:	61fb      	str	r3, [r7, #28]
 80037a6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037a8:	4b52      	ldr	r3, [pc, #328]	; (80038f4 <HAL_UART_MspInit+0x244>)
 80037aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037ac:	4b51      	ldr	r3, [pc, #324]	; (80038f4 <HAL_UART_MspInit+0x244>)
 80037ae:	2101      	movs	r1, #1
 80037b0:	430a      	orrs	r2, r1
 80037b2:	635a      	str	r2, [r3, #52]	; 0x34
 80037b4:	4b4f      	ldr	r3, [pc, #316]	; (80038f4 <HAL_UART_MspInit+0x244>)
 80037b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037b8:	2201      	movs	r2, #1
 80037ba:	4013      	ands	r3, r2
 80037bc:	61bb      	str	r3, [r7, #24]
 80037be:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 80037c0:	2174      	movs	r1, #116	; 0x74
 80037c2:	187b      	adds	r3, r7, r1
 80037c4:	220c      	movs	r2, #12
 80037c6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037c8:	187b      	adds	r3, r7, r1
 80037ca:	2202      	movs	r2, #2
 80037cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ce:	187b      	adds	r3, r7, r1
 80037d0:	2200      	movs	r2, #0
 80037d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037d4:	187b      	adds	r3, r7, r1
 80037d6:	2200      	movs	r2, #0
 80037d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80037da:	187b      	adds	r3, r7, r1
 80037dc:	2201      	movs	r2, #1
 80037de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037e0:	187a      	adds	r2, r7, r1
 80037e2:	23a0      	movs	r3, #160	; 0xa0
 80037e4:	05db      	lsls	r3, r3, #23
 80037e6:	0011      	movs	r1, r2
 80037e8:	0018      	movs	r0, r3
 80037ea:	f000 fbe1 	bl	8003fb0 <HAL_GPIO_Init>
}
 80037ee:	e07a      	b.n	80038e6 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART3)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a41      	ldr	r2, [pc, #260]	; (80038fc <HAL_UART_MspInit+0x24c>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d140      	bne.n	800387c <HAL_UART_MspInit+0x1cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80037fa:	2128      	movs	r1, #40	; 0x28
 80037fc:	187b      	adds	r3, r7, r1
 80037fe:	2204      	movs	r2, #4
 8003800:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003802:	187b      	adds	r3, r7, r1
 8003804:	2200      	movs	r2, #0
 8003806:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003808:	187b      	adds	r3, r7, r1
 800380a:	0018      	movs	r0, r3
 800380c:	f001 fc04 	bl	8005018 <HAL_RCCEx_PeriphCLKConfig>
 8003810:	1e03      	subs	r3, r0, #0
 8003812:	d001      	beq.n	8003818 <HAL_UART_MspInit+0x168>
      Error_Handler();
 8003814:	f7ff fe68 	bl	80034e8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003818:	4b36      	ldr	r3, [pc, #216]	; (80038f4 <HAL_UART_MspInit+0x244>)
 800381a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800381c:	4b35      	ldr	r3, [pc, #212]	; (80038f4 <HAL_UART_MspInit+0x244>)
 800381e:	2180      	movs	r1, #128	; 0x80
 8003820:	02c9      	lsls	r1, r1, #11
 8003822:	430a      	orrs	r2, r1
 8003824:	63da      	str	r2, [r3, #60]	; 0x3c
 8003826:	4b33      	ldr	r3, [pc, #204]	; (80038f4 <HAL_UART_MspInit+0x244>)
 8003828:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800382a:	2380      	movs	r3, #128	; 0x80
 800382c:	02db      	lsls	r3, r3, #11
 800382e:	4013      	ands	r3, r2
 8003830:	617b      	str	r3, [r7, #20]
 8003832:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003834:	4b2f      	ldr	r3, [pc, #188]	; (80038f4 <HAL_UART_MspInit+0x244>)
 8003836:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003838:	4b2e      	ldr	r3, [pc, #184]	; (80038f4 <HAL_UART_MspInit+0x244>)
 800383a:	2102      	movs	r1, #2
 800383c:	430a      	orrs	r2, r1
 800383e:	635a      	str	r2, [r3, #52]	; 0x34
 8003840:	4b2c      	ldr	r3, [pc, #176]	; (80038f4 <HAL_UART_MspInit+0x244>)
 8003842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003844:	2202      	movs	r2, #2
 8003846:	4013      	ands	r3, r2
 8003848:	613b      	str	r3, [r7, #16]
 800384a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 800384c:	2174      	movs	r1, #116	; 0x74
 800384e:	187b      	adds	r3, r7, r1
 8003850:	22c0      	movs	r2, #192	; 0xc0
 8003852:	0092      	lsls	r2, r2, #2
 8003854:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003856:	187b      	adds	r3, r7, r1
 8003858:	2202      	movs	r2, #2
 800385a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385c:	187b      	adds	r3, r7, r1
 800385e:	2200      	movs	r2, #0
 8003860:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003862:	187b      	adds	r3, r7, r1
 8003864:	2200      	movs	r2, #0
 8003866:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8003868:	187b      	adds	r3, r7, r1
 800386a:	2204      	movs	r2, #4
 800386c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800386e:	187b      	adds	r3, r7, r1
 8003870:	4a23      	ldr	r2, [pc, #140]	; (8003900 <HAL_UART_MspInit+0x250>)
 8003872:	0019      	movs	r1, r3
 8003874:	0010      	movs	r0, r2
 8003876:	f000 fb9b 	bl	8003fb0 <HAL_GPIO_Init>
}
 800387a:	e034      	b.n	80038e6 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART5)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a20      	ldr	r2, [pc, #128]	; (8003904 <HAL_UART_MspInit+0x254>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d12f      	bne.n	80038e6 <HAL_UART_MspInit+0x236>
    __HAL_RCC_USART5_CLK_ENABLE();
 8003886:	4b1b      	ldr	r3, [pc, #108]	; (80038f4 <HAL_UART_MspInit+0x244>)
 8003888:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800388a:	4b1a      	ldr	r3, [pc, #104]	; (80038f4 <HAL_UART_MspInit+0x244>)
 800388c:	2180      	movs	r1, #128	; 0x80
 800388e:	0049      	lsls	r1, r1, #1
 8003890:	430a      	orrs	r2, r1
 8003892:	63da      	str	r2, [r3, #60]	; 0x3c
 8003894:	4b17      	ldr	r3, [pc, #92]	; (80038f4 <HAL_UART_MspInit+0x244>)
 8003896:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003898:	2380      	movs	r3, #128	; 0x80
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	4013      	ands	r3, r2
 800389e:	60fb      	str	r3, [r7, #12]
 80038a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038a2:	4b14      	ldr	r3, [pc, #80]	; (80038f4 <HAL_UART_MspInit+0x244>)
 80038a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038a6:	4b13      	ldr	r3, [pc, #76]	; (80038f4 <HAL_UART_MspInit+0x244>)
 80038a8:	2102      	movs	r1, #2
 80038aa:	430a      	orrs	r2, r1
 80038ac:	635a      	str	r2, [r3, #52]	; 0x34
 80038ae:	4b11      	ldr	r3, [pc, #68]	; (80038f4 <HAL_UART_MspInit+0x244>)
 80038b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b2:	2202      	movs	r2, #2
 80038b4:	4013      	ands	r3, r2
 80038b6:	60bb      	str	r3, [r7, #8]
 80038b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 80038ba:	2174      	movs	r1, #116	; 0x74
 80038bc:	187b      	adds	r3, r7, r1
 80038be:	2218      	movs	r2, #24
 80038c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c2:	187b      	adds	r3, r7, r1
 80038c4:	2202      	movs	r2, #2
 80038c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c8:	187b      	adds	r3, r7, r1
 80038ca:	2200      	movs	r2, #0
 80038cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038ce:	187b      	adds	r3, r7, r1
 80038d0:	2200      	movs	r2, #0
 80038d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 80038d4:	187b      	adds	r3, r7, r1
 80038d6:	2203      	movs	r2, #3
 80038d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038da:	187b      	adds	r3, r7, r1
 80038dc:	4a08      	ldr	r2, [pc, #32]	; (8003900 <HAL_UART_MspInit+0x250>)
 80038de:	0019      	movs	r1, r3
 80038e0:	0010      	movs	r0, r2
 80038e2:	f000 fb65 	bl	8003fb0 <HAL_GPIO_Init>
}
 80038e6:	46c0      	nop			; (mov r8, r8)
 80038e8:	46bd      	mov	sp, r7
 80038ea:	b023      	add	sp, #140	; 0x8c
 80038ec:	bd90      	pop	{r4, r7, pc}
 80038ee:	46c0      	nop			; (mov r8, r8)
 80038f0:	40013800 	.word	0x40013800
 80038f4:	40021000 	.word	0x40021000
 80038f8:	40004400 	.word	0x40004400
 80038fc:	40004800 	.word	0x40004800
 8003900:	50000400 	.word	0x50000400
 8003904:	40005000 	.word	0x40005000

08003908 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a25      	ldr	r2, [pc, #148]	; (80039ac <HAL_UART_MspDeInit+0xa4>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d10e      	bne.n	8003938 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800391a:	4b25      	ldr	r3, [pc, #148]	; (80039b0 <HAL_UART_MspDeInit+0xa8>)
 800391c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800391e:	4b24      	ldr	r3, [pc, #144]	; (80039b0 <HAL_UART_MspDeInit+0xa8>)
 8003920:	4924      	ldr	r1, [pc, #144]	; (80039b4 <HAL_UART_MspDeInit+0xac>)
 8003922:	400a      	ands	r2, r1
 8003924:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, DBG2_TX_Pin|DBG2_RX_Pin);
 8003926:	23c0      	movs	r3, #192	; 0xc0
 8003928:	00da      	lsls	r2, r3, #3
 800392a:	23a0      	movs	r3, #160	; 0xa0
 800392c:	05db      	lsls	r3, r3, #23
 800392e:	0011      	movs	r1, r2
 8003930:	0018      	movs	r0, r3
 8003932:	f000 fca9 	bl	8004288 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART5_MspDeInit 1 */

  /* USER CODE END USART5_MspDeInit 1 */
  }

}
 8003936:	e034      	b.n	80039a2 <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART2)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a1e      	ldr	r2, [pc, #120]	; (80039b8 <HAL_UART_MspDeInit+0xb0>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d10c      	bne.n	800395c <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8003942:	4b1b      	ldr	r3, [pc, #108]	; (80039b0 <HAL_UART_MspDeInit+0xa8>)
 8003944:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003946:	4b1a      	ldr	r3, [pc, #104]	; (80039b0 <HAL_UART_MspDeInit+0xa8>)
 8003948:	491c      	ldr	r1, [pc, #112]	; (80039bc <HAL_UART_MspDeInit+0xb4>)
 800394a:	400a      	ands	r2, r1
 800394c:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TX_Pin|DBG_RX_Pin);
 800394e:	23a0      	movs	r3, #160	; 0xa0
 8003950:	05db      	lsls	r3, r3, #23
 8003952:	210c      	movs	r1, #12
 8003954:	0018      	movs	r0, r3
 8003956:	f000 fc97 	bl	8004288 <HAL_GPIO_DeInit>
}
 800395a:	e022      	b.n	80039a2 <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART3)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a17      	ldr	r2, [pc, #92]	; (80039c0 <HAL_UART_MspDeInit+0xb8>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d10d      	bne.n	8003982 <HAL_UART_MspDeInit+0x7a>
    __HAL_RCC_USART3_CLK_DISABLE();
 8003966:	4b12      	ldr	r3, [pc, #72]	; (80039b0 <HAL_UART_MspDeInit+0xa8>)
 8003968:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800396a:	4b11      	ldr	r3, [pc, #68]	; (80039b0 <HAL_UART_MspDeInit+0xa8>)
 800396c:	4915      	ldr	r1, [pc, #84]	; (80039c4 <HAL_UART_MspDeInit+0xbc>)
 800396e:	400a      	ands	r2, r1
 8003970:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, ASTRO_TX_Pin|ASTRO_RX_Pin);
 8003972:	23c0      	movs	r3, #192	; 0xc0
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	4a14      	ldr	r2, [pc, #80]	; (80039c8 <HAL_UART_MspDeInit+0xc0>)
 8003978:	0019      	movs	r1, r3
 800397a:	0010      	movs	r0, r2
 800397c:	f000 fc84 	bl	8004288 <HAL_GPIO_DeInit>
}
 8003980:	e00f      	b.n	80039a2 <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART5)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a11      	ldr	r2, [pc, #68]	; (80039cc <HAL_UART_MspDeInit+0xc4>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d10a      	bne.n	80039a2 <HAL_UART_MspDeInit+0x9a>
    __HAL_RCC_USART5_CLK_DISABLE();
 800398c:	4b08      	ldr	r3, [pc, #32]	; (80039b0 <HAL_UART_MspDeInit+0xa8>)
 800398e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003990:	4b07      	ldr	r3, [pc, #28]	; (80039b0 <HAL_UART_MspDeInit+0xa8>)
 8003992:	490f      	ldr	r1, [pc, #60]	; (80039d0 <HAL_UART_MspDeInit+0xc8>)
 8003994:	400a      	ands	r2, r1
 8003996:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, GNSS_TX_Pin|GNSS_RX_Pin);
 8003998:	4b0b      	ldr	r3, [pc, #44]	; (80039c8 <HAL_UART_MspDeInit+0xc0>)
 800399a:	2118      	movs	r1, #24
 800399c:	0018      	movs	r0, r3
 800399e:	f000 fc73 	bl	8004288 <HAL_GPIO_DeInit>
}
 80039a2:	46c0      	nop			; (mov r8, r8)
 80039a4:	46bd      	mov	sp, r7
 80039a6:	b002      	add	sp, #8
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	40013800 	.word	0x40013800
 80039b0:	40021000 	.word	0x40021000
 80039b4:	ffffbfff 	.word	0xffffbfff
 80039b8:	40004400 	.word	0x40004400
 80039bc:	fffdffff 	.word	0xfffdffff
 80039c0:	40004800 	.word	0x40004800
 80039c4:	fffbffff 	.word	0xfffbffff
 80039c8:	50000400 	.word	0x50000400
 80039cc:	40005000 	.word	0x40005000
 80039d0:	fffffeff 	.word	0xfffffeff

080039d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80039d8:	e7fe      	b.n	80039d8 <NMI_Handler+0x4>

080039da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039da:	b580      	push	{r7, lr}
 80039dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039de:	e7fe      	b.n	80039de <HardFault_Handler+0x4>

080039e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80039e4:	46c0      	nop			; (mov r8, r8)
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039ee:	46c0      	nop			; (mov r8, r8)
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039f8:	f000 f974 	bl	8003ce4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039fc:	46c0      	nop			; (mov r8, r8)
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
	...

08003a04 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003a08:	4b03      	ldr	r3, [pc, #12]	; (8003a18 <RTC_TAMP_IRQHandler+0x14>)
 8003a0a:	0018      	movs	r0, r3
 8003a0c:	f002 f906 	bl	8005c1c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8003a10:	46c0      	nop			; (mov r8, r8)
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	46c0      	nop			; (mov r8, r8)
 8003a18:	200006f4 	.word	0x200006f4

08003a1c <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003a20:	4b03      	ldr	r3, [pc, #12]	; (8003a30 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003a22:	0018      	movs	r0, r3
 8003a24:	f002 fc3a 	bl	800629c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8003a28:	46c0      	nop			; (mov r8, r8)
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	46c0      	nop			; (mov r8, r8)
 8003a30:	20000784 	.word	0x20000784

08003a34 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  return 1;
 8003a38:	2301      	movs	r3, #1
}
 8003a3a:	0018      	movs	r0, r3
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <_kill>:

int _kill(int pid, int sig)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a4a:	f008 f81f 	bl	800ba8c <__errno>
 8003a4e:	0003      	movs	r3, r0
 8003a50:	2216      	movs	r2, #22
 8003a52:	601a      	str	r2, [r3, #0]
  return -1;
 8003a54:	2301      	movs	r3, #1
 8003a56:	425b      	negs	r3, r3
}
 8003a58:	0018      	movs	r0, r3
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	b002      	add	sp, #8
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <_exit>:

void _exit (int status)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a68:	2301      	movs	r3, #1
 8003a6a:	425a      	negs	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	0011      	movs	r1, r2
 8003a70:	0018      	movs	r0, r3
 8003a72:	f7ff ffe5 	bl	8003a40 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a76:	e7fe      	b.n	8003a76 <_exit+0x16>

08003a78 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b086      	sub	sp, #24
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a84:	2300      	movs	r3, #0
 8003a86:	617b      	str	r3, [r7, #20]
 8003a88:	e00a      	b.n	8003aa0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003a8a:	e000      	b.n	8003a8e <_read+0x16>
 8003a8c:	bf00      	nop
 8003a8e:	0001      	movs	r1, r0
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	1c5a      	adds	r2, r3, #1
 8003a94:	60ba      	str	r2, [r7, #8]
 8003a96:	b2ca      	uxtb	r2, r1
 8003a98:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	617b      	str	r3, [r7, #20]
 8003aa0:	697a      	ldr	r2, [r7, #20]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	dbf0      	blt.n	8003a8a <_read+0x12>
  }

  return len;
 8003aa8:	687b      	ldr	r3, [r7, #4]
}
 8003aaa:	0018      	movs	r0, r3
 8003aac:	46bd      	mov	sp, r7
 8003aae:	b006      	add	sp, #24
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b086      	sub	sp, #24
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	60f8      	str	r0, [r7, #12]
 8003aba:	60b9      	str	r1, [r7, #8]
 8003abc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]
 8003ac2:	e009      	b.n	8003ad8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	1c5a      	adds	r2, r3, #1
 8003ac8:	60ba      	str	r2, [r7, #8]
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	0018      	movs	r0, r3
 8003ace:	e000      	b.n	8003ad2 <_write+0x20>
 8003ad0:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	3301      	adds	r3, #1
 8003ad6:	617b      	str	r3, [r7, #20]
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	dbf1      	blt.n	8003ac4 <_write+0x12>
  }
  return len;
 8003ae0:	687b      	ldr	r3, [r7, #4]
}
 8003ae2:	0018      	movs	r0, r3
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	b006      	add	sp, #24
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <_close>:

int _close(int file)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b082      	sub	sp, #8
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003af2:	2301      	movs	r3, #1
 8003af4:	425b      	negs	r3, r3
}
 8003af6:	0018      	movs	r0, r3
 8003af8:	46bd      	mov	sp, r7
 8003afa:	b002      	add	sp, #8
 8003afc:	bd80      	pop	{r7, pc}

08003afe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b082      	sub	sp, #8
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
 8003b06:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	2280      	movs	r2, #128	; 0x80
 8003b0c:	0192      	lsls	r2, r2, #6
 8003b0e:	605a      	str	r2, [r3, #4]
  return 0;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	0018      	movs	r0, r3
 8003b14:	46bd      	mov	sp, r7
 8003b16:	b002      	add	sp, #8
 8003b18:	bd80      	pop	{r7, pc}

08003b1a <_isatty>:

int _isatty(int file)
{
 8003b1a:	b580      	push	{r7, lr}
 8003b1c:	b082      	sub	sp, #8
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b22:	2301      	movs	r3, #1
}
 8003b24:	0018      	movs	r0, r3
 8003b26:	46bd      	mov	sp, r7
 8003b28:	b002      	add	sp, #8
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	b004      	add	sp, #16
 8003b40:	bd80      	pop	{r7, pc}
	...

08003b44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b4c:	4a14      	ldr	r2, [pc, #80]	; (8003ba0 <_sbrk+0x5c>)
 8003b4e:	4b15      	ldr	r3, [pc, #84]	; (8003ba4 <_sbrk+0x60>)
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b58:	4b13      	ldr	r3, [pc, #76]	; (8003ba8 <_sbrk+0x64>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d102      	bne.n	8003b66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b60:	4b11      	ldr	r3, [pc, #68]	; (8003ba8 <_sbrk+0x64>)
 8003b62:	4a12      	ldr	r2, [pc, #72]	; (8003bac <_sbrk+0x68>)
 8003b64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b66:	4b10      	ldr	r3, [pc, #64]	; (8003ba8 <_sbrk+0x64>)
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	18d3      	adds	r3, r2, r3
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d207      	bcs.n	8003b84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b74:	f007 ff8a 	bl	800ba8c <__errno>
 8003b78:	0003      	movs	r3, r0
 8003b7a:	220c      	movs	r2, #12
 8003b7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	425b      	negs	r3, r3
 8003b82:	e009      	b.n	8003b98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b84:	4b08      	ldr	r3, [pc, #32]	; (8003ba8 <_sbrk+0x64>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b8a:	4b07      	ldr	r3, [pc, #28]	; (8003ba8 <_sbrk+0x64>)
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	18d2      	adds	r2, r2, r3
 8003b92:	4b05      	ldr	r3, [pc, #20]	; (8003ba8 <_sbrk+0x64>)
 8003b94:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003b96:	68fb      	ldr	r3, [r7, #12]
}
 8003b98:	0018      	movs	r0, r3
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	b006      	add	sp, #24
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	20024000 	.word	0x20024000
 8003ba4:	00000400 	.word	0x00000400
 8003ba8:	20000bf4 	.word	0x20000bf4
 8003bac:	20000f10 	.word	0x20000f10

08003bb0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003bb4:	46c0      	nop			; (mov r8, r8)
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
	...

08003bbc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003bbc:	480d      	ldr	r0, [pc, #52]	; (8003bf4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003bbe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003bc0:	f7ff fff6 	bl	8003bb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003bc4:	480c      	ldr	r0, [pc, #48]	; (8003bf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003bc6:	490d      	ldr	r1, [pc, #52]	; (8003bfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8003bc8:	4a0d      	ldr	r2, [pc, #52]	; (8003c00 <LoopForever+0xe>)
  movs r3, #0
 8003bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bcc:	e002      	b.n	8003bd4 <LoopCopyDataInit>

08003bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bd2:	3304      	adds	r3, #4

08003bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bd8:	d3f9      	bcc.n	8003bce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bda:	4a0a      	ldr	r2, [pc, #40]	; (8003c04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003bdc:	4c0a      	ldr	r4, [pc, #40]	; (8003c08 <LoopForever+0x16>)
  movs r3, #0
 8003bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003be0:	e001      	b.n	8003be6 <LoopFillZerobss>

08003be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003be4:	3204      	adds	r2, #4

08003be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003be8:	d3fb      	bcc.n	8003be2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003bea:	f007 ff55 	bl	800ba98 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003bee:	f7fe fcdb 	bl	80025a8 <main>

08003bf2 <LoopForever>:

LoopForever:
  b LoopForever
 8003bf2:	e7fe      	b.n	8003bf2 <LoopForever>
  ldr   r0, =_estack
 8003bf4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8003bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bfc:	200006d8 	.word	0x200006d8
  ldr r2, =_sidata
 8003c00:	08014460 	.word	0x08014460
  ldr r2, =_sbss
 8003c04:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 8003c08:	20000f10 	.word	0x20000f10

08003c0c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003c0c:	e7fe      	b.n	8003c0c <ADC1_COMP_IRQHandler>
	...

08003c10 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003c16:	1dfb      	adds	r3, r7, #7
 8003c18:	2200      	movs	r2, #0
 8003c1a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c1c:	4b0b      	ldr	r3, [pc, #44]	; (8003c4c <HAL_Init+0x3c>)
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	4b0a      	ldr	r3, [pc, #40]	; (8003c4c <HAL_Init+0x3c>)
 8003c22:	2180      	movs	r1, #128	; 0x80
 8003c24:	0049      	lsls	r1, r1, #1
 8003c26:	430a      	orrs	r2, r1
 8003c28:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003c2a:	2003      	movs	r0, #3
 8003c2c:	f000 f810 	bl	8003c50 <HAL_InitTick>
 8003c30:	1e03      	subs	r3, r0, #0
 8003c32:	d003      	beq.n	8003c3c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003c34:	1dfb      	adds	r3, r7, #7
 8003c36:	2201      	movs	r2, #1
 8003c38:	701a      	strb	r2, [r3, #0]
 8003c3a:	e001      	b.n	8003c40 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003c3c:	f7ff fc5a 	bl	80034f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003c40:	1dfb      	adds	r3, r7, #7
 8003c42:	781b      	ldrb	r3, [r3, #0]
}
 8003c44:	0018      	movs	r0, r3
 8003c46:	46bd      	mov	sp, r7
 8003c48:	b002      	add	sp, #8
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40022000 	.word	0x40022000

08003c50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c50:	b590      	push	{r4, r7, lr}
 8003c52:	b085      	sub	sp, #20
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003c58:	230f      	movs	r3, #15
 8003c5a:	18fb      	adds	r3, r7, r3
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003c60:	4b1d      	ldr	r3, [pc, #116]	; (8003cd8 <HAL_InitTick+0x88>)
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d02b      	beq.n	8003cc0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003c68:	4b1c      	ldr	r3, [pc, #112]	; (8003cdc <HAL_InitTick+0x8c>)
 8003c6a:	681c      	ldr	r4, [r3, #0]
 8003c6c:	4b1a      	ldr	r3, [pc, #104]	; (8003cd8 <HAL_InitTick+0x88>)
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	0019      	movs	r1, r3
 8003c72:	23fa      	movs	r3, #250	; 0xfa
 8003c74:	0098      	lsls	r0, r3, #2
 8003c76:	f7fc fa61 	bl	800013c <__udivsi3>
 8003c7a:	0003      	movs	r3, r0
 8003c7c:	0019      	movs	r1, r3
 8003c7e:	0020      	movs	r0, r4
 8003c80:	f7fc fa5c 	bl	800013c <__udivsi3>
 8003c84:	0003      	movs	r3, r0
 8003c86:	0018      	movs	r0, r3
 8003c88:	f000 f985 	bl	8003f96 <HAL_SYSTICK_Config>
 8003c8c:	1e03      	subs	r3, r0, #0
 8003c8e:	d112      	bne.n	8003cb6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2b03      	cmp	r3, #3
 8003c94:	d80a      	bhi.n	8003cac <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c96:	6879      	ldr	r1, [r7, #4]
 8003c98:	2301      	movs	r3, #1
 8003c9a:	425b      	negs	r3, r3
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	0018      	movs	r0, r3
 8003ca0:	f000 f950 	bl	8003f44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003ca4:	4b0e      	ldr	r3, [pc, #56]	; (8003ce0 <HAL_InitTick+0x90>)
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	601a      	str	r2, [r3, #0]
 8003caa:	e00d      	b.n	8003cc8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003cac:	230f      	movs	r3, #15
 8003cae:	18fb      	adds	r3, r7, r3
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	701a      	strb	r2, [r3, #0]
 8003cb4:	e008      	b.n	8003cc8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003cb6:	230f      	movs	r3, #15
 8003cb8:	18fb      	adds	r3, r7, r3
 8003cba:	2201      	movs	r2, #1
 8003cbc:	701a      	strb	r2, [r3, #0]
 8003cbe:	e003      	b.n	8003cc8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003cc0:	230f      	movs	r3, #15
 8003cc2:	18fb      	adds	r3, r7, r3
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003cc8:	230f      	movs	r3, #15
 8003cca:	18fb      	adds	r3, r7, r3
 8003ccc:	781b      	ldrb	r3, [r3, #0]
}
 8003cce:	0018      	movs	r0, r3
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	b005      	add	sp, #20
 8003cd4:	bd90      	pop	{r4, r7, pc}
 8003cd6:	46c0      	nop			; (mov r8, r8)
 8003cd8:	20000014 	.word	0x20000014
 8003cdc:	2000000c 	.word	0x2000000c
 8003ce0:	20000010 	.word	0x20000010

08003ce4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003ce8:	4b05      	ldr	r3, [pc, #20]	; (8003d00 <HAL_IncTick+0x1c>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	001a      	movs	r2, r3
 8003cee:	4b05      	ldr	r3, [pc, #20]	; (8003d04 <HAL_IncTick+0x20>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	18d2      	adds	r2, r2, r3
 8003cf4:	4b03      	ldr	r3, [pc, #12]	; (8003d04 <HAL_IncTick+0x20>)
 8003cf6:	601a      	str	r2, [r3, #0]
}
 8003cf8:	46c0      	nop			; (mov r8, r8)
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	46c0      	nop			; (mov r8, r8)
 8003d00:	20000014 	.word	0x20000014
 8003d04:	20000bf8 	.word	0x20000bf8

08003d08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d0c:	4b02      	ldr	r3, [pc, #8]	; (8003d18 <HAL_GetTick+0x10>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
}
 8003d10:	0018      	movs	r0, r3
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	46c0      	nop			; (mov r8, r8)
 8003d18:	20000bf8 	.word	0x20000bf8

08003d1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d24:	f7ff fff0 	bl	8003d08 <HAL_GetTick>
 8003d28:	0003      	movs	r3, r0
 8003d2a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	3301      	adds	r3, #1
 8003d34:	d005      	beq.n	8003d42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d36:	4b0a      	ldr	r3, [pc, #40]	; (8003d60 <HAL_Delay+0x44>)
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	001a      	movs	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	189b      	adds	r3, r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d42:	46c0      	nop			; (mov r8, r8)
 8003d44:	f7ff ffe0 	bl	8003d08 <HAL_GetTick>
 8003d48:	0002      	movs	r2, r0
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d8f7      	bhi.n	8003d44 <HAL_Delay+0x28>
  {
  }
}
 8003d54:	46c0      	nop			; (mov r8, r8)
 8003d56:	46c0      	nop			; (mov r8, r8)
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	b004      	add	sp, #16
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	46c0      	nop			; (mov r8, r8)
 8003d60:	20000014 	.word	0x20000014

08003d64 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8003d68:	4b04      	ldr	r3, [pc, #16]	; (8003d7c <HAL_SuspendTick+0x18>)
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	4b03      	ldr	r3, [pc, #12]	; (8003d7c <HAL_SuspendTick+0x18>)
 8003d6e:	2102      	movs	r1, #2
 8003d70:	438a      	bics	r2, r1
 8003d72:	601a      	str	r2, [r3, #0]
}
 8003d74:	46c0      	nop			; (mov r8, r8)
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	46c0      	nop			; (mov r8, r8)
 8003d7c:	e000e010 	.word	0xe000e010

08003d80 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003d84:	4b04      	ldr	r3, [pc, #16]	; (8003d98 <HAL_ResumeTick+0x18>)
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	4b03      	ldr	r3, [pc, #12]	; (8003d98 <HAL_ResumeTick+0x18>)
 8003d8a:	2102      	movs	r1, #2
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	601a      	str	r2, [r3, #0]
}
 8003d90:	46c0      	nop			; (mov r8, r8)
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	46c0      	nop			; (mov r8, r8)
 8003d98:	e000e010 	.word	0xe000e010

08003d9c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8003da4:	4b06      	ldr	r3, [pc, #24]	; (8003dc0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a06      	ldr	r2, [pc, #24]	; (8003dc4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8003daa:	4013      	ands	r3, r2
 8003dac:	0019      	movs	r1, r3
 8003dae:	4b04      	ldr	r3, [pc, #16]	; (8003dc0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	430a      	orrs	r2, r1
 8003db4:	601a      	str	r2, [r3, #0]
}
 8003db6:	46c0      	nop			; (mov r8, r8)
 8003db8:	46bd      	mov	sp, r7
 8003dba:	b002      	add	sp, #8
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	46c0      	nop			; (mov r8, r8)
 8003dc0:	40010000 	.word	0x40010000
 8003dc4:	fffff9ff 	.word	0xfffff9ff

08003dc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	0002      	movs	r2, r0
 8003dd0:	1dfb      	adds	r3, r7, #7
 8003dd2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003dd4:	1dfb      	adds	r3, r7, #7
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	2b7f      	cmp	r3, #127	; 0x7f
 8003dda:	d809      	bhi.n	8003df0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ddc:	1dfb      	adds	r3, r7, #7
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	001a      	movs	r2, r3
 8003de2:	231f      	movs	r3, #31
 8003de4:	401a      	ands	r2, r3
 8003de6:	4b04      	ldr	r3, [pc, #16]	; (8003df8 <__NVIC_EnableIRQ+0x30>)
 8003de8:	2101      	movs	r1, #1
 8003dea:	4091      	lsls	r1, r2
 8003dec:	000a      	movs	r2, r1
 8003dee:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003df0:	46c0      	nop			; (mov r8, r8)
 8003df2:	46bd      	mov	sp, r7
 8003df4:	b002      	add	sp, #8
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	e000e100 	.word	0xe000e100

08003dfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dfc:	b590      	push	{r4, r7, lr}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	0002      	movs	r2, r0
 8003e04:	6039      	str	r1, [r7, #0]
 8003e06:	1dfb      	adds	r3, r7, #7
 8003e08:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003e0a:	1dfb      	adds	r3, r7, #7
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b7f      	cmp	r3, #127	; 0x7f
 8003e10:	d828      	bhi.n	8003e64 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e12:	4a2f      	ldr	r2, [pc, #188]	; (8003ed0 <__NVIC_SetPriority+0xd4>)
 8003e14:	1dfb      	adds	r3, r7, #7
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	b25b      	sxtb	r3, r3
 8003e1a:	089b      	lsrs	r3, r3, #2
 8003e1c:	33c0      	adds	r3, #192	; 0xc0
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	589b      	ldr	r3, [r3, r2]
 8003e22:	1dfa      	adds	r2, r7, #7
 8003e24:	7812      	ldrb	r2, [r2, #0]
 8003e26:	0011      	movs	r1, r2
 8003e28:	2203      	movs	r2, #3
 8003e2a:	400a      	ands	r2, r1
 8003e2c:	00d2      	lsls	r2, r2, #3
 8003e2e:	21ff      	movs	r1, #255	; 0xff
 8003e30:	4091      	lsls	r1, r2
 8003e32:	000a      	movs	r2, r1
 8003e34:	43d2      	mvns	r2, r2
 8003e36:	401a      	ands	r2, r3
 8003e38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	019b      	lsls	r3, r3, #6
 8003e3e:	22ff      	movs	r2, #255	; 0xff
 8003e40:	401a      	ands	r2, r3
 8003e42:	1dfb      	adds	r3, r7, #7
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	0018      	movs	r0, r3
 8003e48:	2303      	movs	r3, #3
 8003e4a:	4003      	ands	r3, r0
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e50:	481f      	ldr	r0, [pc, #124]	; (8003ed0 <__NVIC_SetPriority+0xd4>)
 8003e52:	1dfb      	adds	r3, r7, #7
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	b25b      	sxtb	r3, r3
 8003e58:	089b      	lsrs	r3, r3, #2
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	33c0      	adds	r3, #192	; 0xc0
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003e62:	e031      	b.n	8003ec8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e64:	4a1b      	ldr	r2, [pc, #108]	; (8003ed4 <__NVIC_SetPriority+0xd8>)
 8003e66:	1dfb      	adds	r3, r7, #7
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	0019      	movs	r1, r3
 8003e6c:	230f      	movs	r3, #15
 8003e6e:	400b      	ands	r3, r1
 8003e70:	3b08      	subs	r3, #8
 8003e72:	089b      	lsrs	r3, r3, #2
 8003e74:	3306      	adds	r3, #6
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	18d3      	adds	r3, r2, r3
 8003e7a:	3304      	adds	r3, #4
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	1dfa      	adds	r2, r7, #7
 8003e80:	7812      	ldrb	r2, [r2, #0]
 8003e82:	0011      	movs	r1, r2
 8003e84:	2203      	movs	r2, #3
 8003e86:	400a      	ands	r2, r1
 8003e88:	00d2      	lsls	r2, r2, #3
 8003e8a:	21ff      	movs	r1, #255	; 0xff
 8003e8c:	4091      	lsls	r1, r2
 8003e8e:	000a      	movs	r2, r1
 8003e90:	43d2      	mvns	r2, r2
 8003e92:	401a      	ands	r2, r3
 8003e94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	019b      	lsls	r3, r3, #6
 8003e9a:	22ff      	movs	r2, #255	; 0xff
 8003e9c:	401a      	ands	r2, r3
 8003e9e:	1dfb      	adds	r3, r7, #7
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	4003      	ands	r3, r0
 8003ea8:	00db      	lsls	r3, r3, #3
 8003eaa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003eac:	4809      	ldr	r0, [pc, #36]	; (8003ed4 <__NVIC_SetPriority+0xd8>)
 8003eae:	1dfb      	adds	r3, r7, #7
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	001c      	movs	r4, r3
 8003eb4:	230f      	movs	r3, #15
 8003eb6:	4023      	ands	r3, r4
 8003eb8:	3b08      	subs	r3, #8
 8003eba:	089b      	lsrs	r3, r3, #2
 8003ebc:	430a      	orrs	r2, r1
 8003ebe:	3306      	adds	r3, #6
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	18c3      	adds	r3, r0, r3
 8003ec4:	3304      	adds	r3, #4
 8003ec6:	601a      	str	r2, [r3, #0]
}
 8003ec8:	46c0      	nop			; (mov r8, r8)
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	b003      	add	sp, #12
 8003ece:	bd90      	pop	{r4, r7, pc}
 8003ed0:	e000e100 	.word	0xe000e100
 8003ed4:	e000ed00 	.word	0xe000ed00

08003ed8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003edc:	f3bf 8f4f 	dsb	sy
}
 8003ee0:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ee2:	4b04      	ldr	r3, [pc, #16]	; (8003ef4 <__NVIC_SystemReset+0x1c>)
 8003ee4:	4a04      	ldr	r2, [pc, #16]	; (8003ef8 <__NVIC_SystemReset+0x20>)
 8003ee6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003ee8:	f3bf 8f4f 	dsb	sy
}
 8003eec:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003eee:	46c0      	nop			; (mov r8, r8)
 8003ef0:	e7fd      	b.n	8003eee <__NVIC_SystemReset+0x16>
 8003ef2:	46c0      	nop			; (mov r8, r8)
 8003ef4:	e000ed00 	.word	0xe000ed00
 8003ef8:	05fa0004 	.word	0x05fa0004

08003efc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	1e5a      	subs	r2, r3, #1
 8003f08:	2380      	movs	r3, #128	; 0x80
 8003f0a:	045b      	lsls	r3, r3, #17
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d301      	bcc.n	8003f14 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f10:	2301      	movs	r3, #1
 8003f12:	e010      	b.n	8003f36 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f14:	4b0a      	ldr	r3, [pc, #40]	; (8003f40 <SysTick_Config+0x44>)
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	3a01      	subs	r2, #1
 8003f1a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	425b      	negs	r3, r3
 8003f20:	2103      	movs	r1, #3
 8003f22:	0018      	movs	r0, r3
 8003f24:	f7ff ff6a 	bl	8003dfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f28:	4b05      	ldr	r3, [pc, #20]	; (8003f40 <SysTick_Config+0x44>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f2e:	4b04      	ldr	r3, [pc, #16]	; (8003f40 <SysTick_Config+0x44>)
 8003f30:	2207      	movs	r2, #7
 8003f32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	0018      	movs	r0, r3
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	b002      	add	sp, #8
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	46c0      	nop			; (mov r8, r8)
 8003f40:	e000e010 	.word	0xe000e010

08003f44 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	607a      	str	r2, [r7, #4]
 8003f4e:	210f      	movs	r1, #15
 8003f50:	187b      	adds	r3, r7, r1
 8003f52:	1c02      	adds	r2, r0, #0
 8003f54:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003f56:	68ba      	ldr	r2, [r7, #8]
 8003f58:	187b      	adds	r3, r7, r1
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	b25b      	sxtb	r3, r3
 8003f5e:	0011      	movs	r1, r2
 8003f60:	0018      	movs	r0, r3
 8003f62:	f7ff ff4b 	bl	8003dfc <__NVIC_SetPriority>
}
 8003f66:	46c0      	nop			; (mov r8, r8)
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	b004      	add	sp, #16
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b082      	sub	sp, #8
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	0002      	movs	r2, r0
 8003f76:	1dfb      	adds	r3, r7, #7
 8003f78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f7a:	1dfb      	adds	r3, r7, #7
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	b25b      	sxtb	r3, r3
 8003f80:	0018      	movs	r0, r3
 8003f82:	f7ff ff21 	bl	8003dc8 <__NVIC_EnableIRQ>
}
 8003f86:	46c0      	nop			; (mov r8, r8)
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	b002      	add	sp, #8
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003f92:	f7ff ffa1 	bl	8003ed8 <__NVIC_SystemReset>

08003f96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b082      	sub	sp, #8
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	0018      	movs	r0, r3
 8003fa2:	f7ff ffab 	bl	8003efc <SysTick_Config>
 8003fa6:	0003      	movs	r3, r0
}
 8003fa8:	0018      	movs	r0, r3
 8003faa:	46bd      	mov	sp, r7
 8003fac:	b002      	add	sp, #8
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fbe:	e14d      	b.n	800425c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2101      	movs	r1, #1
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	4091      	lsls	r1, r2
 8003fca:	000a      	movs	r2, r1
 8003fcc:	4013      	ands	r3, r2
 8003fce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d100      	bne.n	8003fd8 <HAL_GPIO_Init+0x28>
 8003fd6:	e13e      	b.n	8004256 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	2203      	movs	r2, #3
 8003fde:	4013      	ands	r3, r2
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d005      	beq.n	8003ff0 <HAL_GPIO_Init+0x40>
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	2203      	movs	r2, #3
 8003fea:	4013      	ands	r3, r2
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d130      	bne.n	8004052 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	005b      	lsls	r3, r3, #1
 8003ffa:	2203      	movs	r2, #3
 8003ffc:	409a      	lsls	r2, r3
 8003ffe:	0013      	movs	r3, r2
 8004000:	43da      	mvns	r2, r3
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	4013      	ands	r3, r2
 8004006:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	68da      	ldr	r2, [r3, #12]
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	409a      	lsls	r2, r3
 8004012:	0013      	movs	r3, r2
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	4313      	orrs	r3, r2
 8004018:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004026:	2201      	movs	r2, #1
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	409a      	lsls	r2, r3
 800402c:	0013      	movs	r3, r2
 800402e:	43da      	mvns	r2, r3
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	4013      	ands	r3, r2
 8004034:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	091b      	lsrs	r3, r3, #4
 800403c:	2201      	movs	r2, #1
 800403e:	401a      	ands	r2, r3
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	409a      	lsls	r2, r3
 8004044:	0013      	movs	r3, r2
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	4313      	orrs	r3, r2
 800404a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2203      	movs	r2, #3
 8004058:	4013      	ands	r3, r2
 800405a:	2b03      	cmp	r3, #3
 800405c:	d017      	beq.n	800408e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	2203      	movs	r2, #3
 800406a:	409a      	lsls	r2, r3
 800406c:	0013      	movs	r3, r2
 800406e:	43da      	mvns	r2, r3
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	4013      	ands	r3, r2
 8004074:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	689a      	ldr	r2, [r3, #8]
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	409a      	lsls	r2, r3
 8004080:	0013      	movs	r3, r2
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	4313      	orrs	r3, r2
 8004086:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	2203      	movs	r2, #3
 8004094:	4013      	ands	r3, r2
 8004096:	2b02      	cmp	r3, #2
 8004098:	d123      	bne.n	80040e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	08da      	lsrs	r2, r3, #3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	3208      	adds	r2, #8
 80040a2:	0092      	lsls	r2, r2, #2
 80040a4:	58d3      	ldr	r3, [r2, r3]
 80040a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	2207      	movs	r2, #7
 80040ac:	4013      	ands	r3, r2
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	220f      	movs	r2, #15
 80040b2:	409a      	lsls	r2, r3
 80040b4:	0013      	movs	r3, r2
 80040b6:	43da      	mvns	r2, r3
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	4013      	ands	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	691a      	ldr	r2, [r3, #16]
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	2107      	movs	r1, #7
 80040c6:	400b      	ands	r3, r1
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	409a      	lsls	r2, r3
 80040cc:	0013      	movs	r3, r2
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	08da      	lsrs	r2, r3, #3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3208      	adds	r2, #8
 80040dc:	0092      	lsls	r2, r2, #2
 80040de:	6939      	ldr	r1, [r7, #16]
 80040e0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	2203      	movs	r2, #3
 80040ee:	409a      	lsls	r2, r3
 80040f0:	0013      	movs	r3, r2
 80040f2:	43da      	mvns	r2, r3
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	4013      	ands	r3, r2
 80040f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	2203      	movs	r2, #3
 8004100:	401a      	ands	r2, r3
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	005b      	lsls	r3, r3, #1
 8004106:	409a      	lsls	r2, r3
 8004108:	0013      	movs	r3, r2
 800410a:	693a      	ldr	r2, [r7, #16]
 800410c:	4313      	orrs	r3, r2
 800410e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	693a      	ldr	r2, [r7, #16]
 8004114:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	23c0      	movs	r3, #192	; 0xc0
 800411c:	029b      	lsls	r3, r3, #10
 800411e:	4013      	ands	r3, r2
 8004120:	d100      	bne.n	8004124 <HAL_GPIO_Init+0x174>
 8004122:	e098      	b.n	8004256 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004124:	4a53      	ldr	r2, [pc, #332]	; (8004274 <HAL_GPIO_Init+0x2c4>)
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	089b      	lsrs	r3, r3, #2
 800412a:	3318      	adds	r3, #24
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	589b      	ldr	r3, [r3, r2]
 8004130:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	2203      	movs	r2, #3
 8004136:	4013      	ands	r3, r2
 8004138:	00db      	lsls	r3, r3, #3
 800413a:	220f      	movs	r2, #15
 800413c:	409a      	lsls	r2, r3
 800413e:	0013      	movs	r3, r2
 8004140:	43da      	mvns	r2, r3
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	4013      	ands	r3, r2
 8004146:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	23a0      	movs	r3, #160	; 0xa0
 800414c:	05db      	lsls	r3, r3, #23
 800414e:	429a      	cmp	r2, r3
 8004150:	d019      	beq.n	8004186 <HAL_GPIO_Init+0x1d6>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a48      	ldr	r2, [pc, #288]	; (8004278 <HAL_GPIO_Init+0x2c8>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d013      	beq.n	8004182 <HAL_GPIO_Init+0x1d2>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a47      	ldr	r2, [pc, #284]	; (800427c <HAL_GPIO_Init+0x2cc>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d00d      	beq.n	800417e <HAL_GPIO_Init+0x1ce>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a46      	ldr	r2, [pc, #280]	; (8004280 <HAL_GPIO_Init+0x2d0>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d007      	beq.n	800417a <HAL_GPIO_Init+0x1ca>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a45      	ldr	r2, [pc, #276]	; (8004284 <HAL_GPIO_Init+0x2d4>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d101      	bne.n	8004176 <HAL_GPIO_Init+0x1c6>
 8004172:	2304      	movs	r3, #4
 8004174:	e008      	b.n	8004188 <HAL_GPIO_Init+0x1d8>
 8004176:	2305      	movs	r3, #5
 8004178:	e006      	b.n	8004188 <HAL_GPIO_Init+0x1d8>
 800417a:	2303      	movs	r3, #3
 800417c:	e004      	b.n	8004188 <HAL_GPIO_Init+0x1d8>
 800417e:	2302      	movs	r3, #2
 8004180:	e002      	b.n	8004188 <HAL_GPIO_Init+0x1d8>
 8004182:	2301      	movs	r3, #1
 8004184:	e000      	b.n	8004188 <HAL_GPIO_Init+0x1d8>
 8004186:	2300      	movs	r3, #0
 8004188:	697a      	ldr	r2, [r7, #20]
 800418a:	2103      	movs	r1, #3
 800418c:	400a      	ands	r2, r1
 800418e:	00d2      	lsls	r2, r2, #3
 8004190:	4093      	lsls	r3, r2
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	4313      	orrs	r3, r2
 8004196:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004198:	4936      	ldr	r1, [pc, #216]	; (8004274 <HAL_GPIO_Init+0x2c4>)
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	089b      	lsrs	r3, r3, #2
 800419e:	3318      	adds	r3, #24
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	693a      	ldr	r2, [r7, #16]
 80041a4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80041a6:	4b33      	ldr	r3, [pc, #204]	; (8004274 <HAL_GPIO_Init+0x2c4>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	43da      	mvns	r2, r3
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	4013      	ands	r3, r2
 80041b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	685a      	ldr	r2, [r3, #4]
 80041ba:	2380      	movs	r3, #128	; 0x80
 80041bc:	035b      	lsls	r3, r3, #13
 80041be:	4013      	ands	r3, r2
 80041c0:	d003      	beq.n	80041ca <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80041ca:	4b2a      	ldr	r3, [pc, #168]	; (8004274 <HAL_GPIO_Init+0x2c4>)
 80041cc:	693a      	ldr	r2, [r7, #16]
 80041ce:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80041d0:	4b28      	ldr	r3, [pc, #160]	; (8004274 <HAL_GPIO_Init+0x2c4>)
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	43da      	mvns	r2, r3
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	4013      	ands	r3, r2
 80041de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	2380      	movs	r3, #128	; 0x80
 80041e6:	039b      	lsls	r3, r3, #14
 80041e8:	4013      	ands	r3, r2
 80041ea:	d003      	beq.n	80041f4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041f4:	4b1f      	ldr	r3, [pc, #124]	; (8004274 <HAL_GPIO_Init+0x2c4>)
 80041f6:	693a      	ldr	r2, [r7, #16]
 80041f8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80041fa:	4a1e      	ldr	r2, [pc, #120]	; (8004274 <HAL_GPIO_Init+0x2c4>)
 80041fc:	2384      	movs	r3, #132	; 0x84
 80041fe:	58d3      	ldr	r3, [r2, r3]
 8004200:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	43da      	mvns	r2, r3
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	4013      	ands	r3, r2
 800420a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	2380      	movs	r3, #128	; 0x80
 8004212:	029b      	lsls	r3, r3, #10
 8004214:	4013      	ands	r3, r2
 8004216:	d003      	beq.n	8004220 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004218:	693a      	ldr	r2, [r7, #16]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	4313      	orrs	r3, r2
 800421e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004220:	4914      	ldr	r1, [pc, #80]	; (8004274 <HAL_GPIO_Init+0x2c4>)
 8004222:	2284      	movs	r2, #132	; 0x84
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004228:	4a12      	ldr	r2, [pc, #72]	; (8004274 <HAL_GPIO_Init+0x2c4>)
 800422a:	2380      	movs	r3, #128	; 0x80
 800422c:	58d3      	ldr	r3, [r2, r3]
 800422e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	43da      	mvns	r2, r3
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	4013      	ands	r3, r2
 8004238:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	685a      	ldr	r2, [r3, #4]
 800423e:	2380      	movs	r3, #128	; 0x80
 8004240:	025b      	lsls	r3, r3, #9
 8004242:	4013      	ands	r3, r2
 8004244:	d003      	beq.n	800424e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	4313      	orrs	r3, r2
 800424c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800424e:	4909      	ldr	r1, [pc, #36]	; (8004274 <HAL_GPIO_Init+0x2c4>)
 8004250:	2280      	movs	r2, #128	; 0x80
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	3301      	adds	r3, #1
 800425a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	40da      	lsrs	r2, r3
 8004264:	1e13      	subs	r3, r2, #0
 8004266:	d000      	beq.n	800426a <HAL_GPIO_Init+0x2ba>
 8004268:	e6aa      	b.n	8003fc0 <HAL_GPIO_Init+0x10>
  }
}
 800426a:	46c0      	nop			; (mov r8, r8)
 800426c:	46c0      	nop			; (mov r8, r8)
 800426e:	46bd      	mov	sp, r7
 8004270:	b006      	add	sp, #24
 8004272:	bd80      	pop	{r7, pc}
 8004274:	40021800 	.word	0x40021800
 8004278:	50000400 	.word	0x50000400
 800427c:	50000800 	.word	0x50000800
 8004280:	50000c00 	.word	0x50000c00
 8004284:	50001000 	.word	0x50001000

08004288 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004292:	2300      	movs	r3, #0
 8004294:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004296:	e0ba      	b.n	800440e <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004298:	2201      	movs	r2, #1
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	409a      	lsls	r2, r3
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	4013      	ands	r3, r2
 80042a2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d100      	bne.n	80042ac <HAL_GPIO_DeInit+0x24>
 80042aa:	e0ad      	b.n	8004408 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 80042ac:	4a5d      	ldr	r2, [pc, #372]	; (8004424 <HAL_GPIO_DeInit+0x19c>)
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	089b      	lsrs	r3, r3, #2
 80042b2:	3318      	adds	r3, #24
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	589b      	ldr	r3, [r3, r2]
 80042b8:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	2203      	movs	r2, #3
 80042be:	4013      	ands	r3, r2
 80042c0:	00db      	lsls	r3, r3, #3
 80042c2:	220f      	movs	r2, #15
 80042c4:	409a      	lsls	r2, r3
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	4013      	ands	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	23a0      	movs	r3, #160	; 0xa0
 80042d0:	05db      	lsls	r3, r3, #23
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d019      	beq.n	800430a <HAL_GPIO_DeInit+0x82>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a53      	ldr	r2, [pc, #332]	; (8004428 <HAL_GPIO_DeInit+0x1a0>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d013      	beq.n	8004306 <HAL_GPIO_DeInit+0x7e>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a52      	ldr	r2, [pc, #328]	; (800442c <HAL_GPIO_DeInit+0x1a4>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d00d      	beq.n	8004302 <HAL_GPIO_DeInit+0x7a>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a51      	ldr	r2, [pc, #324]	; (8004430 <HAL_GPIO_DeInit+0x1a8>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d007      	beq.n	80042fe <HAL_GPIO_DeInit+0x76>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a50      	ldr	r2, [pc, #320]	; (8004434 <HAL_GPIO_DeInit+0x1ac>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d101      	bne.n	80042fa <HAL_GPIO_DeInit+0x72>
 80042f6:	2304      	movs	r3, #4
 80042f8:	e008      	b.n	800430c <HAL_GPIO_DeInit+0x84>
 80042fa:	2305      	movs	r3, #5
 80042fc:	e006      	b.n	800430c <HAL_GPIO_DeInit+0x84>
 80042fe:	2303      	movs	r3, #3
 8004300:	e004      	b.n	800430c <HAL_GPIO_DeInit+0x84>
 8004302:	2302      	movs	r3, #2
 8004304:	e002      	b.n	800430c <HAL_GPIO_DeInit+0x84>
 8004306:	2301      	movs	r3, #1
 8004308:	e000      	b.n	800430c <HAL_GPIO_DeInit+0x84>
 800430a:	2300      	movs	r3, #0
 800430c:	697a      	ldr	r2, [r7, #20]
 800430e:	2103      	movs	r1, #3
 8004310:	400a      	ands	r2, r1
 8004312:	00d2      	lsls	r2, r2, #3
 8004314:	4093      	lsls	r3, r2
 8004316:	68fa      	ldr	r2, [r7, #12]
 8004318:	429a      	cmp	r2, r3
 800431a:	d136      	bne.n	800438a <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800431c:	4a41      	ldr	r2, [pc, #260]	; (8004424 <HAL_GPIO_DeInit+0x19c>)
 800431e:	2380      	movs	r3, #128	; 0x80
 8004320:	58d3      	ldr	r3, [r2, r3]
 8004322:	693a      	ldr	r2, [r7, #16]
 8004324:	43d2      	mvns	r2, r2
 8004326:	493f      	ldr	r1, [pc, #252]	; (8004424 <HAL_GPIO_DeInit+0x19c>)
 8004328:	4013      	ands	r3, r2
 800432a:	2280      	movs	r2, #128	; 0x80
 800432c:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 800432e:	4a3d      	ldr	r2, [pc, #244]	; (8004424 <HAL_GPIO_DeInit+0x19c>)
 8004330:	2384      	movs	r3, #132	; 0x84
 8004332:	58d3      	ldr	r3, [r2, r3]
 8004334:	693a      	ldr	r2, [r7, #16]
 8004336:	43d2      	mvns	r2, r2
 8004338:	493a      	ldr	r1, [pc, #232]	; (8004424 <HAL_GPIO_DeInit+0x19c>)
 800433a:	4013      	ands	r3, r2
 800433c:	2284      	movs	r2, #132	; 0x84
 800433e:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004340:	4b38      	ldr	r3, [pc, #224]	; (8004424 <HAL_GPIO_DeInit+0x19c>)
 8004342:	685a      	ldr	r2, [r3, #4]
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	43d9      	mvns	r1, r3
 8004348:	4b36      	ldr	r3, [pc, #216]	; (8004424 <HAL_GPIO_DeInit+0x19c>)
 800434a:	400a      	ands	r2, r1
 800434c:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800434e:	4b35      	ldr	r3, [pc, #212]	; (8004424 <HAL_GPIO_DeInit+0x19c>)
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	43d9      	mvns	r1, r3
 8004356:	4b33      	ldr	r3, [pc, #204]	; (8004424 <HAL_GPIO_DeInit+0x19c>)
 8004358:	400a      	ands	r2, r1
 800435a:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	2203      	movs	r2, #3
 8004360:	4013      	ands	r3, r2
 8004362:	00db      	lsls	r3, r3, #3
 8004364:	220f      	movs	r2, #15
 8004366:	409a      	lsls	r2, r3
 8004368:	0013      	movs	r3, r2
 800436a:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 800436c:	4a2d      	ldr	r2, [pc, #180]	; (8004424 <HAL_GPIO_DeInit+0x19c>)
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	089b      	lsrs	r3, r3, #2
 8004372:	3318      	adds	r3, #24
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	589a      	ldr	r2, [r3, r2]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	43d9      	mvns	r1, r3
 800437c:	4829      	ldr	r0, [pc, #164]	; (8004424 <HAL_GPIO_DeInit+0x19c>)
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	089b      	lsrs	r3, r3, #2
 8004382:	400a      	ands	r2, r1
 8004384:	3318      	adds	r3, #24
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	2103      	movs	r1, #3
 8004394:	4099      	lsls	r1, r3
 8004396:	000b      	movs	r3, r1
 8004398:	431a      	orrs	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	08da      	lsrs	r2, r3, #3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	3208      	adds	r2, #8
 80043a6:	0092      	lsls	r2, r2, #2
 80043a8:	58d3      	ldr	r3, [r2, r3]
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	2107      	movs	r1, #7
 80043ae:	400a      	ands	r2, r1
 80043b0:	0092      	lsls	r2, r2, #2
 80043b2:	210f      	movs	r1, #15
 80043b4:	4091      	lsls	r1, r2
 80043b6:	000a      	movs	r2, r1
 80043b8:	43d1      	mvns	r1, r2
 80043ba:	697a      	ldr	r2, [r7, #20]
 80043bc:	08d2      	lsrs	r2, r2, #3
 80043be:	4019      	ands	r1, r3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	3208      	adds	r2, #8
 80043c4:	0092      	lsls	r2, r2, #2
 80043c6:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	697a      	ldr	r2, [r7, #20]
 80043ce:	0052      	lsls	r2, r2, #1
 80043d0:	2103      	movs	r1, #3
 80043d2:	4091      	lsls	r1, r2
 80043d4:	000a      	movs	r2, r1
 80043d6:	43d2      	mvns	r2, r2
 80043d8:	401a      	ands	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	2101      	movs	r1, #1
 80043e4:	697a      	ldr	r2, [r7, #20]
 80043e6:	4091      	lsls	r1, r2
 80043e8:	000a      	movs	r2, r1
 80043ea:	43d2      	mvns	r2, r2
 80043ec:	401a      	ands	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	0052      	lsls	r2, r2, #1
 80043fa:	2103      	movs	r1, #3
 80043fc:	4091      	lsls	r1, r2
 80043fe:	000a      	movs	r2, r1
 8004400:	43d2      	mvns	r2, r2
 8004402:	401a      	ands	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	3301      	adds	r3, #1
 800440c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	40da      	lsrs	r2, r3
 8004414:	1e13      	subs	r3, r2, #0
 8004416:	d000      	beq.n	800441a <HAL_GPIO_DeInit+0x192>
 8004418:	e73e      	b.n	8004298 <HAL_GPIO_DeInit+0x10>
  }
}
 800441a:	46c0      	nop			; (mov r8, r8)
 800441c:	46c0      	nop			; (mov r8, r8)
 800441e:	46bd      	mov	sp, r7
 8004420:	b006      	add	sp, #24
 8004422:	bd80      	pop	{r7, pc}
 8004424:	40021800 	.word	0x40021800
 8004428:	50000400 	.word	0x50000400
 800442c:	50000800 	.word	0x50000800
 8004430:	50000c00 	.word	0x50000c00
 8004434:	50001000 	.word	0x50001000

08004438 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	000a      	movs	r2, r1
 8004442:	1cbb      	adds	r3, r7, #2
 8004444:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	1cba      	adds	r2, r7, #2
 800444c:	8812      	ldrh	r2, [r2, #0]
 800444e:	4013      	ands	r3, r2
 8004450:	d004      	beq.n	800445c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004452:	230f      	movs	r3, #15
 8004454:	18fb      	adds	r3, r7, r3
 8004456:	2201      	movs	r2, #1
 8004458:	701a      	strb	r2, [r3, #0]
 800445a:	e003      	b.n	8004464 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800445c:	230f      	movs	r3, #15
 800445e:	18fb      	adds	r3, r7, r3
 8004460:	2200      	movs	r2, #0
 8004462:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004464:	230f      	movs	r3, #15
 8004466:	18fb      	adds	r3, r7, r3
 8004468:	781b      	ldrb	r3, [r3, #0]
}
 800446a:	0018      	movs	r0, r3
 800446c:	46bd      	mov	sp, r7
 800446e:	b004      	add	sp, #16
 8004470:	bd80      	pop	{r7, pc}

08004472 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004472:	b580      	push	{r7, lr}
 8004474:	b082      	sub	sp, #8
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
 800447a:	0008      	movs	r0, r1
 800447c:	0011      	movs	r1, r2
 800447e:	1cbb      	adds	r3, r7, #2
 8004480:	1c02      	adds	r2, r0, #0
 8004482:	801a      	strh	r2, [r3, #0]
 8004484:	1c7b      	adds	r3, r7, #1
 8004486:	1c0a      	adds	r2, r1, #0
 8004488:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800448a:	1c7b      	adds	r3, r7, #1
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d004      	beq.n	800449c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004492:	1cbb      	adds	r3, r7, #2
 8004494:	881a      	ldrh	r2, [r3, #0]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800449a:	e003      	b.n	80044a4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800449c:	1cbb      	adds	r3, r7, #2
 800449e:	881a      	ldrh	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80044a4:	46c0      	nop			; (mov r8, r8)
 80044a6:	46bd      	mov	sp, r7
 80044a8:	b002      	add	sp, #8
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044b0:	4b04      	ldr	r3, [pc, #16]	; (80044c4 <HAL_PWR_EnableBkUpAccess+0x18>)
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	4b03      	ldr	r3, [pc, #12]	; (80044c4 <HAL_PWR_EnableBkUpAccess+0x18>)
 80044b6:	2180      	movs	r1, #128	; 0x80
 80044b8:	0049      	lsls	r1, r1, #1
 80044ba:	430a      	orrs	r2, r1
 80044bc:	601a      	str	r2, [r3, #0]
}
 80044be:	46c0      	nop			; (mov r8, r8)
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	40007000 	.word	0x40007000

080044c8 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	000a      	movs	r2, r1
 80044d2:	1cfb      	adds	r3, r7, #3
 80044d4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d009      	beq.n	80044f0 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 80044dc:	4b14      	ldr	r3, [pc, #80]	; (8004530 <HAL_PWR_EnterSTOPMode+0x68>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2207      	movs	r2, #7
 80044e2:	4393      	bics	r3, r2
 80044e4:	001a      	movs	r2, r3
 80044e6:	4b12      	ldr	r3, [pc, #72]	; (8004530 <HAL_PWR_EnterSTOPMode+0x68>)
 80044e8:	2101      	movs	r1, #1
 80044ea:	430a      	orrs	r2, r1
 80044ec:	601a      	str	r2, [r3, #0]
 80044ee:	e005      	b.n	80044fc <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 80044f0:	4b0f      	ldr	r3, [pc, #60]	; (8004530 <HAL_PWR_EnterSTOPMode+0x68>)
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	4b0e      	ldr	r3, [pc, #56]	; (8004530 <HAL_PWR_EnterSTOPMode+0x68>)
 80044f6:	2107      	movs	r1, #7
 80044f8:	438a      	bics	r2, r1
 80044fa:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80044fc:	4b0d      	ldr	r3, [pc, #52]	; (8004534 <HAL_PWR_EnterSTOPMode+0x6c>)
 80044fe:	691a      	ldr	r2, [r3, #16]
 8004500:	4b0c      	ldr	r3, [pc, #48]	; (8004534 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004502:	2104      	movs	r1, #4
 8004504:	430a      	orrs	r2, r1
 8004506:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8004508:	1cfb      	adds	r3, r7, #3
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d101      	bne.n	8004514 <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004510:	bf30      	wfi
 8004512:	e002      	b.n	800451a <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004514:	bf40      	sev
    __WFE();
 8004516:	bf20      	wfe
    __WFE();
 8004518:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800451a:	4b06      	ldr	r3, [pc, #24]	; (8004534 <HAL_PWR_EnterSTOPMode+0x6c>)
 800451c:	691a      	ldr	r2, [r3, #16]
 800451e:	4b05      	ldr	r3, [pc, #20]	; (8004534 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004520:	2104      	movs	r1, #4
 8004522:	438a      	bics	r2, r1
 8004524:	611a      	str	r2, [r3, #16]
}
 8004526:	46c0      	nop			; (mov r8, r8)
 8004528:	46bd      	mov	sp, r7
 800452a:	b002      	add	sp, #8
 800452c:	bd80      	pop	{r7, pc}
 800452e:	46c0      	nop			; (mov r8, r8)
 8004530:	40007000 	.word	0x40007000
 8004534:	e000ed00 	.word	0xe000ed00

08004538 <HAL_PWR_EnterSTANDBYMode>:
  *         APC bit is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @note   Sram content can be kept setting RRS through HAL_PWREx_EnableSRAMRetention()
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STANDBY);
 800453c:	4b09      	ldr	r3, [pc, #36]	; (8004564 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2207      	movs	r2, #7
 8004542:	4393      	bics	r3, r2
 8004544:	001a      	movs	r2, r3
 8004546:	4b07      	ldr	r3, [pc, #28]	; (8004564 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8004548:	2103      	movs	r1, #3
 800454a:	430a      	orrs	r2, r1
 800454c:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800454e:	4b06      	ldr	r3, [pc, #24]	; (8004568 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8004550:	691a      	ldr	r2, [r3, #16]
 8004552:	4b05      	ldr	r3, [pc, #20]	; (8004568 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8004554:	2104      	movs	r1, #4
 8004556:	430a      	orrs	r2, r1
 8004558:	611a      	str	r2, [r3, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 800455a:	bf30      	wfi
}
 800455c:	46c0      	nop			; (mov r8, r8)
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	46c0      	nop			; (mov r8, r8)
 8004564:	40007000 	.word	0x40007000
 8004568:	e000ed00 	.word	0xe000ed00

0800456c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004574:	4b19      	ldr	r3, [pc, #100]	; (80045dc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a19      	ldr	r2, [pc, #100]	; (80045e0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800457a:	4013      	ands	r3, r2
 800457c:	0019      	movs	r1, r3
 800457e:	4b17      	ldr	r3, [pc, #92]	; (80045dc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	430a      	orrs	r2, r1
 8004584:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	2380      	movs	r3, #128	; 0x80
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	429a      	cmp	r2, r3
 800458e:	d11f      	bne.n	80045d0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004590:	4b14      	ldr	r3, [pc, #80]	; (80045e4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	0013      	movs	r3, r2
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	189b      	adds	r3, r3, r2
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	4912      	ldr	r1, [pc, #72]	; (80045e8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800459e:	0018      	movs	r0, r3
 80045a0:	f7fb fdcc 	bl	800013c <__udivsi3>
 80045a4:	0003      	movs	r3, r0
 80045a6:	3301      	adds	r3, #1
 80045a8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80045aa:	e008      	b.n	80045be <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	3b01      	subs	r3, #1
 80045b6:	60fb      	str	r3, [r7, #12]
 80045b8:	e001      	b.n	80045be <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e009      	b.n	80045d2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80045be:	4b07      	ldr	r3, [pc, #28]	; (80045dc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80045c0:	695a      	ldr	r2, [r3, #20]
 80045c2:	2380      	movs	r3, #128	; 0x80
 80045c4:	00db      	lsls	r3, r3, #3
 80045c6:	401a      	ands	r2, r3
 80045c8:	2380      	movs	r3, #128	; 0x80
 80045ca:	00db      	lsls	r3, r3, #3
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d0ed      	beq.n	80045ac <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	0018      	movs	r0, r3
 80045d4:	46bd      	mov	sp, r7
 80045d6:	b004      	add	sp, #16
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	46c0      	nop			; (mov r8, r8)
 80045dc:	40007000 	.word	0x40007000
 80045e0:	fffff9ff 	.word	0xfffff9ff
 80045e4:	2000000c 	.word	0x2000000c
 80045e8:	000f4240 	.word	0x000f4240

080045ec <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80045f0:	4b03      	ldr	r3, [pc, #12]	; (8004600 <LL_RCC_GetAPB1Prescaler+0x14>)
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	23e0      	movs	r3, #224	; 0xe0
 80045f6:	01db      	lsls	r3, r3, #7
 80045f8:	4013      	ands	r3, r2
}
 80045fa:	0018      	movs	r0, r3
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40021000 	.word	0x40021000

08004604 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b088      	sub	sp, #32
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d102      	bne.n	8004618 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	f000 fb50 	bl	8004cb8 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2201      	movs	r2, #1
 800461e:	4013      	ands	r3, r2
 8004620:	d100      	bne.n	8004624 <HAL_RCC_OscConfig+0x20>
 8004622:	e07c      	b.n	800471e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004624:	4bc3      	ldr	r3, [pc, #780]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	2238      	movs	r2, #56	; 0x38
 800462a:	4013      	ands	r3, r2
 800462c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800462e:	4bc1      	ldr	r3, [pc, #772]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	2203      	movs	r2, #3
 8004634:	4013      	ands	r3, r2
 8004636:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004638:	69bb      	ldr	r3, [r7, #24]
 800463a:	2b10      	cmp	r3, #16
 800463c:	d102      	bne.n	8004644 <HAL_RCC_OscConfig+0x40>
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	2b03      	cmp	r3, #3
 8004642:	d002      	beq.n	800464a <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	2b08      	cmp	r3, #8
 8004648:	d10b      	bne.n	8004662 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800464a:	4bba      	ldr	r3, [pc, #744]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	2380      	movs	r3, #128	; 0x80
 8004650:	029b      	lsls	r3, r3, #10
 8004652:	4013      	ands	r3, r2
 8004654:	d062      	beq.n	800471c <HAL_RCC_OscConfig+0x118>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d15e      	bne.n	800471c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e32a      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685a      	ldr	r2, [r3, #4]
 8004666:	2380      	movs	r3, #128	; 0x80
 8004668:	025b      	lsls	r3, r3, #9
 800466a:	429a      	cmp	r2, r3
 800466c:	d107      	bne.n	800467e <HAL_RCC_OscConfig+0x7a>
 800466e:	4bb1      	ldr	r3, [pc, #708]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	4bb0      	ldr	r3, [pc, #704]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004674:	2180      	movs	r1, #128	; 0x80
 8004676:	0249      	lsls	r1, r1, #9
 8004678:	430a      	orrs	r2, r1
 800467a:	601a      	str	r2, [r3, #0]
 800467c:	e020      	b.n	80046c0 <HAL_RCC_OscConfig+0xbc>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685a      	ldr	r2, [r3, #4]
 8004682:	23a0      	movs	r3, #160	; 0xa0
 8004684:	02db      	lsls	r3, r3, #11
 8004686:	429a      	cmp	r2, r3
 8004688:	d10e      	bne.n	80046a8 <HAL_RCC_OscConfig+0xa4>
 800468a:	4baa      	ldr	r3, [pc, #680]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	4ba9      	ldr	r3, [pc, #676]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004690:	2180      	movs	r1, #128	; 0x80
 8004692:	02c9      	lsls	r1, r1, #11
 8004694:	430a      	orrs	r2, r1
 8004696:	601a      	str	r2, [r3, #0]
 8004698:	4ba6      	ldr	r3, [pc, #664]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	4ba5      	ldr	r3, [pc, #660]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 800469e:	2180      	movs	r1, #128	; 0x80
 80046a0:	0249      	lsls	r1, r1, #9
 80046a2:	430a      	orrs	r2, r1
 80046a4:	601a      	str	r2, [r3, #0]
 80046a6:	e00b      	b.n	80046c0 <HAL_RCC_OscConfig+0xbc>
 80046a8:	4ba2      	ldr	r3, [pc, #648]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	4ba1      	ldr	r3, [pc, #644]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80046ae:	49a2      	ldr	r1, [pc, #648]	; (8004938 <HAL_RCC_OscConfig+0x334>)
 80046b0:	400a      	ands	r2, r1
 80046b2:	601a      	str	r2, [r3, #0]
 80046b4:	4b9f      	ldr	r3, [pc, #636]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	4b9e      	ldr	r3, [pc, #632]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80046ba:	49a0      	ldr	r1, [pc, #640]	; (800493c <HAL_RCC_OscConfig+0x338>)
 80046bc:	400a      	ands	r2, r1
 80046be:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d014      	beq.n	80046f2 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c8:	f7ff fb1e 	bl	8003d08 <HAL_GetTick>
 80046cc:	0003      	movs	r3, r0
 80046ce:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046d0:	e008      	b.n	80046e4 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046d2:	f7ff fb19 	bl	8003d08 <HAL_GetTick>
 80046d6:	0002      	movs	r2, r0
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	2b64      	cmp	r3, #100	; 0x64
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e2e9      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046e4:	4b93      	ldr	r3, [pc, #588]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	2380      	movs	r3, #128	; 0x80
 80046ea:	029b      	lsls	r3, r3, #10
 80046ec:	4013      	ands	r3, r2
 80046ee:	d0f0      	beq.n	80046d2 <HAL_RCC_OscConfig+0xce>
 80046f0:	e015      	b.n	800471e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f2:	f7ff fb09 	bl	8003d08 <HAL_GetTick>
 80046f6:	0003      	movs	r3, r0
 80046f8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046fa:	e008      	b.n	800470e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046fc:	f7ff fb04 	bl	8003d08 <HAL_GetTick>
 8004700:	0002      	movs	r2, r0
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b64      	cmp	r3, #100	; 0x64
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e2d4      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800470e:	4b89      	ldr	r3, [pc, #548]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	2380      	movs	r3, #128	; 0x80
 8004714:	029b      	lsls	r3, r3, #10
 8004716:	4013      	ands	r3, r2
 8004718:	d1f0      	bne.n	80046fc <HAL_RCC_OscConfig+0xf8>
 800471a:	e000      	b.n	800471e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800471c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	2202      	movs	r2, #2
 8004724:	4013      	ands	r3, r2
 8004726:	d100      	bne.n	800472a <HAL_RCC_OscConfig+0x126>
 8004728:	e099      	b.n	800485e <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800472a:	4b82      	ldr	r3, [pc, #520]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	2238      	movs	r2, #56	; 0x38
 8004730:	4013      	ands	r3, r2
 8004732:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004734:	4b7f      	ldr	r3, [pc, #508]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	2203      	movs	r2, #3
 800473a:	4013      	ands	r3, r2
 800473c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	2b10      	cmp	r3, #16
 8004742:	d102      	bne.n	800474a <HAL_RCC_OscConfig+0x146>
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	2b02      	cmp	r3, #2
 8004748:	d002      	beq.n	8004750 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800474a:	69bb      	ldr	r3, [r7, #24]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d135      	bne.n	80047bc <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004750:	4b78      	ldr	r3, [pc, #480]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	2380      	movs	r3, #128	; 0x80
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	4013      	ands	r3, r2
 800475a:	d005      	beq.n	8004768 <HAL_RCC_OscConfig+0x164>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e2a7      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004768:	4b72      	ldr	r3, [pc, #456]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	4a74      	ldr	r2, [pc, #464]	; (8004940 <HAL_RCC_OscConfig+0x33c>)
 800476e:	4013      	ands	r3, r2
 8004770:	0019      	movs	r1, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	021a      	lsls	r2, r3, #8
 8004778:	4b6e      	ldr	r3, [pc, #440]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 800477a:	430a      	orrs	r2, r1
 800477c:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d112      	bne.n	80047aa <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004784:	4b6b      	ldr	r3, [pc, #428]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a6e      	ldr	r2, [pc, #440]	; (8004944 <HAL_RCC_OscConfig+0x340>)
 800478a:	4013      	ands	r3, r2
 800478c:	0019      	movs	r1, r3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	691a      	ldr	r2, [r3, #16]
 8004792:	4b68      	ldr	r3, [pc, #416]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004794:	430a      	orrs	r2, r1
 8004796:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004798:	4b66      	ldr	r3, [pc, #408]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	0adb      	lsrs	r3, r3, #11
 800479e:	2207      	movs	r2, #7
 80047a0:	4013      	ands	r3, r2
 80047a2:	4a69      	ldr	r2, [pc, #420]	; (8004948 <HAL_RCC_OscConfig+0x344>)
 80047a4:	40da      	lsrs	r2, r3
 80047a6:	4b69      	ldr	r3, [pc, #420]	; (800494c <HAL_RCC_OscConfig+0x348>)
 80047a8:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80047aa:	4b69      	ldr	r3, [pc, #420]	; (8004950 <HAL_RCC_OscConfig+0x34c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	0018      	movs	r0, r3
 80047b0:	f7ff fa4e 	bl	8003c50 <HAL_InitTick>
 80047b4:	1e03      	subs	r3, r0, #0
 80047b6:	d051      	beq.n	800485c <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e27d      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d030      	beq.n	8004826 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80047c4:	4b5b      	ldr	r3, [pc, #364]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a5e      	ldr	r2, [pc, #376]	; (8004944 <HAL_RCC_OscConfig+0x340>)
 80047ca:	4013      	ands	r3, r2
 80047cc:	0019      	movs	r1, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691a      	ldr	r2, [r3, #16]
 80047d2:	4b58      	ldr	r3, [pc, #352]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80047d4:	430a      	orrs	r2, r1
 80047d6:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80047d8:	4b56      	ldr	r3, [pc, #344]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	4b55      	ldr	r3, [pc, #340]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80047de:	2180      	movs	r1, #128	; 0x80
 80047e0:	0049      	lsls	r1, r1, #1
 80047e2:	430a      	orrs	r2, r1
 80047e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e6:	f7ff fa8f 	bl	8003d08 <HAL_GetTick>
 80047ea:	0003      	movs	r3, r0
 80047ec:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047ee:	e008      	b.n	8004802 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047f0:	f7ff fa8a 	bl	8003d08 <HAL_GetTick>
 80047f4:	0002      	movs	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e25a      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004802:	4b4c      	ldr	r3, [pc, #304]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	2380      	movs	r3, #128	; 0x80
 8004808:	00db      	lsls	r3, r3, #3
 800480a:	4013      	ands	r3, r2
 800480c:	d0f0      	beq.n	80047f0 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800480e:	4b49      	ldr	r3, [pc, #292]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	4a4b      	ldr	r2, [pc, #300]	; (8004940 <HAL_RCC_OscConfig+0x33c>)
 8004814:	4013      	ands	r3, r2
 8004816:	0019      	movs	r1, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	695b      	ldr	r3, [r3, #20]
 800481c:	021a      	lsls	r2, r3, #8
 800481e:	4b45      	ldr	r3, [pc, #276]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004820:	430a      	orrs	r2, r1
 8004822:	605a      	str	r2, [r3, #4]
 8004824:	e01b      	b.n	800485e <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004826:	4b43      	ldr	r3, [pc, #268]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	4b42      	ldr	r3, [pc, #264]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 800482c:	4949      	ldr	r1, [pc, #292]	; (8004954 <HAL_RCC_OscConfig+0x350>)
 800482e:	400a      	ands	r2, r1
 8004830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004832:	f7ff fa69 	bl	8003d08 <HAL_GetTick>
 8004836:	0003      	movs	r3, r0
 8004838:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800483a:	e008      	b.n	800484e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800483c:	f7ff fa64 	bl	8003d08 <HAL_GetTick>
 8004840:	0002      	movs	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b02      	cmp	r3, #2
 8004848:	d901      	bls.n	800484e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e234      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800484e:	4b39      	ldr	r3, [pc, #228]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	2380      	movs	r3, #128	; 0x80
 8004854:	00db      	lsls	r3, r3, #3
 8004856:	4013      	ands	r3, r2
 8004858:	d1f0      	bne.n	800483c <HAL_RCC_OscConfig+0x238>
 800485a:	e000      	b.n	800485e <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800485c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2208      	movs	r2, #8
 8004864:	4013      	ands	r3, r2
 8004866:	d047      	beq.n	80048f8 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004868:	4b32      	ldr	r3, [pc, #200]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	2238      	movs	r2, #56	; 0x38
 800486e:	4013      	ands	r3, r2
 8004870:	2b18      	cmp	r3, #24
 8004872:	d10a      	bne.n	800488a <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004874:	4b2f      	ldr	r3, [pc, #188]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004876:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004878:	2202      	movs	r2, #2
 800487a:	4013      	ands	r3, r2
 800487c:	d03c      	beq.n	80048f8 <HAL_RCC_OscConfig+0x2f4>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d138      	bne.n	80048f8 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e216      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d019      	beq.n	80048c6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004892:	4b28      	ldr	r3, [pc, #160]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004894:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004896:	4b27      	ldr	r3, [pc, #156]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 8004898:	2101      	movs	r1, #1
 800489a:	430a      	orrs	r2, r1
 800489c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800489e:	f7ff fa33 	bl	8003d08 <HAL_GetTick>
 80048a2:	0003      	movs	r3, r0
 80048a4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048a6:	e008      	b.n	80048ba <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048a8:	f7ff fa2e 	bl	8003d08 <HAL_GetTick>
 80048ac:	0002      	movs	r2, r0
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d901      	bls.n	80048ba <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e1fe      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048ba:	4b1e      	ldr	r3, [pc, #120]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80048bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048be:	2202      	movs	r2, #2
 80048c0:	4013      	ands	r3, r2
 80048c2:	d0f1      	beq.n	80048a8 <HAL_RCC_OscConfig+0x2a4>
 80048c4:	e018      	b.n	80048f8 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80048c6:	4b1b      	ldr	r3, [pc, #108]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80048c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80048ca:	4b1a      	ldr	r3, [pc, #104]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80048cc:	2101      	movs	r1, #1
 80048ce:	438a      	bics	r2, r1
 80048d0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d2:	f7ff fa19 	bl	8003d08 <HAL_GetTick>
 80048d6:	0003      	movs	r3, r0
 80048d8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048da:	e008      	b.n	80048ee <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048dc:	f7ff fa14 	bl	8003d08 <HAL_GetTick>
 80048e0:	0002      	movs	r2, r0
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	d901      	bls.n	80048ee <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e1e4      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048ee:	4b11      	ldr	r3, [pc, #68]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 80048f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048f2:	2202      	movs	r2, #2
 80048f4:	4013      	ands	r3, r2
 80048f6:	d1f1      	bne.n	80048dc <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2204      	movs	r2, #4
 80048fe:	4013      	ands	r3, r2
 8004900:	d100      	bne.n	8004904 <HAL_RCC_OscConfig+0x300>
 8004902:	e0c7      	b.n	8004a94 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004904:	231f      	movs	r3, #31
 8004906:	18fb      	adds	r3, r7, r3
 8004908:	2200      	movs	r2, #0
 800490a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800490c:	4b09      	ldr	r3, [pc, #36]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	2238      	movs	r2, #56	; 0x38
 8004912:	4013      	ands	r3, r2
 8004914:	2b20      	cmp	r3, #32
 8004916:	d11f      	bne.n	8004958 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004918:	4b06      	ldr	r3, [pc, #24]	; (8004934 <HAL_RCC_OscConfig+0x330>)
 800491a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800491c:	2202      	movs	r2, #2
 800491e:	4013      	ands	r3, r2
 8004920:	d100      	bne.n	8004924 <HAL_RCC_OscConfig+0x320>
 8004922:	e0b7      	b.n	8004a94 <HAL_RCC_OscConfig+0x490>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d000      	beq.n	800492e <HAL_RCC_OscConfig+0x32a>
 800492c:	e0b2      	b.n	8004a94 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e1c2      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
 8004932:	46c0      	nop			; (mov r8, r8)
 8004934:	40021000 	.word	0x40021000
 8004938:	fffeffff 	.word	0xfffeffff
 800493c:	fffbffff 	.word	0xfffbffff
 8004940:	ffff80ff 	.word	0xffff80ff
 8004944:	ffffc7ff 	.word	0xffffc7ff
 8004948:	00f42400 	.word	0x00f42400
 800494c:	2000000c 	.word	0x2000000c
 8004950:	20000010 	.word	0x20000010
 8004954:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004958:	4bb5      	ldr	r3, [pc, #724]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 800495a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800495c:	2380      	movs	r3, #128	; 0x80
 800495e:	055b      	lsls	r3, r3, #21
 8004960:	4013      	ands	r3, r2
 8004962:	d101      	bne.n	8004968 <HAL_RCC_OscConfig+0x364>
 8004964:	2301      	movs	r3, #1
 8004966:	e000      	b.n	800496a <HAL_RCC_OscConfig+0x366>
 8004968:	2300      	movs	r3, #0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d011      	beq.n	8004992 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800496e:	4bb0      	ldr	r3, [pc, #704]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004970:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004972:	4baf      	ldr	r3, [pc, #700]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004974:	2180      	movs	r1, #128	; 0x80
 8004976:	0549      	lsls	r1, r1, #21
 8004978:	430a      	orrs	r2, r1
 800497a:	63da      	str	r2, [r3, #60]	; 0x3c
 800497c:	4bac      	ldr	r3, [pc, #688]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 800497e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004980:	2380      	movs	r3, #128	; 0x80
 8004982:	055b      	lsls	r3, r3, #21
 8004984:	4013      	ands	r3, r2
 8004986:	60fb      	str	r3, [r7, #12]
 8004988:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800498a:	231f      	movs	r3, #31
 800498c:	18fb      	adds	r3, r7, r3
 800498e:	2201      	movs	r2, #1
 8004990:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004992:	4ba8      	ldr	r3, [pc, #672]	; (8004c34 <HAL_RCC_OscConfig+0x630>)
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	2380      	movs	r3, #128	; 0x80
 8004998:	005b      	lsls	r3, r3, #1
 800499a:	4013      	ands	r3, r2
 800499c:	d11a      	bne.n	80049d4 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800499e:	4ba5      	ldr	r3, [pc, #660]	; (8004c34 <HAL_RCC_OscConfig+0x630>)
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	4ba4      	ldr	r3, [pc, #656]	; (8004c34 <HAL_RCC_OscConfig+0x630>)
 80049a4:	2180      	movs	r1, #128	; 0x80
 80049a6:	0049      	lsls	r1, r1, #1
 80049a8:	430a      	orrs	r2, r1
 80049aa:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80049ac:	f7ff f9ac 	bl	8003d08 <HAL_GetTick>
 80049b0:	0003      	movs	r3, r0
 80049b2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049b4:	e008      	b.n	80049c8 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049b6:	f7ff f9a7 	bl	8003d08 <HAL_GetTick>
 80049ba:	0002      	movs	r2, r0
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d901      	bls.n	80049c8 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80049c4:	2303      	movs	r3, #3
 80049c6:	e177      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049c8:	4b9a      	ldr	r3, [pc, #616]	; (8004c34 <HAL_RCC_OscConfig+0x630>)
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	2380      	movs	r3, #128	; 0x80
 80049ce:	005b      	lsls	r3, r3, #1
 80049d0:	4013      	ands	r3, r2
 80049d2:	d0f0      	beq.n	80049b6 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d106      	bne.n	80049ea <HAL_RCC_OscConfig+0x3e6>
 80049dc:	4b94      	ldr	r3, [pc, #592]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 80049de:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80049e0:	4b93      	ldr	r3, [pc, #588]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 80049e2:	2101      	movs	r1, #1
 80049e4:	430a      	orrs	r2, r1
 80049e6:	65da      	str	r2, [r3, #92]	; 0x5c
 80049e8:	e01c      	b.n	8004a24 <HAL_RCC_OscConfig+0x420>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	2b05      	cmp	r3, #5
 80049f0:	d10c      	bne.n	8004a0c <HAL_RCC_OscConfig+0x408>
 80049f2:	4b8f      	ldr	r3, [pc, #572]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 80049f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80049f6:	4b8e      	ldr	r3, [pc, #568]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 80049f8:	2104      	movs	r1, #4
 80049fa:	430a      	orrs	r2, r1
 80049fc:	65da      	str	r2, [r3, #92]	; 0x5c
 80049fe:	4b8c      	ldr	r3, [pc, #560]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004a00:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004a02:	4b8b      	ldr	r3, [pc, #556]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004a04:	2101      	movs	r1, #1
 8004a06:	430a      	orrs	r2, r1
 8004a08:	65da      	str	r2, [r3, #92]	; 0x5c
 8004a0a:	e00b      	b.n	8004a24 <HAL_RCC_OscConfig+0x420>
 8004a0c:	4b88      	ldr	r3, [pc, #544]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004a0e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004a10:	4b87      	ldr	r3, [pc, #540]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004a12:	2101      	movs	r1, #1
 8004a14:	438a      	bics	r2, r1
 8004a16:	65da      	str	r2, [r3, #92]	; 0x5c
 8004a18:	4b85      	ldr	r3, [pc, #532]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004a1a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004a1c:	4b84      	ldr	r3, [pc, #528]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004a1e:	2104      	movs	r1, #4
 8004a20:	438a      	bics	r2, r1
 8004a22:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d014      	beq.n	8004a56 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a2c:	f7ff f96c 	bl	8003d08 <HAL_GetTick>
 8004a30:	0003      	movs	r3, r0
 8004a32:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a34:	e009      	b.n	8004a4a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a36:	f7ff f967 	bl	8003d08 <HAL_GetTick>
 8004a3a:	0002      	movs	r2, r0
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	4a7d      	ldr	r2, [pc, #500]	; (8004c38 <HAL_RCC_OscConfig+0x634>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e136      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a4a:	4b79      	ldr	r3, [pc, #484]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a4e:	2202      	movs	r2, #2
 8004a50:	4013      	ands	r3, r2
 8004a52:	d0f0      	beq.n	8004a36 <HAL_RCC_OscConfig+0x432>
 8004a54:	e013      	b.n	8004a7e <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a56:	f7ff f957 	bl	8003d08 <HAL_GetTick>
 8004a5a:	0003      	movs	r3, r0
 8004a5c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a5e:	e009      	b.n	8004a74 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a60:	f7ff f952 	bl	8003d08 <HAL_GetTick>
 8004a64:	0002      	movs	r2, r0
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	4a73      	ldr	r2, [pc, #460]	; (8004c38 <HAL_RCC_OscConfig+0x634>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d901      	bls.n	8004a74 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004a70:	2303      	movs	r3, #3
 8004a72:	e121      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a74:	4b6e      	ldr	r3, [pc, #440]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004a76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a78:	2202      	movs	r2, #2
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	d1f0      	bne.n	8004a60 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004a7e:	231f      	movs	r3, #31
 8004a80:	18fb      	adds	r3, r7, r3
 8004a82:	781b      	ldrb	r3, [r3, #0]
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d105      	bne.n	8004a94 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004a88:	4b69      	ldr	r3, [pc, #420]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004a8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a8c:	4b68      	ldr	r3, [pc, #416]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004a8e:	496b      	ldr	r1, [pc, #428]	; (8004c3c <HAL_RCC_OscConfig+0x638>)
 8004a90:	400a      	ands	r2, r1
 8004a92:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2220      	movs	r2, #32
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	d039      	beq.n	8004b12 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	69db      	ldr	r3, [r3, #28]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d01b      	beq.n	8004ade <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004aa6:	4b62      	ldr	r3, [pc, #392]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	4b61      	ldr	r3, [pc, #388]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004aac:	2180      	movs	r1, #128	; 0x80
 8004aae:	03c9      	lsls	r1, r1, #15
 8004ab0:	430a      	orrs	r2, r1
 8004ab2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab4:	f7ff f928 	bl	8003d08 <HAL_GetTick>
 8004ab8:	0003      	movs	r3, r0
 8004aba:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004abc:	e008      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004abe:	f7ff f923 	bl	8003d08 <HAL_GetTick>
 8004ac2:	0002      	movs	r2, r0
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d901      	bls.n	8004ad0 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e0f3      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004ad0:	4b57      	ldr	r3, [pc, #348]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	2380      	movs	r3, #128	; 0x80
 8004ad6:	041b      	lsls	r3, r3, #16
 8004ad8:	4013      	ands	r3, r2
 8004ada:	d0f0      	beq.n	8004abe <HAL_RCC_OscConfig+0x4ba>
 8004adc:	e019      	b.n	8004b12 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004ade:	4b54      	ldr	r3, [pc, #336]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	4b53      	ldr	r3, [pc, #332]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004ae4:	4956      	ldr	r1, [pc, #344]	; (8004c40 <HAL_RCC_OscConfig+0x63c>)
 8004ae6:	400a      	ands	r2, r1
 8004ae8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aea:	f7ff f90d 	bl	8003d08 <HAL_GetTick>
 8004aee:	0003      	movs	r3, r0
 8004af0:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004af2:	e008      	b.n	8004b06 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004af4:	f7ff f908 	bl	8003d08 <HAL_GetTick>
 8004af8:	0002      	movs	r2, r0
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d901      	bls.n	8004b06 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e0d8      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004b06:	4b4a      	ldr	r3, [pc, #296]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	2380      	movs	r3, #128	; 0x80
 8004b0c:	041b      	lsls	r3, r3, #16
 8004b0e:	4013      	ands	r3, r2
 8004b10:	d1f0      	bne.n	8004af4 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d100      	bne.n	8004b1c <HAL_RCC_OscConfig+0x518>
 8004b1a:	e0cc      	b.n	8004cb6 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b1c:	4b44      	ldr	r3, [pc, #272]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	2238      	movs	r2, #56	; 0x38
 8004b22:	4013      	ands	r3, r2
 8004b24:	2b10      	cmp	r3, #16
 8004b26:	d100      	bne.n	8004b2a <HAL_RCC_OscConfig+0x526>
 8004b28:	e07b      	b.n	8004c22 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d156      	bne.n	8004be0 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b32:	4b3f      	ldr	r3, [pc, #252]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	4b3e      	ldr	r3, [pc, #248]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004b38:	4942      	ldr	r1, [pc, #264]	; (8004c44 <HAL_RCC_OscConfig+0x640>)
 8004b3a:	400a      	ands	r2, r1
 8004b3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3e:	f7ff f8e3 	bl	8003d08 <HAL_GetTick>
 8004b42:	0003      	movs	r3, r0
 8004b44:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b46:	e008      	b.n	8004b5a <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b48:	f7ff f8de 	bl	8003d08 <HAL_GetTick>
 8004b4c:	0002      	movs	r2, r0
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d901      	bls.n	8004b5a <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e0ae      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b5a:	4b35      	ldr	r3, [pc, #212]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	2380      	movs	r3, #128	; 0x80
 8004b60:	049b      	lsls	r3, r3, #18
 8004b62:	4013      	ands	r3, r2
 8004b64:	d1f0      	bne.n	8004b48 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b66:	4b32      	ldr	r3, [pc, #200]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	4a37      	ldr	r2, [pc, #220]	; (8004c48 <HAL_RCC_OscConfig+0x644>)
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	0019      	movs	r1, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b78:	431a      	orrs	r2, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7e:	021b      	lsls	r3, r3, #8
 8004b80:	431a      	orrs	r2, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b86:	431a      	orrs	r2, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b8c:	431a      	orrs	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b92:	431a      	orrs	r2, r3
 8004b94:	4b26      	ldr	r3, [pc, #152]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004b96:	430a      	orrs	r2, r1
 8004b98:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b9a:	4b25      	ldr	r3, [pc, #148]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	4b24      	ldr	r3, [pc, #144]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004ba0:	2180      	movs	r1, #128	; 0x80
 8004ba2:	0449      	lsls	r1, r1, #17
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004ba8:	4b21      	ldr	r3, [pc, #132]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004baa:	68da      	ldr	r2, [r3, #12]
 8004bac:	4b20      	ldr	r3, [pc, #128]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004bae:	2180      	movs	r1, #128	; 0x80
 8004bb0:	0549      	lsls	r1, r1, #21
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bb6:	f7ff f8a7 	bl	8003d08 <HAL_GetTick>
 8004bba:	0003      	movs	r3, r0
 8004bbc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bbe:	e008      	b.n	8004bd2 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bc0:	f7ff f8a2 	bl	8003d08 <HAL_GetTick>
 8004bc4:	0002      	movs	r2, r0
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d901      	bls.n	8004bd2 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004bce:	2303      	movs	r3, #3
 8004bd0:	e072      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bd2:	4b17      	ldr	r3, [pc, #92]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	2380      	movs	r3, #128	; 0x80
 8004bd8:	049b      	lsls	r3, r3, #18
 8004bda:	4013      	ands	r3, r2
 8004bdc:	d0f0      	beq.n	8004bc0 <HAL_RCC_OscConfig+0x5bc>
 8004bde:	e06a      	b.n	8004cb6 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004be0:	4b13      	ldr	r3, [pc, #76]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	4b12      	ldr	r3, [pc, #72]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004be6:	4917      	ldr	r1, [pc, #92]	; (8004c44 <HAL_RCC_OscConfig+0x640>)
 8004be8:	400a      	ands	r2, r1
 8004bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bec:	f7ff f88c 	bl	8003d08 <HAL_GetTick>
 8004bf0:	0003      	movs	r3, r0
 8004bf2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bf4:	e008      	b.n	8004c08 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bf6:	f7ff f887 	bl	8003d08 <HAL_GetTick>
 8004bfa:	0002      	movs	r2, r0
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d901      	bls.n	8004c08 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e057      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c08:	4b09      	ldr	r3, [pc, #36]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	2380      	movs	r3, #128	; 0x80
 8004c0e:	049b      	lsls	r3, r3, #18
 8004c10:	4013      	ands	r3, r2
 8004c12:	d1f0      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004c14:	4b06      	ldr	r3, [pc, #24]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004c16:	68da      	ldr	r2, [r3, #12]
 8004c18:	4b05      	ldr	r3, [pc, #20]	; (8004c30 <HAL_RCC_OscConfig+0x62c>)
 8004c1a:	490c      	ldr	r1, [pc, #48]	; (8004c4c <HAL_RCC_OscConfig+0x648>)
 8004c1c:	400a      	ands	r2, r1
 8004c1e:	60da      	str	r2, [r3, #12]
 8004c20:	e049      	b.n	8004cb6 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a1b      	ldr	r3, [r3, #32]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d112      	bne.n	8004c50 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e044      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
 8004c2e:	46c0      	nop			; (mov r8, r8)
 8004c30:	40021000 	.word	0x40021000
 8004c34:	40007000 	.word	0x40007000
 8004c38:	00001388 	.word	0x00001388
 8004c3c:	efffffff 	.word	0xefffffff
 8004c40:	ffbfffff 	.word	0xffbfffff
 8004c44:	feffffff 	.word	0xfeffffff
 8004c48:	11c1808c 	.word	0x11c1808c
 8004c4c:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004c50:	4b1b      	ldr	r3, [pc, #108]	; (8004cc0 <HAL_RCC_OscConfig+0x6bc>)
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	2203      	movs	r2, #3
 8004c5a:	401a      	ands	r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d126      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	2270      	movs	r2, #112	; 0x70
 8004c68:	401a      	ands	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d11f      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	23fe      	movs	r3, #254	; 0xfe
 8004c76:	01db      	lsls	r3, r3, #7
 8004c78:	401a      	ands	r2, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c7e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d116      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	23f8      	movs	r3, #248	; 0xf8
 8004c88:	039b      	lsls	r3, r3, #14
 8004c8a:	401a      	ands	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d10e      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	23e0      	movs	r3, #224	; 0xe0
 8004c98:	051b      	lsls	r3, r3, #20
 8004c9a:	401a      	ands	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d106      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	0f5b      	lsrs	r3, r3, #29
 8004ca8:	075a      	lsls	r2, r3, #29
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d001      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e000      	b.n	8004cb8 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	0018      	movs	r0, r3
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	b008      	add	sp, #32
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	40021000 	.word	0x40021000

08004cc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d101      	bne.n	8004cd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e0e9      	b.n	8004eac <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004cd8:	4b76      	ldr	r3, [pc, #472]	; (8004eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2207      	movs	r2, #7
 8004cde:	4013      	ands	r3, r2
 8004ce0:	683a      	ldr	r2, [r7, #0]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d91e      	bls.n	8004d24 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ce6:	4b73      	ldr	r3, [pc, #460]	; (8004eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2207      	movs	r2, #7
 8004cec:	4393      	bics	r3, r2
 8004cee:	0019      	movs	r1, r3
 8004cf0:	4b70      	ldr	r3, [pc, #448]	; (8004eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8004cf2:	683a      	ldr	r2, [r7, #0]
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004cf8:	f7ff f806 	bl	8003d08 <HAL_GetTick>
 8004cfc:	0003      	movs	r3, r0
 8004cfe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004d00:	e009      	b.n	8004d16 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d02:	f7ff f801 	bl	8003d08 <HAL_GetTick>
 8004d06:	0002      	movs	r2, r0
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	4a6a      	ldr	r2, [pc, #424]	; (8004eb8 <HAL_RCC_ClockConfig+0x1f4>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e0ca      	b.n	8004eac <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004d16:	4b67      	ldr	r3, [pc, #412]	; (8004eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2207      	movs	r2, #7
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	683a      	ldr	r2, [r7, #0]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d1ee      	bne.n	8004d02 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2202      	movs	r2, #2
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	d015      	beq.n	8004d5a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2204      	movs	r2, #4
 8004d34:	4013      	ands	r3, r2
 8004d36:	d006      	beq.n	8004d46 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004d38:	4b60      	ldr	r3, [pc, #384]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004d3a:	689a      	ldr	r2, [r3, #8]
 8004d3c:	4b5f      	ldr	r3, [pc, #380]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004d3e:	21e0      	movs	r1, #224	; 0xe0
 8004d40:	01c9      	lsls	r1, r1, #7
 8004d42:	430a      	orrs	r2, r1
 8004d44:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d46:	4b5d      	ldr	r3, [pc, #372]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	4a5d      	ldr	r2, [pc, #372]	; (8004ec0 <HAL_RCC_ClockConfig+0x1fc>)
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	0019      	movs	r1, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689a      	ldr	r2, [r3, #8]
 8004d54:	4b59      	ldr	r3, [pc, #356]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004d56:	430a      	orrs	r2, r1
 8004d58:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	4013      	ands	r3, r2
 8004d62:	d057      	beq.n	8004e14 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d107      	bne.n	8004d7c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d6c:	4b53      	ldr	r3, [pc, #332]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	2380      	movs	r3, #128	; 0x80
 8004d72:	029b      	lsls	r3, r3, #10
 8004d74:	4013      	ands	r3, r2
 8004d76:	d12b      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e097      	b.n	8004eac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d107      	bne.n	8004d94 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d84:	4b4d      	ldr	r3, [pc, #308]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	2380      	movs	r3, #128	; 0x80
 8004d8a:	049b      	lsls	r3, r3, #18
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	d11f      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e08b      	b.n	8004eac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d107      	bne.n	8004dac <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d9c:	4b47      	ldr	r3, [pc, #284]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	2380      	movs	r3, #128	; 0x80
 8004da2:	00db      	lsls	r3, r3, #3
 8004da4:	4013      	ands	r3, r2
 8004da6:	d113      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e07f      	b.n	8004eac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	2b03      	cmp	r3, #3
 8004db2:	d106      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004db4:	4b41      	ldr	r3, [pc, #260]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004db8:	2202      	movs	r2, #2
 8004dba:	4013      	ands	r3, r2
 8004dbc:	d108      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e074      	b.n	8004eac <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dc2:	4b3e      	ldr	r3, [pc, #248]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004dc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	4013      	ands	r3, r2
 8004dca:	d101      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e06d      	b.n	8004eac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004dd0:	4b3a      	ldr	r3, [pc, #232]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	2207      	movs	r2, #7
 8004dd6:	4393      	bics	r3, r2
 8004dd8:	0019      	movs	r1, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	685a      	ldr	r2, [r3, #4]
 8004dde:	4b37      	ldr	r3, [pc, #220]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004de0:	430a      	orrs	r2, r1
 8004de2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004de4:	f7fe ff90 	bl	8003d08 <HAL_GetTick>
 8004de8:	0003      	movs	r3, r0
 8004dea:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dec:	e009      	b.n	8004e02 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dee:	f7fe ff8b 	bl	8003d08 <HAL_GetTick>
 8004df2:	0002      	movs	r2, r0
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	4a2f      	ldr	r2, [pc, #188]	; (8004eb8 <HAL_RCC_ClockConfig+0x1f4>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e054      	b.n	8004eac <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e02:	4b2e      	ldr	r3, [pc, #184]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	2238      	movs	r2, #56	; 0x38
 8004e08:	401a      	ands	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	00db      	lsls	r3, r3, #3
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d1ec      	bne.n	8004dee <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e14:	4b27      	ldr	r3, [pc, #156]	; (8004eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2207      	movs	r2, #7
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	683a      	ldr	r2, [r7, #0]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d21e      	bcs.n	8004e60 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e22:	4b24      	ldr	r3, [pc, #144]	; (8004eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2207      	movs	r2, #7
 8004e28:	4393      	bics	r3, r2
 8004e2a:	0019      	movs	r1, r3
 8004e2c:	4b21      	ldr	r3, [pc, #132]	; (8004eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8004e2e:	683a      	ldr	r2, [r7, #0]
 8004e30:	430a      	orrs	r2, r1
 8004e32:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004e34:	f7fe ff68 	bl	8003d08 <HAL_GetTick>
 8004e38:	0003      	movs	r3, r0
 8004e3a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004e3c:	e009      	b.n	8004e52 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e3e:	f7fe ff63 	bl	8003d08 <HAL_GetTick>
 8004e42:	0002      	movs	r2, r0
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	1ad3      	subs	r3, r2, r3
 8004e48:	4a1b      	ldr	r2, [pc, #108]	; (8004eb8 <HAL_RCC_ClockConfig+0x1f4>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e02c      	b.n	8004eac <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004e52:	4b18      	ldr	r3, [pc, #96]	; (8004eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2207      	movs	r2, #7
 8004e58:	4013      	ands	r3, r2
 8004e5a:	683a      	ldr	r2, [r7, #0]
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d1ee      	bne.n	8004e3e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2204      	movs	r2, #4
 8004e66:	4013      	ands	r3, r2
 8004e68:	d009      	beq.n	8004e7e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004e6a:	4b14      	ldr	r3, [pc, #80]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	4a15      	ldr	r2, [pc, #84]	; (8004ec4 <HAL_RCC_ClockConfig+0x200>)
 8004e70:	4013      	ands	r3, r2
 8004e72:	0019      	movs	r1, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	68da      	ldr	r2, [r3, #12]
 8004e78:	4b10      	ldr	r3, [pc, #64]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004e7e:	f000 f829 	bl	8004ed4 <HAL_RCC_GetSysClockFreq>
 8004e82:	0001      	movs	r1, r0
 8004e84:	4b0d      	ldr	r3, [pc, #52]	; (8004ebc <HAL_RCC_ClockConfig+0x1f8>)
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	0a1b      	lsrs	r3, r3, #8
 8004e8a:	220f      	movs	r2, #15
 8004e8c:	401a      	ands	r2, r3
 8004e8e:	4b0e      	ldr	r3, [pc, #56]	; (8004ec8 <HAL_RCC_ClockConfig+0x204>)
 8004e90:	0092      	lsls	r2, r2, #2
 8004e92:	58d3      	ldr	r3, [r2, r3]
 8004e94:	221f      	movs	r2, #31
 8004e96:	4013      	ands	r3, r2
 8004e98:	000a      	movs	r2, r1
 8004e9a:	40da      	lsrs	r2, r3
 8004e9c:	4b0b      	ldr	r3, [pc, #44]	; (8004ecc <HAL_RCC_ClockConfig+0x208>)
 8004e9e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004ea0:	4b0b      	ldr	r3, [pc, #44]	; (8004ed0 <HAL_RCC_ClockConfig+0x20c>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	0018      	movs	r0, r3
 8004ea6:	f7fe fed3 	bl	8003c50 <HAL_InitTick>
 8004eaa:	0003      	movs	r3, r0
}
 8004eac:	0018      	movs	r0, r3
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	b004      	add	sp, #16
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	40022000 	.word	0x40022000
 8004eb8:	00001388 	.word	0x00001388
 8004ebc:	40021000 	.word	0x40021000
 8004ec0:	fffff0ff 	.word	0xfffff0ff
 8004ec4:	ffff8fff 	.word	0xffff8fff
 8004ec8:	08013f24 	.word	0x08013f24
 8004ecc:	2000000c 	.word	0x2000000c
 8004ed0:	20000010 	.word	0x20000010

08004ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004eda:	4b3c      	ldr	r3, [pc, #240]	; (8004fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	2238      	movs	r2, #56	; 0x38
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	d10f      	bne.n	8004f04 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004ee4:	4b39      	ldr	r3, [pc, #228]	; (8004fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	0adb      	lsrs	r3, r3, #11
 8004eea:	2207      	movs	r2, #7
 8004eec:	4013      	ands	r3, r2
 8004eee:	2201      	movs	r2, #1
 8004ef0:	409a      	lsls	r2, r3
 8004ef2:	0013      	movs	r3, r2
 8004ef4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004ef6:	6839      	ldr	r1, [r7, #0]
 8004ef8:	4835      	ldr	r0, [pc, #212]	; (8004fd0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004efa:	f7fb f91f 	bl	800013c <__udivsi3>
 8004efe:	0003      	movs	r3, r0
 8004f00:	613b      	str	r3, [r7, #16]
 8004f02:	e05d      	b.n	8004fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f04:	4b31      	ldr	r3, [pc, #196]	; (8004fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	2238      	movs	r2, #56	; 0x38
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	2b08      	cmp	r3, #8
 8004f0e:	d102      	bne.n	8004f16 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f10:	4b30      	ldr	r3, [pc, #192]	; (8004fd4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004f12:	613b      	str	r3, [r7, #16]
 8004f14:	e054      	b.n	8004fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f16:	4b2d      	ldr	r3, [pc, #180]	; (8004fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	2238      	movs	r2, #56	; 0x38
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	2b10      	cmp	r3, #16
 8004f20:	d138      	bne.n	8004f94 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004f22:	4b2a      	ldr	r3, [pc, #168]	; (8004fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	2203      	movs	r2, #3
 8004f28:	4013      	ands	r3, r2
 8004f2a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f2c:	4b27      	ldr	r3, [pc, #156]	; (8004fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	091b      	lsrs	r3, r3, #4
 8004f32:	2207      	movs	r2, #7
 8004f34:	4013      	ands	r3, r2
 8004f36:	3301      	adds	r3, #1
 8004f38:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2b03      	cmp	r3, #3
 8004f3e:	d10d      	bne.n	8004f5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004f40:	68b9      	ldr	r1, [r7, #8]
 8004f42:	4824      	ldr	r0, [pc, #144]	; (8004fd4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004f44:	f7fb f8fa 	bl	800013c <__udivsi3>
 8004f48:	0003      	movs	r3, r0
 8004f4a:	0019      	movs	r1, r3
 8004f4c:	4b1f      	ldr	r3, [pc, #124]	; (8004fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	0a1b      	lsrs	r3, r3, #8
 8004f52:	227f      	movs	r2, #127	; 0x7f
 8004f54:	4013      	ands	r3, r2
 8004f56:	434b      	muls	r3, r1
 8004f58:	617b      	str	r3, [r7, #20]
        break;
 8004f5a:	e00d      	b.n	8004f78 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004f5c:	68b9      	ldr	r1, [r7, #8]
 8004f5e:	481c      	ldr	r0, [pc, #112]	; (8004fd0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004f60:	f7fb f8ec 	bl	800013c <__udivsi3>
 8004f64:	0003      	movs	r3, r0
 8004f66:	0019      	movs	r1, r3
 8004f68:	4b18      	ldr	r3, [pc, #96]	; (8004fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	0a1b      	lsrs	r3, r3, #8
 8004f6e:	227f      	movs	r2, #127	; 0x7f
 8004f70:	4013      	ands	r3, r2
 8004f72:	434b      	muls	r3, r1
 8004f74:	617b      	str	r3, [r7, #20]
        break;
 8004f76:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004f78:	4b14      	ldr	r3, [pc, #80]	; (8004fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	0f5b      	lsrs	r3, r3, #29
 8004f7e:	2207      	movs	r2, #7
 8004f80:	4013      	ands	r3, r2
 8004f82:	3301      	adds	r3, #1
 8004f84:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004f86:	6879      	ldr	r1, [r7, #4]
 8004f88:	6978      	ldr	r0, [r7, #20]
 8004f8a:	f7fb f8d7 	bl	800013c <__udivsi3>
 8004f8e:	0003      	movs	r3, r0
 8004f90:	613b      	str	r3, [r7, #16]
 8004f92:	e015      	b.n	8004fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004f94:	4b0d      	ldr	r3, [pc, #52]	; (8004fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	2238      	movs	r2, #56	; 0x38
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	2b20      	cmp	r3, #32
 8004f9e:	d103      	bne.n	8004fa8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004fa0:	2380      	movs	r3, #128	; 0x80
 8004fa2:	021b      	lsls	r3, r3, #8
 8004fa4:	613b      	str	r3, [r7, #16]
 8004fa6:	e00b      	b.n	8004fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004fa8:	4b08      	ldr	r3, [pc, #32]	; (8004fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	2238      	movs	r2, #56	; 0x38
 8004fae:	4013      	ands	r3, r2
 8004fb0:	2b18      	cmp	r3, #24
 8004fb2:	d103      	bne.n	8004fbc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004fb4:	23fa      	movs	r3, #250	; 0xfa
 8004fb6:	01db      	lsls	r3, r3, #7
 8004fb8:	613b      	str	r3, [r7, #16]
 8004fba:	e001      	b.n	8004fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004fc0:	693b      	ldr	r3, [r7, #16]
}
 8004fc2:	0018      	movs	r0, r3
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	b006      	add	sp, #24
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	46c0      	nop			; (mov r8, r8)
 8004fcc:	40021000 	.word	0x40021000
 8004fd0:	00f42400 	.word	0x00f42400
 8004fd4:	007a1200 	.word	0x007a1200

08004fd8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fdc:	4b02      	ldr	r3, [pc, #8]	; (8004fe8 <HAL_RCC_GetHCLKFreq+0x10>)
 8004fde:	681b      	ldr	r3, [r3, #0]
}
 8004fe0:	0018      	movs	r0, r3
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	46c0      	nop			; (mov r8, r8)
 8004fe8:	2000000c 	.word	0x2000000c

08004fec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fec:	b5b0      	push	{r4, r5, r7, lr}
 8004fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004ff0:	f7ff fff2 	bl	8004fd8 <HAL_RCC_GetHCLKFreq>
 8004ff4:	0004      	movs	r4, r0
 8004ff6:	f7ff faf9 	bl	80045ec <LL_RCC_GetAPB1Prescaler>
 8004ffa:	0003      	movs	r3, r0
 8004ffc:	0b1a      	lsrs	r2, r3, #12
 8004ffe:	4b05      	ldr	r3, [pc, #20]	; (8005014 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005000:	0092      	lsls	r2, r2, #2
 8005002:	58d3      	ldr	r3, [r2, r3]
 8005004:	221f      	movs	r2, #31
 8005006:	4013      	ands	r3, r2
 8005008:	40dc      	lsrs	r4, r3
 800500a:	0023      	movs	r3, r4
}
 800500c:	0018      	movs	r0, r3
 800500e:	46bd      	mov	sp, r7
 8005010:	bdb0      	pop	{r4, r5, r7, pc}
 8005012:	46c0      	nop			; (mov r8, r8)
 8005014:	08013f64 	.word	0x08013f64

08005018 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b086      	sub	sp, #24
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005020:	2313      	movs	r3, #19
 8005022:	18fb      	adds	r3, r7, r3
 8005024:	2200      	movs	r2, #0
 8005026:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005028:	2312      	movs	r3, #18
 800502a:	18fb      	adds	r3, r7, r3
 800502c:	2200      	movs	r2, #0
 800502e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	2380      	movs	r3, #128	; 0x80
 8005036:	029b      	lsls	r3, r3, #10
 8005038:	4013      	ands	r3, r2
 800503a:	d100      	bne.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800503c:	e0ad      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800503e:	2011      	movs	r0, #17
 8005040:	183b      	adds	r3, r7, r0
 8005042:	2200      	movs	r2, #0
 8005044:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005046:	4b47      	ldr	r3, [pc, #284]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005048:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800504a:	2380      	movs	r3, #128	; 0x80
 800504c:	055b      	lsls	r3, r3, #21
 800504e:	4013      	ands	r3, r2
 8005050:	d110      	bne.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005052:	4b44      	ldr	r3, [pc, #272]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005054:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005056:	4b43      	ldr	r3, [pc, #268]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005058:	2180      	movs	r1, #128	; 0x80
 800505a:	0549      	lsls	r1, r1, #21
 800505c:	430a      	orrs	r2, r1
 800505e:	63da      	str	r2, [r3, #60]	; 0x3c
 8005060:	4b40      	ldr	r3, [pc, #256]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005062:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005064:	2380      	movs	r3, #128	; 0x80
 8005066:	055b      	lsls	r3, r3, #21
 8005068:	4013      	ands	r3, r2
 800506a:	60bb      	str	r3, [r7, #8]
 800506c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800506e:	183b      	adds	r3, r7, r0
 8005070:	2201      	movs	r2, #1
 8005072:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005074:	4b3c      	ldr	r3, [pc, #240]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	4b3b      	ldr	r3, [pc, #236]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800507a:	2180      	movs	r1, #128	; 0x80
 800507c:	0049      	lsls	r1, r1, #1
 800507e:	430a      	orrs	r2, r1
 8005080:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005082:	f7fe fe41 	bl	8003d08 <HAL_GetTick>
 8005086:	0003      	movs	r3, r0
 8005088:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800508a:	e00b      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800508c:	f7fe fe3c 	bl	8003d08 <HAL_GetTick>
 8005090:	0002      	movs	r2, r0
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	2b02      	cmp	r3, #2
 8005098:	d904      	bls.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800509a:	2313      	movs	r3, #19
 800509c:	18fb      	adds	r3, r7, r3
 800509e:	2203      	movs	r2, #3
 80050a0:	701a      	strb	r2, [r3, #0]
        break;
 80050a2:	e005      	b.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80050a4:	4b30      	ldr	r3, [pc, #192]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	2380      	movs	r3, #128	; 0x80
 80050aa:	005b      	lsls	r3, r3, #1
 80050ac:	4013      	ands	r3, r2
 80050ae:	d0ed      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80050b0:	2313      	movs	r3, #19
 80050b2:	18fb      	adds	r3, r7, r3
 80050b4:	781b      	ldrb	r3, [r3, #0]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d15e      	bne.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80050ba:	4b2a      	ldr	r3, [pc, #168]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80050bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80050be:	23c0      	movs	r3, #192	; 0xc0
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	4013      	ands	r3, r2
 80050c4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d019      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d0:	697a      	ldr	r2, [r7, #20]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d014      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80050d6:	4b23      	ldr	r3, [pc, #140]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80050d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050da:	4a24      	ldr	r2, [pc, #144]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80050dc:	4013      	ands	r3, r2
 80050de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80050e0:	4b20      	ldr	r3, [pc, #128]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80050e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80050e4:	4b1f      	ldr	r3, [pc, #124]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80050e6:	2180      	movs	r1, #128	; 0x80
 80050e8:	0249      	lsls	r1, r1, #9
 80050ea:	430a      	orrs	r2, r1
 80050ec:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80050ee:	4b1d      	ldr	r3, [pc, #116]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80050f0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80050f2:	4b1c      	ldr	r3, [pc, #112]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80050f4:	491e      	ldr	r1, [pc, #120]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80050f6:	400a      	ands	r2, r1
 80050f8:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80050fa:	4b1a      	ldr	r3, [pc, #104]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80050fc:	697a      	ldr	r2, [r7, #20]
 80050fe:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	2201      	movs	r2, #1
 8005104:	4013      	ands	r3, r2
 8005106:	d016      	beq.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005108:	f7fe fdfe 	bl	8003d08 <HAL_GetTick>
 800510c:	0003      	movs	r3, r0
 800510e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005110:	e00c      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005112:	f7fe fdf9 	bl	8003d08 <HAL_GetTick>
 8005116:	0002      	movs	r2, r0
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	4a15      	ldr	r2, [pc, #84]	; (8005174 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d904      	bls.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005122:	2313      	movs	r3, #19
 8005124:	18fb      	adds	r3, r7, r3
 8005126:	2203      	movs	r2, #3
 8005128:	701a      	strb	r2, [r3, #0]
            break;
 800512a:	e004      	b.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800512c:	4b0d      	ldr	r3, [pc, #52]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800512e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005130:	2202      	movs	r2, #2
 8005132:	4013      	ands	r3, r2
 8005134:	d0ed      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005136:	2313      	movs	r3, #19
 8005138:	18fb      	adds	r3, r7, r3
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d10a      	bne.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005140:	4b08      	ldr	r3, [pc, #32]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005142:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005144:	4a09      	ldr	r2, [pc, #36]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005146:	4013      	ands	r3, r2
 8005148:	0019      	movs	r1, r3
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800514e:	4b05      	ldr	r3, [pc, #20]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005150:	430a      	orrs	r2, r1
 8005152:	65da      	str	r2, [r3, #92]	; 0x5c
 8005154:	e016      	b.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005156:	2312      	movs	r3, #18
 8005158:	18fb      	adds	r3, r7, r3
 800515a:	2213      	movs	r2, #19
 800515c:	18ba      	adds	r2, r7, r2
 800515e:	7812      	ldrb	r2, [r2, #0]
 8005160:	701a      	strb	r2, [r3, #0]
 8005162:	e00f      	b.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005164:	40021000 	.word	0x40021000
 8005168:	40007000 	.word	0x40007000
 800516c:	fffffcff 	.word	0xfffffcff
 8005170:	fffeffff 	.word	0xfffeffff
 8005174:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005178:	2312      	movs	r3, #18
 800517a:	18fb      	adds	r3, r7, r3
 800517c:	2213      	movs	r2, #19
 800517e:	18ba      	adds	r2, r7, r2
 8005180:	7812      	ldrb	r2, [r2, #0]
 8005182:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005184:	2311      	movs	r3, #17
 8005186:	18fb      	adds	r3, r7, r3
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d105      	bne.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800518e:	4bb6      	ldr	r3, [pc, #728]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005190:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005192:	4bb5      	ldr	r3, [pc, #724]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005194:	49b5      	ldr	r1, [pc, #724]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8005196:	400a      	ands	r2, r1
 8005198:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2201      	movs	r2, #1
 80051a0:	4013      	ands	r3, r2
 80051a2:	d009      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051a4:	4bb0      	ldr	r3, [pc, #704]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051a8:	2203      	movs	r2, #3
 80051aa:	4393      	bics	r3, r2
 80051ac:	0019      	movs	r1, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	685a      	ldr	r2, [r3, #4]
 80051b2:	4bad      	ldr	r3, [pc, #692]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051b4:	430a      	orrs	r2, r1
 80051b6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2202      	movs	r2, #2
 80051be:	4013      	ands	r3, r2
 80051c0:	d009      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051c2:	4ba9      	ldr	r3, [pc, #676]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051c6:	220c      	movs	r2, #12
 80051c8:	4393      	bics	r3, r2
 80051ca:	0019      	movs	r1, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	4ba5      	ldr	r3, [pc, #660]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051d2:	430a      	orrs	r2, r1
 80051d4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2204      	movs	r2, #4
 80051dc:	4013      	ands	r3, r2
 80051de:	d009      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80051e0:	4ba1      	ldr	r3, [pc, #644]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051e4:	2230      	movs	r2, #48	; 0x30
 80051e6:	4393      	bics	r3, r2
 80051e8:	0019      	movs	r1, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	68da      	ldr	r2, [r3, #12]
 80051ee:	4b9e      	ldr	r3, [pc, #632]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80051f0:	430a      	orrs	r2, r1
 80051f2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2210      	movs	r2, #16
 80051fa:	4013      	ands	r3, r2
 80051fc:	d009      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80051fe:	4b9a      	ldr	r3, [pc, #616]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005202:	4a9b      	ldr	r2, [pc, #620]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005204:	4013      	ands	r3, r2
 8005206:	0019      	movs	r1, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	691a      	ldr	r2, [r3, #16]
 800520c:	4b96      	ldr	r3, [pc, #600]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800520e:	430a      	orrs	r2, r1
 8005210:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	2380      	movs	r3, #128	; 0x80
 8005218:	015b      	lsls	r3, r3, #5
 800521a:	4013      	ands	r3, r2
 800521c:	d009      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800521e:	4b92      	ldr	r3, [pc, #584]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005220:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005222:	4a94      	ldr	r2, [pc, #592]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005224:	4013      	ands	r3, r2
 8005226:	0019      	movs	r1, r3
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	695a      	ldr	r2, [r3, #20]
 800522c:	4b8e      	ldr	r3, [pc, #568]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800522e:	430a      	orrs	r2, r1
 8005230:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	2380      	movs	r3, #128	; 0x80
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	4013      	ands	r3, r2
 800523c:	d009      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800523e:	4b8a      	ldr	r3, [pc, #552]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005242:	4a8d      	ldr	r2, [pc, #564]	; (8005478 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005244:	4013      	ands	r3, r2
 8005246:	0019      	movs	r1, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800524c:	4b86      	ldr	r3, [pc, #536]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800524e:	430a      	orrs	r2, r1
 8005250:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	2380      	movs	r3, #128	; 0x80
 8005258:	00db      	lsls	r3, r3, #3
 800525a:	4013      	ands	r3, r2
 800525c:	d009      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800525e:	4b82      	ldr	r3, [pc, #520]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005262:	4a86      	ldr	r2, [pc, #536]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8005264:	4013      	ands	r3, r2
 8005266:	0019      	movs	r1, r3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800526c:	4b7e      	ldr	r3, [pc, #504]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800526e:	430a      	orrs	r2, r1
 8005270:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2220      	movs	r2, #32
 8005278:	4013      	ands	r3, r2
 800527a:	d009      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800527c:	4b7a      	ldr	r3, [pc, #488]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800527e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005280:	4a7f      	ldr	r2, [pc, #508]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005282:	4013      	ands	r3, r2
 8005284:	0019      	movs	r1, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	699a      	ldr	r2, [r3, #24]
 800528a:	4b77      	ldr	r3, [pc, #476]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800528c:	430a      	orrs	r2, r1
 800528e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2240      	movs	r2, #64	; 0x40
 8005296:	4013      	ands	r3, r2
 8005298:	d009      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800529a:	4b73      	ldr	r3, [pc, #460]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800529c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800529e:	4a79      	ldr	r2, [pc, #484]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80052a0:	4013      	ands	r3, r2
 80052a2:	0019      	movs	r1, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	69da      	ldr	r2, [r3, #28]
 80052a8:	4b6f      	ldr	r3, [pc, #444]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052aa:	430a      	orrs	r2, r1
 80052ac:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	2380      	movs	r3, #128	; 0x80
 80052b4:	01db      	lsls	r3, r3, #7
 80052b6:	4013      	ands	r3, r2
 80052b8:	d015      	beq.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80052ba:	4b6b      	ldr	r3, [pc, #428]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	0899      	lsrs	r1, r3, #2
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052c6:	4b68      	ldr	r3, [pc, #416]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052c8:	430a      	orrs	r2, r1
 80052ca:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052d0:	2380      	movs	r3, #128	; 0x80
 80052d2:	05db      	lsls	r3, r3, #23
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d106      	bne.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80052d8:	4b63      	ldr	r3, [pc, #396]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052da:	68da      	ldr	r2, [r3, #12]
 80052dc:	4b62      	ldr	r3, [pc, #392]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052de:	2180      	movs	r1, #128	; 0x80
 80052e0:	0249      	lsls	r1, r1, #9
 80052e2:	430a      	orrs	r2, r1
 80052e4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	2380      	movs	r3, #128	; 0x80
 80052ec:	031b      	lsls	r3, r3, #12
 80052ee:	4013      	ands	r3, r2
 80052f0:	d009      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80052f2:	4b5d      	ldr	r3, [pc, #372]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052f6:	2240      	movs	r2, #64	; 0x40
 80052f8:	4393      	bics	r3, r2
 80052fa:	0019      	movs	r1, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005300:	4b59      	ldr	r3, [pc, #356]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005302:	430a      	orrs	r2, r1
 8005304:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	2380      	movs	r3, #128	; 0x80
 800530c:	039b      	lsls	r3, r3, #14
 800530e:	4013      	ands	r3, r2
 8005310:	d016      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005312:	4b55      	ldr	r3, [pc, #340]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005314:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005316:	4a5c      	ldr	r2, [pc, #368]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005318:	4013      	ands	r3, r2
 800531a:	0019      	movs	r1, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005320:	4b51      	ldr	r3, [pc, #324]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005322:	430a      	orrs	r2, r1
 8005324:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800532a:	2380      	movs	r3, #128	; 0x80
 800532c:	03db      	lsls	r3, r3, #15
 800532e:	429a      	cmp	r2, r3
 8005330:	d106      	bne.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005332:	4b4d      	ldr	r3, [pc, #308]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005334:	68da      	ldr	r2, [r3, #12]
 8005336:	4b4c      	ldr	r3, [pc, #304]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005338:	2180      	movs	r1, #128	; 0x80
 800533a:	0449      	lsls	r1, r1, #17
 800533c:	430a      	orrs	r2, r1
 800533e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	2380      	movs	r3, #128	; 0x80
 8005346:	03db      	lsls	r3, r3, #15
 8005348:	4013      	ands	r3, r2
 800534a:	d016      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800534c:	4b46      	ldr	r3, [pc, #280]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800534e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005350:	4a4e      	ldr	r2, [pc, #312]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005352:	4013      	ands	r3, r2
 8005354:	0019      	movs	r1, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800535a:	4b43      	ldr	r3, [pc, #268]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800535c:	430a      	orrs	r2, r1
 800535e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005364:	2380      	movs	r3, #128	; 0x80
 8005366:	045b      	lsls	r3, r3, #17
 8005368:	429a      	cmp	r2, r3
 800536a:	d106      	bne.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800536c:	4b3e      	ldr	r3, [pc, #248]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800536e:	68da      	ldr	r2, [r3, #12]
 8005370:	4b3d      	ldr	r3, [pc, #244]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005372:	2180      	movs	r1, #128	; 0x80
 8005374:	0449      	lsls	r1, r1, #17
 8005376:	430a      	orrs	r2, r1
 8005378:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	2380      	movs	r3, #128	; 0x80
 8005380:	011b      	lsls	r3, r3, #4
 8005382:	4013      	ands	r3, r2
 8005384:	d014      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005386:	4b38      	ldr	r3, [pc, #224]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800538a:	2203      	movs	r2, #3
 800538c:	4393      	bics	r3, r2
 800538e:	0019      	movs	r1, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a1a      	ldr	r2, [r3, #32]
 8005394:	4b34      	ldr	r3, [pc, #208]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005396:	430a      	orrs	r2, r1
 8005398:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a1b      	ldr	r3, [r3, #32]
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d106      	bne.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80053a2:	4b31      	ldr	r3, [pc, #196]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053a4:	68da      	ldr	r2, [r3, #12]
 80053a6:	4b30      	ldr	r3, [pc, #192]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053a8:	2180      	movs	r1, #128	; 0x80
 80053aa:	0249      	lsls	r1, r1, #9
 80053ac:	430a      	orrs	r2, r1
 80053ae:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	2380      	movs	r3, #128	; 0x80
 80053b6:	019b      	lsls	r3, r3, #6
 80053b8:	4013      	ands	r3, r2
 80053ba:	d014      	beq.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80053bc:	4b2a      	ldr	r3, [pc, #168]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053c0:	220c      	movs	r2, #12
 80053c2:	4393      	bics	r3, r2
 80053c4:	0019      	movs	r1, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053ca:	4b27      	ldr	r3, [pc, #156]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053cc:	430a      	orrs	r2, r1
 80053ce:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d4:	2b04      	cmp	r3, #4
 80053d6:	d106      	bne.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80053d8:	4b23      	ldr	r3, [pc, #140]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053da:	68da      	ldr	r2, [r3, #12]
 80053dc:	4b22      	ldr	r3, [pc, #136]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053de:	2180      	movs	r1, #128	; 0x80
 80053e0:	0249      	lsls	r1, r1, #9
 80053e2:	430a      	orrs	r2, r1
 80053e4:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	2380      	movs	r3, #128	; 0x80
 80053ec:	045b      	lsls	r3, r3, #17
 80053ee:	4013      	ands	r3, r2
 80053f0:	d016      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053f2:	4b1d      	ldr	r3, [pc, #116]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053f6:	4a22      	ldr	r2, [pc, #136]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80053f8:	4013      	ands	r3, r2
 80053fa:	0019      	movs	r1, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005400:	4b19      	ldr	r3, [pc, #100]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005402:	430a      	orrs	r2, r1
 8005404:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800540a:	2380      	movs	r3, #128	; 0x80
 800540c:	019b      	lsls	r3, r3, #6
 800540e:	429a      	cmp	r2, r3
 8005410:	d106      	bne.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005412:	4b15      	ldr	r3, [pc, #84]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005414:	68da      	ldr	r2, [r3, #12]
 8005416:	4b14      	ldr	r3, [pc, #80]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005418:	2180      	movs	r1, #128	; 0x80
 800541a:	0449      	lsls	r1, r1, #17
 800541c:	430a      	orrs	r2, r1
 800541e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	2380      	movs	r3, #128	; 0x80
 8005426:	049b      	lsls	r3, r3, #18
 8005428:	4013      	ands	r3, r2
 800542a:	d016      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800542c:	4b0e      	ldr	r3, [pc, #56]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800542e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005430:	4a10      	ldr	r2, [pc, #64]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005432:	4013      	ands	r3, r2
 8005434:	0019      	movs	r1, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800543a:	4b0b      	ldr	r3, [pc, #44]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800543c:	430a      	orrs	r2, r1
 800543e:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005444:	2380      	movs	r3, #128	; 0x80
 8005446:	005b      	lsls	r3, r3, #1
 8005448:	429a      	cmp	r2, r3
 800544a:	d106      	bne.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800544c:	4b06      	ldr	r3, [pc, #24]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800544e:	68da      	ldr	r2, [r3, #12]
 8005450:	4b05      	ldr	r3, [pc, #20]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005452:	2180      	movs	r1, #128	; 0x80
 8005454:	0449      	lsls	r1, r1, #17
 8005456:	430a      	orrs	r2, r1
 8005458:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800545a:	2312      	movs	r3, #18
 800545c:	18fb      	adds	r3, r7, r3
 800545e:	781b      	ldrb	r3, [r3, #0]
}
 8005460:	0018      	movs	r0, r3
 8005462:	46bd      	mov	sp, r7
 8005464:	b006      	add	sp, #24
 8005466:	bd80      	pop	{r7, pc}
 8005468:	40021000 	.word	0x40021000
 800546c:	efffffff 	.word	0xefffffff
 8005470:	fffff3ff 	.word	0xfffff3ff
 8005474:	fffffcff 	.word	0xfffffcff
 8005478:	fff3ffff 	.word	0xfff3ffff
 800547c:	ffcfffff 	.word	0xffcfffff
 8005480:	ffffcfff 	.word	0xffffcfff
 8005484:	ffff3fff 	.word	0xffff3fff
 8005488:	ffbfffff 	.word	0xffbfffff
 800548c:	feffffff 	.word	0xfeffffff

08005490 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005490:	b5b0      	push	{r4, r5, r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005498:	230f      	movs	r3, #15
 800549a:	18fb      	adds	r3, r7, r3
 800549c:	2201      	movs	r2, #1
 800549e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d100      	bne.n	80054a8 <HAL_RTC_Init+0x18>
 80054a6:	e08c      	b.n	80055c2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2229      	movs	r2, #41	; 0x29
 80054ac:	5c9b      	ldrb	r3, [r3, r2]
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d10b      	bne.n	80054cc <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2228      	movs	r2, #40	; 0x28
 80054b8:	2100      	movs	r1, #0
 80054ba:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2288      	movs	r2, #136	; 0x88
 80054c0:	0212      	lsls	r2, r2, #8
 80054c2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	0018      	movs	r0, r3
 80054c8:	f7fe f83c 	bl	8003544 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2229      	movs	r2, #41	; 0x29
 80054d0:	2102      	movs	r1, #2
 80054d2:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	2210      	movs	r2, #16
 80054dc:	4013      	ands	r3, r2
 80054de:	2b10      	cmp	r3, #16
 80054e0:	d062      	beq.n	80055a8 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	22ca      	movs	r2, #202	; 0xca
 80054e8:	625a      	str	r2, [r3, #36]	; 0x24
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	2253      	movs	r2, #83	; 0x53
 80054f0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80054f2:	250f      	movs	r5, #15
 80054f4:	197c      	adds	r4, r7, r5
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	0018      	movs	r0, r3
 80054fa:	f000 fbf3 	bl	8005ce4 <RTC_EnterInitMode>
 80054fe:	0003      	movs	r3, r0
 8005500:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8005502:	0028      	movs	r0, r5
 8005504:	183b      	adds	r3, r7, r0
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d12c      	bne.n	8005566 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	699a      	ldr	r2, [r3, #24]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	492e      	ldr	r1, [pc, #184]	; (80055d0 <HAL_RTC_Init+0x140>)
 8005518:	400a      	ands	r2, r1
 800551a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6999      	ldr	r1, [r3, #24]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	689a      	ldr	r2, [r3, #8]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	431a      	orrs	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	69db      	ldr	r3, [r3, #28]
 8005530:	431a      	orrs	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	430a      	orrs	r2, r1
 8005538:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	6912      	ldr	r2, [r2, #16]
 8005542:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6919      	ldr	r1, [r3, #16]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	041a      	lsls	r2, r3, #16
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	430a      	orrs	r2, r1
 8005556:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005558:	183c      	adds	r4, r7, r0
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	0018      	movs	r0, r3
 800555e:	f000 fc03 	bl	8005d68 <RTC_ExitInitMode>
 8005562:	0003      	movs	r3, r0
 8005564:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8005566:	230f      	movs	r3, #15
 8005568:	18fb      	adds	r3, r7, r3
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d116      	bne.n	800559e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	699a      	ldr	r2, [r3, #24]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	00d2      	lsls	r2, r2, #3
 800557c:	08d2      	lsrs	r2, r2, #3
 800557e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	6999      	ldr	r1, [r3, #24]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	431a      	orrs	r2, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	699b      	ldr	r3, [r3, #24]
 8005594:	431a      	orrs	r2, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	430a      	orrs	r2, r1
 800559c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	22ff      	movs	r2, #255	; 0xff
 80055a4:	625a      	str	r2, [r3, #36]	; 0x24
 80055a6:	e003      	b.n	80055b0 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80055a8:	230f      	movs	r3, #15
 80055aa:	18fb      	adds	r3, r7, r3
 80055ac:	2200      	movs	r2, #0
 80055ae:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80055b0:	230f      	movs	r3, #15
 80055b2:	18fb      	adds	r3, r7, r3
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d103      	bne.n	80055c2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2229      	movs	r2, #41	; 0x29
 80055be:	2101      	movs	r1, #1
 80055c0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80055c2:	230f      	movs	r3, #15
 80055c4:	18fb      	adds	r3, r7, r3
 80055c6:	781b      	ldrb	r3, [r3, #0]
}
 80055c8:	0018      	movs	r0, r3
 80055ca:	46bd      	mov	sp, r7
 80055cc:	b004      	add	sp, #16
 80055ce:	bdb0      	pop	{r4, r5, r7, pc}
 80055d0:	fb8fffbf 	.word	0xfb8fffbf

080055d4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80055d4:	b5b0      	push	{r4, r5, r7, lr}
 80055d6:	b086      	sub	sp, #24
 80055d8:	af00      	add	r7, sp, #0
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	60b9      	str	r1, [r7, #8]
 80055de:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2228      	movs	r2, #40	; 0x28
 80055e4:	5c9b      	ldrb	r3, [r3, r2]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d101      	bne.n	80055ee <HAL_RTC_SetTime+0x1a>
 80055ea:	2302      	movs	r3, #2
 80055ec:	e092      	b.n	8005714 <HAL_RTC_SetTime+0x140>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2228      	movs	r2, #40	; 0x28
 80055f2:	2101      	movs	r1, #1
 80055f4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2229      	movs	r2, #41	; 0x29
 80055fa:	2102      	movs	r1, #2
 80055fc:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	22ca      	movs	r2, #202	; 0xca
 8005604:	625a      	str	r2, [r3, #36]	; 0x24
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2253      	movs	r2, #83	; 0x53
 800560c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800560e:	2513      	movs	r5, #19
 8005610:	197c      	adds	r4, r7, r5
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	0018      	movs	r0, r3
 8005616:	f000 fb65 	bl	8005ce4 <RTC_EnterInitMode>
 800561a:	0003      	movs	r3, r0
 800561c:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800561e:	197b      	adds	r3, r7, r5
 8005620:	781b      	ldrb	r3, [r3, #0]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d162      	bne.n	80056ec <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d125      	bne.n	8005678 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	2240      	movs	r2, #64	; 0x40
 8005634:	4013      	ands	r3, r2
 8005636:	d102      	bne.n	800563e <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	2200      	movs	r2, #0
 800563c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	0018      	movs	r0, r3
 8005644:	f000 fbd4 	bl	8005df0 <RTC_ByteToBcd2>
 8005648:	0003      	movs	r3, r0
 800564a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	785b      	ldrb	r3, [r3, #1]
 8005650:	0018      	movs	r0, r3
 8005652:	f000 fbcd 	bl	8005df0 <RTC_ByteToBcd2>
 8005656:	0003      	movs	r3, r0
 8005658:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800565a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	789b      	ldrb	r3, [r3, #2]
 8005660:	0018      	movs	r0, r3
 8005662:	f000 fbc5 	bl	8005df0 <RTC_ByteToBcd2>
 8005666:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005668:	0022      	movs	r2, r4
 800566a:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	78db      	ldrb	r3, [r3, #3]
 8005670:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005672:	4313      	orrs	r3, r2
 8005674:	617b      	str	r3, [r7, #20]
 8005676:	e017      	b.n	80056a8 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	2240      	movs	r2, #64	; 0x40
 8005680:	4013      	ands	r3, r2
 8005682:	d102      	bne.n	800568a <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	2200      	movs	r2, #0
 8005688:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	781b      	ldrb	r3, [r3, #0]
 800568e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	785b      	ldrb	r3, [r3, #1]
 8005694:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005696:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005698:	68ba      	ldr	r2, [r7, #8]
 800569a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800569c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	78db      	ldrb	r3, [r3, #3]
 80056a2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80056a4:	4313      	orrs	r3, r2
 80056a6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	697a      	ldr	r2, [r7, #20]
 80056ae:	491b      	ldr	r1, [pc, #108]	; (800571c <HAL_RTC_SetTime+0x148>)
 80056b0:	400a      	ands	r2, r1
 80056b2:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	699a      	ldr	r2, [r3, #24]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4918      	ldr	r1, [pc, #96]	; (8005720 <HAL_RTC_SetTime+0x14c>)
 80056c0:	400a      	ands	r2, r1
 80056c2:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	6999      	ldr	r1, [r3, #24]
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	68da      	ldr	r2, [r3, #12]
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	431a      	orrs	r2, r3
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	430a      	orrs	r2, r1
 80056da:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80056dc:	2313      	movs	r3, #19
 80056de:	18fc      	adds	r4, r7, r3
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	0018      	movs	r0, r3
 80056e4:	f000 fb40 	bl	8005d68 <RTC_ExitInitMode>
 80056e8:	0003      	movs	r3, r0
 80056ea:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	22ff      	movs	r2, #255	; 0xff
 80056f2:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 80056f4:	2313      	movs	r3, #19
 80056f6:	18fb      	adds	r3, r7, r3
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d103      	bne.n	8005706 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2229      	movs	r2, #41	; 0x29
 8005702:	2101      	movs	r1, #1
 8005704:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2228      	movs	r2, #40	; 0x28
 800570a:	2100      	movs	r1, #0
 800570c:	5499      	strb	r1, [r3, r2]

  return status;
 800570e:	2313      	movs	r3, #19
 8005710:	18fb      	adds	r3, r7, r3
 8005712:	781b      	ldrb	r3, [r3, #0]
}
 8005714:	0018      	movs	r0, r3
 8005716:	46bd      	mov	sp, r7
 8005718:	b006      	add	sp, #24
 800571a:	bdb0      	pop	{r4, r5, r7, pc}
 800571c:	007f7f7f 	.word	0x007f7f7f
 8005720:	fffbffff 	.word	0xfffbffff

08005724 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b086      	sub	sp, #24
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689a      	ldr	r2, [r3, #8]
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	045b      	lsls	r3, r3, #17
 8005742:	0c5a      	lsrs	r2, r3, #17
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a22      	ldr	r2, [pc, #136]	; (80057d8 <HAL_RTC_GetTime+0xb4>)
 8005750:	4013      	ands	r3, r2
 8005752:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	0c1b      	lsrs	r3, r3, #16
 8005758:	b2db      	uxtb	r3, r3
 800575a:	223f      	movs	r2, #63	; 0x3f
 800575c:	4013      	ands	r3, r2
 800575e:	b2da      	uxtb	r2, r3
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	0a1b      	lsrs	r3, r3, #8
 8005768:	b2db      	uxtb	r3, r3
 800576a:	227f      	movs	r2, #127	; 0x7f
 800576c:	4013      	ands	r3, r2
 800576e:	b2da      	uxtb	r2, r3
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	b2db      	uxtb	r3, r3
 8005778:	227f      	movs	r2, #127	; 0x7f
 800577a:	4013      	ands	r3, r2
 800577c:	b2da      	uxtb	r2, r3
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	0d9b      	lsrs	r3, r3, #22
 8005786:	b2db      	uxtb	r3, r3
 8005788:	2201      	movs	r2, #1
 800578a:	4013      	ands	r3, r2
 800578c:	b2da      	uxtb	r2, r3
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d11a      	bne.n	80057ce <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	781b      	ldrb	r3, [r3, #0]
 800579c:	0018      	movs	r0, r3
 800579e:	f000 fb4f 	bl	8005e40 <RTC_Bcd2ToByte>
 80057a2:	0003      	movs	r3, r0
 80057a4:	001a      	movs	r2, r3
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	785b      	ldrb	r3, [r3, #1]
 80057ae:	0018      	movs	r0, r3
 80057b0:	f000 fb46 	bl	8005e40 <RTC_Bcd2ToByte>
 80057b4:	0003      	movs	r3, r0
 80057b6:	001a      	movs	r2, r3
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	789b      	ldrb	r3, [r3, #2]
 80057c0:	0018      	movs	r0, r3
 80057c2:	f000 fb3d 	bl	8005e40 <RTC_Bcd2ToByte>
 80057c6:	0003      	movs	r3, r0
 80057c8:	001a      	movs	r2, r3
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80057ce:	2300      	movs	r3, #0
}
 80057d0:	0018      	movs	r0, r3
 80057d2:	46bd      	mov	sp, r7
 80057d4:	b006      	add	sp, #24
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	007f7f7f 	.word	0x007f7f7f

080057dc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80057dc:	b5b0      	push	{r4, r5, r7, lr}
 80057de:	b086      	sub	sp, #24
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2228      	movs	r2, #40	; 0x28
 80057ec:	5c9b      	ldrb	r3, [r3, r2]
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d101      	bne.n	80057f6 <HAL_RTC_SetDate+0x1a>
 80057f2:	2302      	movs	r3, #2
 80057f4:	e07e      	b.n	80058f4 <HAL_RTC_SetDate+0x118>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2228      	movs	r2, #40	; 0x28
 80057fa:	2101      	movs	r1, #1
 80057fc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2229      	movs	r2, #41	; 0x29
 8005802:	2102      	movs	r1, #2
 8005804:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d10e      	bne.n	800582a <HAL_RTC_SetDate+0x4e>
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	785b      	ldrb	r3, [r3, #1]
 8005810:	001a      	movs	r2, r3
 8005812:	2310      	movs	r3, #16
 8005814:	4013      	ands	r3, r2
 8005816:	d008      	beq.n	800582a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	785b      	ldrb	r3, [r3, #1]
 800581c:	2210      	movs	r2, #16
 800581e:	4393      	bics	r3, r2
 8005820:	b2db      	uxtb	r3, r3
 8005822:	330a      	adds	r3, #10
 8005824:	b2da      	uxtb	r2, r3
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d11c      	bne.n	800586a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	78db      	ldrb	r3, [r3, #3]
 8005834:	0018      	movs	r0, r3
 8005836:	f000 fadb 	bl	8005df0 <RTC_ByteToBcd2>
 800583a:	0003      	movs	r3, r0
 800583c:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	785b      	ldrb	r3, [r3, #1]
 8005842:	0018      	movs	r0, r3
 8005844:	f000 fad4 	bl	8005df0 <RTC_ByteToBcd2>
 8005848:	0003      	movs	r3, r0
 800584a:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800584c:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	789b      	ldrb	r3, [r3, #2]
 8005852:	0018      	movs	r0, r3
 8005854:	f000 facc 	bl	8005df0 <RTC_ByteToBcd2>
 8005858:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800585a:	0022      	movs	r2, r4
 800585c:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005864:	4313      	orrs	r3, r2
 8005866:	617b      	str	r3, [r7, #20]
 8005868:	e00e      	b.n	8005888 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	78db      	ldrb	r3, [r3, #3]
 800586e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	785b      	ldrb	r3, [r3, #1]
 8005874:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005876:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8005878:	68ba      	ldr	r2, [r7, #8]
 800587a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800587c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005884:	4313      	orrs	r3, r2
 8005886:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	22ca      	movs	r2, #202	; 0xca
 800588e:	625a      	str	r2, [r3, #36]	; 0x24
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2253      	movs	r2, #83	; 0x53
 8005896:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005898:	2513      	movs	r5, #19
 800589a:	197c      	adds	r4, r7, r5
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	0018      	movs	r0, r3
 80058a0:	f000 fa20 	bl	8005ce4 <RTC_EnterInitMode>
 80058a4:	0003      	movs	r3, r0
 80058a6:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80058a8:	0028      	movs	r0, r5
 80058aa:	183b      	adds	r3, r7, r0
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10c      	bne.n	80058cc <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	4910      	ldr	r1, [pc, #64]	; (80058fc <HAL_RTC_SetDate+0x120>)
 80058ba:	400a      	ands	r2, r1
 80058bc:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80058be:	183c      	adds	r4, r7, r0
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	0018      	movs	r0, r3
 80058c4:	f000 fa50 	bl	8005d68 <RTC_ExitInitMode>
 80058c8:	0003      	movs	r3, r0
 80058ca:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	22ff      	movs	r2, #255	; 0xff
 80058d2:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80058d4:	2313      	movs	r3, #19
 80058d6:	18fb      	adds	r3, r7, r3
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d103      	bne.n	80058e6 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2229      	movs	r2, #41	; 0x29
 80058e2:	2101      	movs	r1, #1
 80058e4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2228      	movs	r2, #40	; 0x28
 80058ea:	2100      	movs	r1, #0
 80058ec:	5499      	strb	r1, [r3, r2]

  return status;
 80058ee:	2313      	movs	r3, #19
 80058f0:	18fb      	adds	r3, r7, r3
 80058f2:	781b      	ldrb	r3, [r3, #0]
}
 80058f4:	0018      	movs	r0, r3
 80058f6:	46bd      	mov	sp, r7
 80058f8:	b006      	add	sp, #24
 80058fa:	bdb0      	pop	{r4, r5, r7, pc}
 80058fc:	00ffff3f 	.word	0x00ffff3f

08005900 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	4a21      	ldr	r2, [pc, #132]	; (8005998 <HAL_RTC_GetDate+0x98>)
 8005914:	4013      	ands	r3, r2
 8005916:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	0c1b      	lsrs	r3, r3, #16
 800591c:	b2da      	uxtb	r2, r3
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	0a1b      	lsrs	r3, r3, #8
 8005926:	b2db      	uxtb	r3, r3
 8005928:	221f      	movs	r2, #31
 800592a:	4013      	ands	r3, r2
 800592c:	b2da      	uxtb	r2, r3
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	b2db      	uxtb	r3, r3
 8005936:	223f      	movs	r2, #63	; 0x3f
 8005938:	4013      	ands	r3, r2
 800593a:	b2da      	uxtb	r2, r3
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	0b5b      	lsrs	r3, r3, #13
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2207      	movs	r2, #7
 8005948:	4013      	ands	r3, r2
 800594a:	b2da      	uxtb	r2, r3
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d11a      	bne.n	800598c <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	78db      	ldrb	r3, [r3, #3]
 800595a:	0018      	movs	r0, r3
 800595c:	f000 fa70 	bl	8005e40 <RTC_Bcd2ToByte>
 8005960:	0003      	movs	r3, r0
 8005962:	001a      	movs	r2, r3
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	785b      	ldrb	r3, [r3, #1]
 800596c:	0018      	movs	r0, r3
 800596e:	f000 fa67 	bl	8005e40 <RTC_Bcd2ToByte>
 8005972:	0003      	movs	r3, r0
 8005974:	001a      	movs	r2, r3
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	789b      	ldrb	r3, [r3, #2]
 800597e:	0018      	movs	r0, r3
 8005980:	f000 fa5e 	bl	8005e40 <RTC_Bcd2ToByte>
 8005984:	0003      	movs	r3, r0
 8005986:	001a      	movs	r2, r3
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	0018      	movs	r0, r3
 8005990:	46bd      	mov	sp, r7
 8005992:	b006      	add	sp, #24
 8005994:	bd80      	pop	{r7, pc}
 8005996:	46c0      	nop			; (mov r8, r8)
 8005998:	00ffff3f 	.word	0x00ffff3f

0800599c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800599c:	b590      	push	{r4, r7, lr}
 800599e:	b089      	sub	sp, #36	; 0x24
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2228      	movs	r2, #40	; 0x28
 80059ac:	5c9b      	ldrb	r3, [r3, r2]
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d101      	bne.n	80059b6 <HAL_RTC_SetAlarm_IT+0x1a>
 80059b2:	2302      	movs	r3, #2
 80059b4:	e127      	b.n	8005c06 <HAL_RTC_SetAlarm_IT+0x26a>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2228      	movs	r2, #40	; 0x28
 80059ba:	2101      	movs	r1, #1
 80059bc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2229      	movs	r2, #41	; 0x29
 80059c2:	2102      	movs	r1, #2
 80059c4:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d136      	bne.n	8005a3a <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	2240      	movs	r2, #64	; 0x40
 80059d4:	4013      	ands	r3, r2
 80059d6:	d102      	bne.n	80059de <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	2200      	movs	r2, #0
 80059dc:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	781b      	ldrb	r3, [r3, #0]
 80059e2:	0018      	movs	r0, r3
 80059e4:	f000 fa04 	bl	8005df0 <RTC_ByteToBcd2>
 80059e8:	0003      	movs	r3, r0
 80059ea:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	785b      	ldrb	r3, [r3, #1]
 80059f0:	0018      	movs	r0, r3
 80059f2:	f000 f9fd 	bl	8005df0 <RTC_ByteToBcd2>
 80059f6:	0003      	movs	r3, r0
 80059f8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80059fa:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	789b      	ldrb	r3, [r3, #2]
 8005a00:	0018      	movs	r0, r3
 8005a02:	f000 f9f5 	bl	8005df0 <RTC_ByteToBcd2>
 8005a06:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005a08:	0022      	movs	r2, r4
 8005a0a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	78db      	ldrb	r3, [r3, #3]
 8005a10:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005a12:	431a      	orrs	r2, r3
 8005a14:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	2220      	movs	r2, #32
 8005a1a:	5c9b      	ldrb	r3, [r3, r2]
 8005a1c:	0018      	movs	r0, r3
 8005a1e:	f000 f9e7 	bl	8005df0 <RTC_ByteToBcd2>
 8005a22:	0003      	movs	r3, r0
 8005a24:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005a26:	0022      	movs	r2, r4
 8005a28:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005a2e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005a34:	4313      	orrs	r3, r2
 8005a36:	61fb      	str	r3, [r7, #28]
 8005a38:	e022      	b.n	8005a80 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	2240      	movs	r2, #64	; 0x40
 8005a42:	4013      	ands	r3, r2
 8005a44:	d102      	bne.n	8005a4c <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	785b      	ldrb	r3, [r3, #1]
 8005a56:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005a58:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005a5e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	78db      	ldrb	r3, [r3, #3]
 8005a64:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005a66:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	2120      	movs	r1, #32
 8005a6c:	5c5b      	ldrb	r3, [r3, r1]
 8005a6e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005a70:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005a76:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	685a      	ldr	r2, [r3, #4]
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	699b      	ldr	r3, [r3, #24]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	22ca      	movs	r2, #202	; 0xca
 8005a92:	625a      	str	r2, [r3, #36]	; 0x24
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2253      	movs	r2, #83	; 0x53
 8005a9a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005aa0:	2380      	movs	r3, #128	; 0x80
 8005aa2:	005b      	lsls	r3, r3, #1
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d14c      	bne.n	8005b42 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	699a      	ldr	r2, [r3, #24]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4957      	ldr	r1, [pc, #348]	; (8005c10 <HAL_RTC_SetAlarm_IT+0x274>)
 8005ab4:	400a      	ands	r2, r1
 8005ab6:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	2101      	movs	r1, #1
 8005ac4:	430a      	orrs	r2, r1
 8005ac6:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8005ac8:	f7fe f91e 	bl	8003d08 <HAL_GetTick>
 8005acc:	0003      	movs	r3, r0
 8005ace:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005ad0:	e016      	b.n	8005b00 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005ad2:	f7fe f919 	bl	8003d08 <HAL_GetTick>
 8005ad6:	0002      	movs	r2, r0
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	1ad2      	subs	r2, r2, r3
 8005adc:	23fa      	movs	r3, #250	; 0xfa
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d90d      	bls.n	8005b00 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	22ff      	movs	r2, #255	; 0xff
 8005aea:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2229      	movs	r2, #41	; 0x29
 8005af0:	2103      	movs	r1, #3
 8005af2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2228      	movs	r2, #40	; 0x28
 8005af8:	2100      	movs	r1, #0
 8005afa:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005afc:	2303      	movs	r3, #3
 8005afe:	e082      	b.n	8005c06 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	2201      	movs	r2, #1
 8005b08:	4013      	ands	r3, r2
 8005b0a:	d0e2      	beq.n	8005ad2 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	69fa      	ldr	r2, [r7, #28]
 8005b12:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	69ba      	ldr	r2, [r7, #24]
 8005b1a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	699a      	ldr	r2, [r3, #24]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2180      	movs	r1, #128	; 0x80
 8005b28:	0049      	lsls	r1, r1, #1
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	699a      	ldr	r2, [r3, #24]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	2180      	movs	r1, #128	; 0x80
 8005b3a:	0149      	lsls	r1, r1, #5
 8005b3c:	430a      	orrs	r2, r1
 8005b3e:	619a      	str	r2, [r3, #24]
 8005b40:	e04b      	b.n	8005bda <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	699a      	ldr	r2, [r3, #24]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4931      	ldr	r1, [pc, #196]	; (8005c14 <HAL_RTC_SetAlarm_IT+0x278>)
 8005b4e:	400a      	ands	r2, r1
 8005b50:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2102      	movs	r1, #2
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8005b62:	f7fe f8d1 	bl	8003d08 <HAL_GetTick>
 8005b66:	0003      	movs	r3, r0
 8005b68:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005b6a:	e016      	b.n	8005b9a <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005b6c:	f7fe f8cc 	bl	8003d08 <HAL_GetTick>
 8005b70:	0002      	movs	r2, r0
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	1ad2      	subs	r2, r2, r3
 8005b76:	23fa      	movs	r3, #250	; 0xfa
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d90d      	bls.n	8005b9a <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	22ff      	movs	r2, #255	; 0xff
 8005b84:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2229      	movs	r2, #41	; 0x29
 8005b8a:	2103      	movs	r1, #3
 8005b8c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2228      	movs	r2, #40	; 0x28
 8005b92:	2100      	movs	r1, #0
 8005b94:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e035      	b.n	8005c06 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	2202      	movs	r2, #2
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	d0e2      	beq.n	8005b6c <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	69fa      	ldr	r2, [r7, #28]
 8005bac:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	69ba      	ldr	r2, [r7, #24]
 8005bb4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	699a      	ldr	r2, [r3, #24]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2180      	movs	r1, #128	; 0x80
 8005bc2:	0089      	lsls	r1, r1, #2
 8005bc4:	430a      	orrs	r2, r1
 8005bc6:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	699a      	ldr	r2, [r3, #24]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2180      	movs	r1, #128	; 0x80
 8005bd4:	0189      	lsls	r1, r1, #6
 8005bd6:	430a      	orrs	r2, r1
 8005bd8:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005bda:	4a0f      	ldr	r2, [pc, #60]	; (8005c18 <HAL_RTC_SetAlarm_IT+0x27c>)
 8005bdc:	2380      	movs	r3, #128	; 0x80
 8005bde:	58d3      	ldr	r3, [r2, r3]
 8005be0:	490d      	ldr	r1, [pc, #52]	; (8005c18 <HAL_RTC_SetAlarm_IT+0x27c>)
 8005be2:	2280      	movs	r2, #128	; 0x80
 8005be4:	0312      	lsls	r2, r2, #12
 8005be6:	4313      	orrs	r3, r2
 8005be8:	2280      	movs	r2, #128	; 0x80
 8005bea:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	22ff      	movs	r2, #255	; 0xff
 8005bf2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2229      	movs	r2, #41	; 0x29
 8005bf8:	2101      	movs	r1, #1
 8005bfa:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2228      	movs	r2, #40	; 0x28
 8005c00:	2100      	movs	r1, #0
 8005c02:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	0018      	movs	r0, r3
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	b009      	add	sp, #36	; 0x24
 8005c0c:	bd90      	pop	{r4, r7, pc}
 8005c0e:	46c0      	nop			; (mov r8, r8)
 8005c10:	fffffeff 	.word	0xfffffeff
 8005c14:	fffffdff 	.word	0xfffffdff
 8005c18:	40021800 	.word	0x40021800

08005c1c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b082      	sub	sp, #8
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	699a      	ldr	r2, [r3, #24]
 8005c2a:	2380      	movs	r3, #128	; 0x80
 8005c2c:	015b      	lsls	r3, r3, #5
 8005c2e:	4013      	ands	r3, r2
 8005c30:	d011      	beq.n	8005c56 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c38:	2201      	movs	r2, #1
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	d00b      	beq.n	8005c56 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2101      	movs	r1, #1
 8005c4a:	430a      	orrs	r2, r1
 8005c4c:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	0018      	movs	r0, r3
 8005c52:	f7fd fc3b 	bl	80034cc <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	699a      	ldr	r2, [r3, #24]
 8005c5c:	2380      	movs	r3, #128	; 0x80
 8005c5e:	019b      	lsls	r3, r3, #6
 8005c60:	4013      	ands	r3, r2
 8005c62:	d011      	beq.n	8005c88 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	d00b      	beq.n	8005c88 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	2102      	movs	r1, #2
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	0018      	movs	r0, r3
 8005c84:	f000 f961 	bl	8005f4a <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2229      	movs	r2, #41	; 0x29
 8005c8c:	2101      	movs	r1, #1
 8005c8e:	5499      	strb	r1, [r3, r2]
}
 8005c90:	46c0      	nop			; (mov r8, r8)
 8005c92:	46bd      	mov	sp, r7
 8005c94:	b002      	add	sp, #8
 8005c96:	bd80      	pop	{r7, pc}

08005c98 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b084      	sub	sp, #16
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a0e      	ldr	r2, [pc, #56]	; (8005ce0 <HAL_RTC_WaitForSynchro+0x48>)
 8005ca6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005ca8:	f7fe f82e 	bl	8003d08 <HAL_GetTick>
 8005cac:	0003      	movs	r3, r0
 8005cae:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005cb0:	e00a      	b.n	8005cc8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005cb2:	f7fe f829 	bl	8003d08 <HAL_GetTick>
 8005cb6:	0002      	movs	r2, r0
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	1ad2      	subs	r2, r2, r3
 8005cbc:	23fa      	movs	r3, #250	; 0xfa
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d901      	bls.n	8005cc8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005cc4:	2303      	movs	r3, #3
 8005cc6:	e006      	b.n	8005cd6 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	2220      	movs	r2, #32
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	d0ee      	beq.n	8005cb2 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	0018      	movs	r0, r3
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	b004      	add	sp, #16
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	46c0      	nop			; (mov r8, r8)
 8005ce0:	0001005f 	.word	0x0001005f

08005ce4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8005cec:	230f      	movs	r3, #15
 8005cee:	18fb      	adds	r3, r7, r3
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	2240      	movs	r2, #64	; 0x40
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	d12c      	bne.n	8005d5a <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68da      	ldr	r2, [r3, #12]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2180      	movs	r1, #128	; 0x80
 8005d0c:	430a      	orrs	r2, r1
 8005d0e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005d10:	f7fd fffa 	bl	8003d08 <HAL_GetTick>
 8005d14:	0003      	movs	r3, r0
 8005d16:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005d18:	e014      	b.n	8005d44 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8005d1a:	f7fd fff5 	bl	8003d08 <HAL_GetTick>
 8005d1e:	0002      	movs	r2, r0
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	1ad2      	subs	r2, r2, r3
 8005d24:	200f      	movs	r0, #15
 8005d26:	183b      	adds	r3, r7, r0
 8005d28:	1839      	adds	r1, r7, r0
 8005d2a:	7809      	ldrb	r1, [r1, #0]
 8005d2c:	7019      	strb	r1, [r3, #0]
 8005d2e:	23fa      	movs	r3, #250	; 0xfa
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d906      	bls.n	8005d44 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8005d36:	183b      	adds	r3, r7, r0
 8005d38:	2203      	movs	r2, #3
 8005d3a:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2229      	movs	r2, #41	; 0x29
 8005d40:	2103      	movs	r1, #3
 8005d42:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	2240      	movs	r2, #64	; 0x40
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	d104      	bne.n	8005d5a <RTC_EnterInitMode+0x76>
 8005d50:	230f      	movs	r3, #15
 8005d52:	18fb      	adds	r3, r7, r3
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	2b03      	cmp	r3, #3
 8005d58:	d1df      	bne.n	8005d1a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005d5a:	230f      	movs	r3, #15
 8005d5c:	18fb      	adds	r3, r7, r3
 8005d5e:	781b      	ldrb	r3, [r3, #0]
}
 8005d60:	0018      	movs	r0, r3
 8005d62:	46bd      	mov	sp, r7
 8005d64:	b004      	add	sp, #16
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005d68:	b590      	push	{r4, r7, lr}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d70:	240f      	movs	r4, #15
 8005d72:	193b      	adds	r3, r7, r4
 8005d74:	2200      	movs	r2, #0
 8005d76:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005d78:	4b1c      	ldr	r3, [pc, #112]	; (8005dec <RTC_ExitInitMode+0x84>)
 8005d7a:	68da      	ldr	r2, [r3, #12]
 8005d7c:	4b1b      	ldr	r3, [pc, #108]	; (8005dec <RTC_ExitInitMode+0x84>)
 8005d7e:	2180      	movs	r1, #128	; 0x80
 8005d80:	438a      	bics	r2, r1
 8005d82:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005d84:	4b19      	ldr	r3, [pc, #100]	; (8005dec <RTC_ExitInitMode+0x84>)
 8005d86:	699b      	ldr	r3, [r3, #24]
 8005d88:	2220      	movs	r2, #32
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	d10d      	bne.n	8005daa <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	0018      	movs	r0, r3
 8005d92:	f7ff ff81 	bl	8005c98 <HAL_RTC_WaitForSynchro>
 8005d96:	1e03      	subs	r3, r0, #0
 8005d98:	d021      	beq.n	8005dde <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2229      	movs	r2, #41	; 0x29
 8005d9e:	2103      	movs	r1, #3
 8005da0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005da2:	193b      	adds	r3, r7, r4
 8005da4:	2203      	movs	r2, #3
 8005da6:	701a      	strb	r2, [r3, #0]
 8005da8:	e019      	b.n	8005dde <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005daa:	4b10      	ldr	r3, [pc, #64]	; (8005dec <RTC_ExitInitMode+0x84>)
 8005dac:	699a      	ldr	r2, [r3, #24]
 8005dae:	4b0f      	ldr	r3, [pc, #60]	; (8005dec <RTC_ExitInitMode+0x84>)
 8005db0:	2120      	movs	r1, #32
 8005db2:	438a      	bics	r2, r1
 8005db4:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	0018      	movs	r0, r3
 8005dba:	f7ff ff6d 	bl	8005c98 <HAL_RTC_WaitForSynchro>
 8005dbe:	1e03      	subs	r3, r0, #0
 8005dc0:	d007      	beq.n	8005dd2 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2229      	movs	r2, #41	; 0x29
 8005dc6:	2103      	movs	r1, #3
 8005dc8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005dca:	230f      	movs	r3, #15
 8005dcc:	18fb      	adds	r3, r7, r3
 8005dce:	2203      	movs	r2, #3
 8005dd0:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005dd2:	4b06      	ldr	r3, [pc, #24]	; (8005dec <RTC_ExitInitMode+0x84>)
 8005dd4:	699a      	ldr	r2, [r3, #24]
 8005dd6:	4b05      	ldr	r3, [pc, #20]	; (8005dec <RTC_ExitInitMode+0x84>)
 8005dd8:	2120      	movs	r1, #32
 8005dda:	430a      	orrs	r2, r1
 8005ddc:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005dde:	230f      	movs	r3, #15
 8005de0:	18fb      	adds	r3, r7, r3
 8005de2:	781b      	ldrb	r3, [r3, #0]
}
 8005de4:	0018      	movs	r0, r3
 8005de6:	46bd      	mov	sp, r7
 8005de8:	b005      	add	sp, #20
 8005dea:	bd90      	pop	{r4, r7, pc}
 8005dec:	40002800 	.word	0x40002800

08005df0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b084      	sub	sp, #16
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	0002      	movs	r2, r0
 8005df8:	1dfb      	adds	r3, r7, #7
 8005dfa:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005e00:	230b      	movs	r3, #11
 8005e02:	18fb      	adds	r3, r7, r3
 8005e04:	1dfa      	adds	r2, r7, #7
 8005e06:	7812      	ldrb	r2, [r2, #0]
 8005e08:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8005e0a:	e008      	b.n	8005e1e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	3301      	adds	r3, #1
 8005e10:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005e12:	220b      	movs	r2, #11
 8005e14:	18bb      	adds	r3, r7, r2
 8005e16:	18ba      	adds	r2, r7, r2
 8005e18:	7812      	ldrb	r2, [r2, #0]
 8005e1a:	3a0a      	subs	r2, #10
 8005e1c:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8005e1e:	210b      	movs	r1, #11
 8005e20:	187b      	adds	r3, r7, r1
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	2b09      	cmp	r3, #9
 8005e26:	d8f1      	bhi.n	8005e0c <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	011b      	lsls	r3, r3, #4
 8005e2e:	b2da      	uxtb	r2, r3
 8005e30:	187b      	adds	r3, r7, r1
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	b2db      	uxtb	r3, r3
}
 8005e38:	0018      	movs	r0, r3
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	b004      	add	sp, #16
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	0002      	movs	r2, r0
 8005e48:	1dfb      	adds	r3, r7, #7
 8005e4a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8005e4c:	1dfb      	adds	r3, r7, #7
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	091b      	lsrs	r3, r3, #4
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	001a      	movs	r2, r3
 8005e56:	0013      	movs	r3, r2
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	189b      	adds	r3, r3, r2
 8005e5c:	005b      	lsls	r3, r3, #1
 8005e5e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	b2da      	uxtb	r2, r3
 8005e64:	1dfb      	adds	r3, r7, #7
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	210f      	movs	r1, #15
 8005e6a:	400b      	ands	r3, r1
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	18d3      	adds	r3, r2, r3
 8005e70:	b2db      	uxtb	r3, r3
}
 8005e72:	0018      	movs	r0, r3
 8005e74:	46bd      	mov	sp, r7
 8005e76:	b004      	add	sp, #16
 8005e78:	bd80      	pop	{r7, pc}

08005e7a <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8005e7a:	b580      	push	{r7, lr}
 8005e7c:	b082      	sub	sp, #8
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2228      	movs	r2, #40	; 0x28
 8005e86:	5c9b      	ldrb	r3, [r3, r2]
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d101      	bne.n	8005e90 <HAL_RTCEx_EnableBypassShadow+0x16>
 8005e8c:	2302      	movs	r3, #2
 8005e8e:	e024      	b.n	8005eda <HAL_RTCEx_EnableBypassShadow+0x60>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2228      	movs	r2, #40	; 0x28
 8005e94:	2101      	movs	r1, #1
 8005e96:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2229      	movs	r2, #41	; 0x29
 8005e9c:	2102      	movs	r1, #2
 8005e9e:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	22ca      	movs	r2, #202	; 0xca
 8005ea6:	625a      	str	r2, [r3, #36]	; 0x24
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	2253      	movs	r2, #83	; 0x53
 8005eae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	699a      	ldr	r2, [r3, #24]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2120      	movs	r1, #32
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	22ff      	movs	r2, #255	; 0xff
 8005ec6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2229      	movs	r2, #41	; 0x29
 8005ecc:	2101      	movs	r1, #1
 8005ece:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2228      	movs	r2, #40	; 0x28
 8005ed4:	2100      	movs	r1, #0
 8005ed6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	0018      	movs	r0, r3
 8005edc:	46bd      	mov	sp, r7
 8005ede:	b002      	add	sp, #8
 8005ee0:	bd80      	pop	{r7, pc}

08005ee2 <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8005ee2:	b580      	push	{r7, lr}
 8005ee4:	b082      	sub	sp, #8
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2228      	movs	r2, #40	; 0x28
 8005eee:	5c9b      	ldrb	r3, [r3, r2]
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d101      	bne.n	8005ef8 <HAL_RTCEx_DisableBypassShadow+0x16>
 8005ef4:	2302      	movs	r3, #2
 8005ef6:	e024      	b.n	8005f42 <HAL_RTCEx_DisableBypassShadow+0x60>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2228      	movs	r2, #40	; 0x28
 8005efc:	2101      	movs	r1, #1
 8005efe:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2229      	movs	r2, #41	; 0x29
 8005f04:	2102      	movs	r1, #2
 8005f06:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	22ca      	movs	r2, #202	; 0xca
 8005f0e:	625a      	str	r2, [r3, #36]	; 0x24
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2253      	movs	r2, #83	; 0x53
 8005f16:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	699a      	ldr	r2, [r3, #24]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	21df      	movs	r1, #223	; 0xdf
 8005f24:	400a      	ands	r2, r1
 8005f26:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	22ff      	movs	r2, #255	; 0xff
 8005f2e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2229      	movs	r2, #41	; 0x29
 8005f34:	2101      	movs	r1, #1
 8005f36:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2228      	movs	r2, #40	; 0x28
 8005f3c:	2100      	movs	r1, #0
 8005f3e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	0018      	movs	r0, r3
 8005f44:	46bd      	mov	sp, r7
 8005f46:	b002      	add	sp, #8
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b082      	sub	sp, #8
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8005f52:	46c0      	nop			; (mov r8, r8)
 8005f54:	46bd      	mov	sp, r7
 8005f56:	b002      	add	sp, #8
 8005f58:	bd80      	pop	{r7, pc}
	...

08005f5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d101      	bne.n	8005f6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e0a8      	b.n	80060c0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d109      	bne.n	8005f8a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	685a      	ldr	r2, [r3, #4]
 8005f7a:	2382      	movs	r3, #130	; 0x82
 8005f7c:	005b      	lsls	r3, r3, #1
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d009      	beq.n	8005f96 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	61da      	str	r2, [r3, #28]
 8005f88:	e005      	b.n	8005f96 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	225d      	movs	r2, #93	; 0x5d
 8005fa0:	5c9b      	ldrb	r3, [r3, r2]
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d107      	bne.n	8005fb8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	225c      	movs	r2, #92	; 0x5c
 8005fac:	2100      	movs	r1, #0
 8005fae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	0018      	movs	r0, r3
 8005fb4:	f7fd fb0c 	bl	80035d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	225d      	movs	r2, #93	; 0x5d
 8005fbc:	2102      	movs	r1, #2
 8005fbe:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	2140      	movs	r1, #64	; 0x40
 8005fcc:	438a      	bics	r2, r1
 8005fce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	68da      	ldr	r2, [r3, #12]
 8005fd4:	23e0      	movs	r3, #224	; 0xe0
 8005fd6:	00db      	lsls	r3, r3, #3
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d902      	bls.n	8005fe2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	60fb      	str	r3, [r7, #12]
 8005fe0:	e002      	b.n	8005fe8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005fe2:	2380      	movs	r3, #128	; 0x80
 8005fe4:	015b      	lsls	r3, r3, #5
 8005fe6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	68da      	ldr	r2, [r3, #12]
 8005fec:	23f0      	movs	r3, #240	; 0xf0
 8005fee:	011b      	lsls	r3, r3, #4
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d008      	beq.n	8006006 <HAL_SPI_Init+0xaa>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	68da      	ldr	r2, [r3, #12]
 8005ff8:	23e0      	movs	r3, #224	; 0xe0
 8005ffa:	00db      	lsls	r3, r3, #3
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d002      	beq.n	8006006 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	2382      	movs	r3, #130	; 0x82
 800600c:	005b      	lsls	r3, r3, #1
 800600e:	401a      	ands	r2, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6899      	ldr	r1, [r3, #8]
 8006014:	2384      	movs	r3, #132	; 0x84
 8006016:	021b      	lsls	r3, r3, #8
 8006018:	400b      	ands	r3, r1
 800601a:	431a      	orrs	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	2102      	movs	r1, #2
 8006022:	400b      	ands	r3, r1
 8006024:	431a      	orrs	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	2101      	movs	r1, #1
 800602c:	400b      	ands	r3, r1
 800602e:	431a      	orrs	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6999      	ldr	r1, [r3, #24]
 8006034:	2380      	movs	r3, #128	; 0x80
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	400b      	ands	r3, r1
 800603a:	431a      	orrs	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	69db      	ldr	r3, [r3, #28]
 8006040:	2138      	movs	r1, #56	; 0x38
 8006042:	400b      	ands	r3, r1
 8006044:	431a      	orrs	r2, r3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	2180      	movs	r1, #128	; 0x80
 800604c:	400b      	ands	r3, r1
 800604e:	431a      	orrs	r2, r3
 8006050:	0011      	movs	r1, r2
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006056:	2380      	movs	r3, #128	; 0x80
 8006058:	019b      	lsls	r3, r3, #6
 800605a:	401a      	ands	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	430a      	orrs	r2, r1
 8006062:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	0c1b      	lsrs	r3, r3, #16
 800606a:	2204      	movs	r2, #4
 800606c:	401a      	ands	r2, r3
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006072:	2110      	movs	r1, #16
 8006074:	400b      	ands	r3, r1
 8006076:	431a      	orrs	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800607c:	2108      	movs	r1, #8
 800607e:	400b      	ands	r3, r1
 8006080:	431a      	orrs	r2, r3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	68d9      	ldr	r1, [r3, #12]
 8006086:	23f0      	movs	r3, #240	; 0xf0
 8006088:	011b      	lsls	r3, r3, #4
 800608a:	400b      	ands	r3, r1
 800608c:	431a      	orrs	r2, r3
 800608e:	0011      	movs	r1, r2
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	2380      	movs	r3, #128	; 0x80
 8006094:	015b      	lsls	r3, r3, #5
 8006096:	401a      	ands	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	430a      	orrs	r2, r1
 800609e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	69da      	ldr	r2, [r3, #28]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4907      	ldr	r1, [pc, #28]	; (80060c8 <HAL_SPI_Init+0x16c>)
 80060ac:	400a      	ands	r2, r1
 80060ae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	225d      	movs	r2, #93	; 0x5d
 80060ba:	2101      	movs	r1, #1
 80060bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80060be:	2300      	movs	r3, #0
}
 80060c0:	0018      	movs	r0, r3
 80060c2:	46bd      	mov	sp, r7
 80060c4:	b004      	add	sp, #16
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	fffff7ff 	.word	0xfffff7ff

080060cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d101      	bne.n	80060de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e04a      	b.n	8006174 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	223d      	movs	r2, #61	; 0x3d
 80060e2:	5c9b      	ldrb	r3, [r3, r2]
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d107      	bne.n	80060fa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	223c      	movs	r2, #60	; 0x3c
 80060ee:	2100      	movs	r1, #0
 80060f0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	0018      	movs	r0, r3
 80060f6:	f7fd fab5 	bl	8003664 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	223d      	movs	r2, #61	; 0x3d
 80060fe:	2102      	movs	r1, #2
 8006100:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	3304      	adds	r3, #4
 800610a:	0019      	movs	r1, r3
 800610c:	0010      	movs	r0, r2
 800610e:	f000 f9ed 	bl	80064ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2248      	movs	r2, #72	; 0x48
 8006116:	2101      	movs	r1, #1
 8006118:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	223e      	movs	r2, #62	; 0x3e
 800611e:	2101      	movs	r1, #1
 8006120:	5499      	strb	r1, [r3, r2]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	223f      	movs	r2, #63	; 0x3f
 8006126:	2101      	movs	r1, #1
 8006128:	5499      	strb	r1, [r3, r2]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2240      	movs	r2, #64	; 0x40
 800612e:	2101      	movs	r1, #1
 8006130:	5499      	strb	r1, [r3, r2]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2241      	movs	r2, #65	; 0x41
 8006136:	2101      	movs	r1, #1
 8006138:	5499      	strb	r1, [r3, r2]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2242      	movs	r2, #66	; 0x42
 800613e:	2101      	movs	r1, #1
 8006140:	5499      	strb	r1, [r3, r2]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2243      	movs	r2, #67	; 0x43
 8006146:	2101      	movs	r1, #1
 8006148:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2244      	movs	r2, #68	; 0x44
 800614e:	2101      	movs	r1, #1
 8006150:	5499      	strb	r1, [r3, r2]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2245      	movs	r2, #69	; 0x45
 8006156:	2101      	movs	r1, #1
 8006158:	5499      	strb	r1, [r3, r2]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2246      	movs	r2, #70	; 0x46
 800615e:	2101      	movs	r1, #1
 8006160:	5499      	strb	r1, [r3, r2]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2247      	movs	r2, #71	; 0x47
 8006166:	2101      	movs	r1, #1
 8006168:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	223d      	movs	r2, #61	; 0x3d
 800616e:	2101      	movs	r1, #1
 8006170:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006172:	2300      	movs	r3, #0
}
 8006174:	0018      	movs	r0, r3
 8006176:	46bd      	mov	sp, r7
 8006178:	b002      	add	sp, #8
 800617a:	bd80      	pop	{r7, pc}

0800617c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	223d      	movs	r2, #61	; 0x3d
 8006188:	5c9b      	ldrb	r3, [r3, r2]
 800618a:	b2db      	uxtb	r3, r3
 800618c:	2b01      	cmp	r3, #1
 800618e:	d001      	beq.n	8006194 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e047      	b.n	8006224 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	223d      	movs	r2, #61	; 0x3d
 8006198:	2102      	movs	r1, #2
 800619a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68da      	ldr	r2, [r3, #12]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2101      	movs	r1, #1
 80061a8:	430a      	orrs	r2, r1
 80061aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a1e      	ldr	r2, [pc, #120]	; (800622c <HAL_TIM_Base_Start_IT+0xb0>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d014      	beq.n	80061e0 <HAL_TIM_Base_Start_IT+0x64>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	2380      	movs	r3, #128	; 0x80
 80061bc:	05db      	lsls	r3, r3, #23
 80061be:	429a      	cmp	r2, r3
 80061c0:	d00e      	beq.n	80061e0 <HAL_TIM_Base_Start_IT+0x64>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a1a      	ldr	r2, [pc, #104]	; (8006230 <HAL_TIM_Base_Start_IT+0xb4>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d009      	beq.n	80061e0 <HAL_TIM_Base_Start_IT+0x64>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a18      	ldr	r2, [pc, #96]	; (8006234 <HAL_TIM_Base_Start_IT+0xb8>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d004      	beq.n	80061e0 <HAL_TIM_Base_Start_IT+0x64>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a17      	ldr	r2, [pc, #92]	; (8006238 <HAL_TIM_Base_Start_IT+0xbc>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d116      	bne.n	800620e <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	4a15      	ldr	r2, [pc, #84]	; (800623c <HAL_TIM_Base_Start_IT+0xc0>)
 80061e8:	4013      	ands	r3, r2
 80061ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2b06      	cmp	r3, #6
 80061f0:	d016      	beq.n	8006220 <HAL_TIM_Base_Start_IT+0xa4>
 80061f2:	68fa      	ldr	r2, [r7, #12]
 80061f4:	2380      	movs	r3, #128	; 0x80
 80061f6:	025b      	lsls	r3, r3, #9
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d011      	beq.n	8006220 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	2101      	movs	r1, #1
 8006208:	430a      	orrs	r2, r1
 800620a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800620c:	e008      	b.n	8006220 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2101      	movs	r1, #1
 800621a:	430a      	orrs	r2, r1
 800621c:	601a      	str	r2, [r3, #0]
 800621e:	e000      	b.n	8006222 <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006220:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	0018      	movs	r0, r3
 8006226:	46bd      	mov	sp, r7
 8006228:	b004      	add	sp, #16
 800622a:	bd80      	pop	{r7, pc}
 800622c:	40012c00 	.word	0x40012c00
 8006230:	40000400 	.word	0x40000400
 8006234:	40000800 	.word	0x40000800
 8006238:	40014000 	.word	0x40014000
 800623c:	00010007 	.word	0x00010007

08006240 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68da      	ldr	r2, [r3, #12]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2101      	movs	r1, #1
 8006254:	438a      	bics	r2, r1
 8006256:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	6a1b      	ldr	r3, [r3, #32]
 800625e:	4a0d      	ldr	r2, [pc, #52]	; (8006294 <HAL_TIM_Base_Stop_IT+0x54>)
 8006260:	4013      	ands	r3, r2
 8006262:	d10d      	bne.n	8006280 <HAL_TIM_Base_Stop_IT+0x40>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	6a1b      	ldr	r3, [r3, #32]
 800626a:	4a0b      	ldr	r2, [pc, #44]	; (8006298 <HAL_TIM_Base_Stop_IT+0x58>)
 800626c:	4013      	ands	r3, r2
 800626e:	d107      	bne.n	8006280 <HAL_TIM_Base_Stop_IT+0x40>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	2101      	movs	r1, #1
 800627c:	438a      	bics	r2, r1
 800627e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	223d      	movs	r2, #61	; 0x3d
 8006284:	2101      	movs	r1, #1
 8006286:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	0018      	movs	r0, r3
 800628c:	46bd      	mov	sp, r7
 800628e:	b002      	add	sp, #8
 8006290:	bd80      	pop	{r7, pc}
 8006292:	46c0      	nop			; (mov r8, r8)
 8006294:	00001111 	.word	0x00001111
 8006298:	00000444 	.word	0x00000444

0800629c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b084      	sub	sp, #16
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	2202      	movs	r2, #2
 80062b8:	4013      	ands	r3, r2
 80062ba:	d021      	beq.n	8006300 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2202      	movs	r2, #2
 80062c0:	4013      	ands	r3, r2
 80062c2:	d01d      	beq.n	8006300 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2203      	movs	r2, #3
 80062ca:	4252      	negs	r2, r2
 80062cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2201      	movs	r2, #1
 80062d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	2203      	movs	r2, #3
 80062dc:	4013      	ands	r3, r2
 80062de:	d004      	beq.n	80062ea <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	0018      	movs	r0, r3
 80062e4:	f000 f8ea 	bl	80064bc <HAL_TIM_IC_CaptureCallback>
 80062e8:	e007      	b.n	80062fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	0018      	movs	r0, r3
 80062ee:	f000 f8dd 	bl	80064ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	0018      	movs	r0, r3
 80062f6:	f000 f8e9 	bl	80064cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	2204      	movs	r2, #4
 8006304:	4013      	ands	r3, r2
 8006306:	d022      	beq.n	800634e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2204      	movs	r2, #4
 800630c:	4013      	ands	r3, r2
 800630e:	d01e      	beq.n	800634e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	2205      	movs	r2, #5
 8006316:	4252      	negs	r2, r2
 8006318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2202      	movs	r2, #2
 800631e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699a      	ldr	r2, [r3, #24]
 8006326:	23c0      	movs	r3, #192	; 0xc0
 8006328:	009b      	lsls	r3, r3, #2
 800632a:	4013      	ands	r3, r2
 800632c:	d004      	beq.n	8006338 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	0018      	movs	r0, r3
 8006332:	f000 f8c3 	bl	80064bc <HAL_TIM_IC_CaptureCallback>
 8006336:	e007      	b.n	8006348 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	0018      	movs	r0, r3
 800633c:	f000 f8b6 	bl	80064ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	0018      	movs	r0, r3
 8006344:	f000 f8c2 	bl	80064cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	2208      	movs	r2, #8
 8006352:	4013      	ands	r3, r2
 8006354:	d021      	beq.n	800639a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2208      	movs	r2, #8
 800635a:	4013      	ands	r3, r2
 800635c:	d01d      	beq.n	800639a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	2209      	movs	r2, #9
 8006364:	4252      	negs	r2, r2
 8006366:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2204      	movs	r2, #4
 800636c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	69db      	ldr	r3, [r3, #28]
 8006374:	2203      	movs	r2, #3
 8006376:	4013      	ands	r3, r2
 8006378:	d004      	beq.n	8006384 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	0018      	movs	r0, r3
 800637e:	f000 f89d 	bl	80064bc <HAL_TIM_IC_CaptureCallback>
 8006382:	e007      	b.n	8006394 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	0018      	movs	r0, r3
 8006388:	f000 f890 	bl	80064ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	0018      	movs	r0, r3
 8006390:	f000 f89c 	bl	80064cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	2210      	movs	r2, #16
 800639e:	4013      	ands	r3, r2
 80063a0:	d022      	beq.n	80063e8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2210      	movs	r2, #16
 80063a6:	4013      	ands	r3, r2
 80063a8:	d01e      	beq.n	80063e8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	2211      	movs	r2, #17
 80063b0:	4252      	negs	r2, r2
 80063b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2208      	movs	r2, #8
 80063b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	69da      	ldr	r2, [r3, #28]
 80063c0:	23c0      	movs	r3, #192	; 0xc0
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	4013      	ands	r3, r2
 80063c6:	d004      	beq.n	80063d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	0018      	movs	r0, r3
 80063cc:	f000 f876 	bl	80064bc <HAL_TIM_IC_CaptureCallback>
 80063d0:	e007      	b.n	80063e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	0018      	movs	r0, r3
 80063d6:	f000 f869 	bl	80064ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	0018      	movs	r0, r3
 80063de:	f000 f875 	bl	80064cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	2201      	movs	r2, #1
 80063ec:	4013      	ands	r3, r2
 80063ee:	d00c      	beq.n	800640a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2201      	movs	r2, #1
 80063f4:	4013      	ands	r3, r2
 80063f6:	d008      	beq.n	800640a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2202      	movs	r2, #2
 80063fe:	4252      	negs	r2, r2
 8006400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	0018      	movs	r0, r3
 8006406:	f7fd f827 	bl	8003458 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	2280      	movs	r2, #128	; 0x80
 800640e:	4013      	ands	r3, r2
 8006410:	d104      	bne.n	800641c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006412:	68ba      	ldr	r2, [r7, #8]
 8006414:	2380      	movs	r3, #128	; 0x80
 8006416:	019b      	lsls	r3, r3, #6
 8006418:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800641a:	d00b      	beq.n	8006434 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2280      	movs	r2, #128	; 0x80
 8006420:	4013      	ands	r3, r2
 8006422:	d007      	beq.n	8006434 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a1e      	ldr	r2, [pc, #120]	; (80064a4 <HAL_TIM_IRQHandler+0x208>)
 800642a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	0018      	movs	r0, r3
 8006430:	f000 f972 	bl	8006718 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006434:	68ba      	ldr	r2, [r7, #8]
 8006436:	2380      	movs	r3, #128	; 0x80
 8006438:	005b      	lsls	r3, r3, #1
 800643a:	4013      	ands	r3, r2
 800643c:	d00b      	beq.n	8006456 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2280      	movs	r2, #128	; 0x80
 8006442:	4013      	ands	r3, r2
 8006444:	d007      	beq.n	8006456 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a17      	ldr	r2, [pc, #92]	; (80064a8 <HAL_TIM_IRQHandler+0x20c>)
 800644c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	0018      	movs	r0, r3
 8006452:	f000 f969 	bl	8006728 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	2240      	movs	r2, #64	; 0x40
 800645a:	4013      	ands	r3, r2
 800645c:	d00c      	beq.n	8006478 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2240      	movs	r2, #64	; 0x40
 8006462:	4013      	ands	r3, r2
 8006464:	d008      	beq.n	8006478 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2241      	movs	r2, #65	; 0x41
 800646c:	4252      	negs	r2, r2
 800646e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	0018      	movs	r0, r3
 8006474:	f000 f832 	bl	80064dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	2220      	movs	r2, #32
 800647c:	4013      	ands	r3, r2
 800647e:	d00c      	beq.n	800649a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2220      	movs	r2, #32
 8006484:	4013      	ands	r3, r2
 8006486:	d008      	beq.n	800649a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2221      	movs	r2, #33	; 0x21
 800648e:	4252      	negs	r2, r2
 8006490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	0018      	movs	r0, r3
 8006496:	f000 f937 	bl	8006708 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800649a:	46c0      	nop			; (mov r8, r8)
 800649c:	46bd      	mov	sp, r7
 800649e:	b004      	add	sp, #16
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	46c0      	nop			; (mov r8, r8)
 80064a4:	ffffdf7f 	.word	0xffffdf7f
 80064a8:	fffffeff 	.word	0xfffffeff

080064ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b082      	sub	sp, #8
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80064b4:	46c0      	nop			; (mov r8, r8)
 80064b6:	46bd      	mov	sp, r7
 80064b8:	b002      	add	sp, #8
 80064ba:	bd80      	pop	{r7, pc}

080064bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80064c4:	46c0      	nop			; (mov r8, r8)
 80064c6:	46bd      	mov	sp, r7
 80064c8:	b002      	add	sp, #8
 80064ca:	bd80      	pop	{r7, pc}

080064cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b082      	sub	sp, #8
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064d4:	46c0      	nop			; (mov r8, r8)
 80064d6:	46bd      	mov	sp, r7
 80064d8:	b002      	add	sp, #8
 80064da:	bd80      	pop	{r7, pc}

080064dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b082      	sub	sp, #8
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064e4:	46c0      	nop			; (mov r8, r8)
 80064e6:	46bd      	mov	sp, r7
 80064e8:	b002      	add	sp, #8
 80064ea:	bd80      	pop	{r7, pc}

080064ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a3f      	ldr	r2, [pc, #252]	; (80065fc <TIM_Base_SetConfig+0x110>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d00c      	beq.n	800651e <TIM_Base_SetConfig+0x32>
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	2380      	movs	r3, #128	; 0x80
 8006508:	05db      	lsls	r3, r3, #23
 800650a:	429a      	cmp	r2, r3
 800650c:	d007      	beq.n	800651e <TIM_Base_SetConfig+0x32>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a3b      	ldr	r2, [pc, #236]	; (8006600 <TIM_Base_SetConfig+0x114>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d003      	beq.n	800651e <TIM_Base_SetConfig+0x32>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a3a      	ldr	r2, [pc, #232]	; (8006604 <TIM_Base_SetConfig+0x118>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d108      	bne.n	8006530 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2270      	movs	r2, #112	; 0x70
 8006522:	4393      	bics	r3, r2
 8006524:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	68fa      	ldr	r2, [r7, #12]
 800652c:	4313      	orrs	r3, r2
 800652e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a32      	ldr	r2, [pc, #200]	; (80065fc <TIM_Base_SetConfig+0x110>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d01c      	beq.n	8006572 <TIM_Base_SetConfig+0x86>
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	2380      	movs	r3, #128	; 0x80
 800653c:	05db      	lsls	r3, r3, #23
 800653e:	429a      	cmp	r2, r3
 8006540:	d017      	beq.n	8006572 <TIM_Base_SetConfig+0x86>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a2e      	ldr	r2, [pc, #184]	; (8006600 <TIM_Base_SetConfig+0x114>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d013      	beq.n	8006572 <TIM_Base_SetConfig+0x86>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a2d      	ldr	r2, [pc, #180]	; (8006604 <TIM_Base_SetConfig+0x118>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d00f      	beq.n	8006572 <TIM_Base_SetConfig+0x86>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a2c      	ldr	r2, [pc, #176]	; (8006608 <TIM_Base_SetConfig+0x11c>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d00b      	beq.n	8006572 <TIM_Base_SetConfig+0x86>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a2b      	ldr	r2, [pc, #172]	; (800660c <TIM_Base_SetConfig+0x120>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d007      	beq.n	8006572 <TIM_Base_SetConfig+0x86>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a2a      	ldr	r2, [pc, #168]	; (8006610 <TIM_Base_SetConfig+0x124>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d003      	beq.n	8006572 <TIM_Base_SetConfig+0x86>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a29      	ldr	r2, [pc, #164]	; (8006614 <TIM_Base_SetConfig+0x128>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d108      	bne.n	8006584 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	4a28      	ldr	r2, [pc, #160]	; (8006618 <TIM_Base_SetConfig+0x12c>)
 8006576:	4013      	ands	r3, r2
 8006578:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	68db      	ldr	r3, [r3, #12]
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	4313      	orrs	r3, r2
 8006582:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2280      	movs	r2, #128	; 0x80
 8006588:	4393      	bics	r3, r2
 800658a:	001a      	movs	r2, r3
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	695b      	ldr	r3, [r3, #20]
 8006590:	4313      	orrs	r3, r2
 8006592:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	689a      	ldr	r2, [r3, #8]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a13      	ldr	r2, [pc, #76]	; (80065fc <TIM_Base_SetConfig+0x110>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d00b      	beq.n	80065ca <TIM_Base_SetConfig+0xde>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a15      	ldr	r2, [pc, #84]	; (800660c <TIM_Base_SetConfig+0x120>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d007      	beq.n	80065ca <TIM_Base_SetConfig+0xde>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a14      	ldr	r2, [pc, #80]	; (8006610 <TIM_Base_SetConfig+0x124>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d003      	beq.n	80065ca <TIM_Base_SetConfig+0xde>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a13      	ldr	r2, [pc, #76]	; (8006614 <TIM_Base_SetConfig+0x128>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d103      	bne.n	80065d2 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	691a      	ldr	r2, [r3, #16]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2201      	movs	r2, #1
 80065d6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	691b      	ldr	r3, [r3, #16]
 80065dc:	2201      	movs	r2, #1
 80065de:	4013      	ands	r3, r2
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d106      	bne.n	80065f2 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	691b      	ldr	r3, [r3, #16]
 80065e8:	2201      	movs	r2, #1
 80065ea:	4393      	bics	r3, r2
 80065ec:	001a      	movs	r2, r3
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	611a      	str	r2, [r3, #16]
  }
}
 80065f2:	46c0      	nop			; (mov r8, r8)
 80065f4:	46bd      	mov	sp, r7
 80065f6:	b004      	add	sp, #16
 80065f8:	bd80      	pop	{r7, pc}
 80065fa:	46c0      	nop			; (mov r8, r8)
 80065fc:	40012c00 	.word	0x40012c00
 8006600:	40000400 	.word	0x40000400
 8006604:	40000800 	.word	0x40000800
 8006608:	40002000 	.word	0x40002000
 800660c:	40014000 	.word	0x40014000
 8006610:	40014400 	.word	0x40014400
 8006614:	40014800 	.word	0x40014800
 8006618:	fffffcff 	.word	0xfffffcff

0800661c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	223c      	movs	r2, #60	; 0x3c
 800662a:	5c9b      	ldrb	r3, [r3, r2]
 800662c:	2b01      	cmp	r3, #1
 800662e:	d101      	bne.n	8006634 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006630:	2302      	movs	r3, #2
 8006632:	e05a      	b.n	80066ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	223c      	movs	r2, #60	; 0x3c
 8006638:	2101      	movs	r1, #1
 800663a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	223d      	movs	r2, #61	; 0x3d
 8006640:	2102      	movs	r1, #2
 8006642:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a26      	ldr	r2, [pc, #152]	; (80066f4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d108      	bne.n	8006670 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	4a25      	ldr	r2, [pc, #148]	; (80066f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006662:	4013      	ands	r3, r2
 8006664:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	68fa      	ldr	r2, [r7, #12]
 800666c:	4313      	orrs	r3, r2
 800666e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2270      	movs	r2, #112	; 0x70
 8006674:	4393      	bics	r3, r2
 8006676:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68fa      	ldr	r2, [r7, #12]
 800667e:	4313      	orrs	r3, r2
 8006680:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a19      	ldr	r2, [pc, #100]	; (80066f4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d014      	beq.n	80066be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681a      	ldr	r2, [r3, #0]
 8006698:	2380      	movs	r3, #128	; 0x80
 800669a:	05db      	lsls	r3, r3, #23
 800669c:	429a      	cmp	r2, r3
 800669e:	d00e      	beq.n	80066be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a15      	ldr	r2, [pc, #84]	; (80066fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d009      	beq.n	80066be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a14      	ldr	r2, [pc, #80]	; (8006700 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d004      	beq.n	80066be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a12      	ldr	r2, [pc, #72]	; (8006704 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d10c      	bne.n	80066d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	2280      	movs	r2, #128	; 0x80
 80066c2:	4393      	bics	r3, r2
 80066c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	68ba      	ldr	r2, [r7, #8]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	68ba      	ldr	r2, [r7, #8]
 80066d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	223d      	movs	r2, #61	; 0x3d
 80066dc:	2101      	movs	r1, #1
 80066de:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	223c      	movs	r2, #60	; 0x3c
 80066e4:	2100      	movs	r1, #0
 80066e6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	0018      	movs	r0, r3
 80066ec:	46bd      	mov	sp, r7
 80066ee:	b004      	add	sp, #16
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	46c0      	nop			; (mov r8, r8)
 80066f4:	40012c00 	.word	0x40012c00
 80066f8:	ff0fffff 	.word	0xff0fffff
 80066fc:	40000400 	.word	0x40000400
 8006700:	40000800 	.word	0x40000800
 8006704:	40014000 	.word	0x40014000

08006708 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006710:	46c0      	nop			; (mov r8, r8)
 8006712:	46bd      	mov	sp, r7
 8006714:	b002      	add	sp, #8
 8006716:	bd80      	pop	{r7, pc}

08006718 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b082      	sub	sp, #8
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006720:	46c0      	nop			; (mov r8, r8)
 8006722:	46bd      	mov	sp, r7
 8006724:	b002      	add	sp, #8
 8006726:	bd80      	pop	{r7, pc}

08006728 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006730:	46c0      	nop			; (mov r8, r8)
 8006732:	46bd      	mov	sp, r7
 8006734:	b002      	add	sp, #8
 8006736:	bd80      	pop	{r7, pc}

08006738 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b082      	sub	sp, #8
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d101      	bne.n	800674a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e046      	b.n	80067d8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2288      	movs	r2, #136	; 0x88
 800674e:	589b      	ldr	r3, [r3, r2]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d107      	bne.n	8006764 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2284      	movs	r2, #132	; 0x84
 8006758:	2100      	movs	r1, #0
 800675a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	0018      	movs	r0, r3
 8006760:	f7fc ffa6 	bl	80036b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2288      	movs	r2, #136	; 0x88
 8006768:	2124      	movs	r1, #36	; 0x24
 800676a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2101      	movs	r1, #1
 8006778:	438a      	bics	r2, r1
 800677a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006780:	2b00      	cmp	r3, #0
 8006782:	d003      	beq.n	800678c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	0018      	movs	r0, r3
 8006788:	f000 fd4c 	bl	8007224 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	0018      	movs	r0, r3
 8006790:	f000 f9f2 	bl	8006b78 <UART_SetConfig>
 8006794:	0003      	movs	r3, r0
 8006796:	2b01      	cmp	r3, #1
 8006798:	d101      	bne.n	800679e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e01c      	b.n	80067d8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	685a      	ldr	r2, [r3, #4]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	490d      	ldr	r1, [pc, #52]	; (80067e0 <HAL_UART_Init+0xa8>)
 80067aa:	400a      	ands	r2, r1
 80067ac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	689a      	ldr	r2, [r3, #8]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	212a      	movs	r1, #42	; 0x2a
 80067ba:	438a      	bics	r2, r1
 80067bc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	2101      	movs	r1, #1
 80067ca:	430a      	orrs	r2, r1
 80067cc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	0018      	movs	r0, r3
 80067d2:	f000 fddb 	bl	800738c <UART_CheckIdleState>
 80067d6:	0003      	movs	r3, r0
}
 80067d8:	0018      	movs	r0, r3
 80067da:	46bd      	mov	sp, r7
 80067dc:	b002      	add	sp, #8
 80067de:	bd80      	pop	{r7, pc}
 80067e0:	ffffb7ff 	.word	0xffffb7ff

080067e4 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d101      	bne.n	80067f6 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	e032      	b.n	800685c <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2288      	movs	r2, #136	; 0x88
 80067fa:	2124      	movs	r1, #36	; 0x24
 80067fc:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2101      	movs	r1, #1
 800680a:	438a      	bics	r2, r1
 800680c:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	2200      	movs	r2, #0
 8006814:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	2200      	movs	r2, #0
 800681c:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	2200      	movs	r2, #0
 8006824:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	0018      	movs	r0, r3
 800682a:	f7fd f86d 	bl	8003908 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2290      	movs	r2, #144	; 0x90
 8006832:	2100      	movs	r1, #0
 8006834:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2288      	movs	r2, #136	; 0x88
 800683a:	2100      	movs	r1, #0
 800683c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	228c      	movs	r2, #140	; 0x8c
 8006842:	2100      	movs	r1, #0
 8006844:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2284      	movs	r2, #132	; 0x84
 8006856:	2100      	movs	r1, #0
 8006858:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800685a:	2300      	movs	r3, #0
}
 800685c:	0018      	movs	r0, r3
 800685e:	46bd      	mov	sp, r7
 8006860:	b002      	add	sp, #8
 8006862:	bd80      	pop	{r7, pc}

08006864 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b08a      	sub	sp, #40	; 0x28
 8006868:	af02      	add	r7, sp, #8
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	60b9      	str	r1, [r7, #8]
 800686e:	603b      	str	r3, [r7, #0]
 8006870:	1dbb      	adds	r3, r7, #6
 8006872:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2288      	movs	r2, #136	; 0x88
 8006878:	589b      	ldr	r3, [r3, r2]
 800687a:	2b20      	cmp	r3, #32
 800687c:	d000      	beq.n	8006880 <HAL_UART_Transmit+0x1c>
 800687e:	e090      	b.n	80069a2 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d003      	beq.n	800688e <HAL_UART_Transmit+0x2a>
 8006886:	1dbb      	adds	r3, r7, #6
 8006888:	881b      	ldrh	r3, [r3, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d101      	bne.n	8006892 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	e088      	b.n	80069a4 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	689a      	ldr	r2, [r3, #8]
 8006896:	2380      	movs	r3, #128	; 0x80
 8006898:	015b      	lsls	r3, r3, #5
 800689a:	429a      	cmp	r2, r3
 800689c:	d109      	bne.n	80068b2 <HAL_UART_Transmit+0x4e>
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d105      	bne.n	80068b2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	2201      	movs	r2, #1
 80068aa:	4013      	ands	r3, r2
 80068ac:	d001      	beq.n	80068b2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e078      	b.n	80069a4 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2290      	movs	r2, #144	; 0x90
 80068b6:	2100      	movs	r1, #0
 80068b8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2288      	movs	r2, #136	; 0x88
 80068be:	2121      	movs	r1, #33	; 0x21
 80068c0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80068c2:	f7fd fa21 	bl	8003d08 <HAL_GetTick>
 80068c6:	0003      	movs	r3, r0
 80068c8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	1dba      	adds	r2, r7, #6
 80068ce:	2154      	movs	r1, #84	; 0x54
 80068d0:	8812      	ldrh	r2, [r2, #0]
 80068d2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	1dba      	adds	r2, r7, #6
 80068d8:	2156      	movs	r1, #86	; 0x56
 80068da:	8812      	ldrh	r2, [r2, #0]
 80068dc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	689a      	ldr	r2, [r3, #8]
 80068e2:	2380      	movs	r3, #128	; 0x80
 80068e4:	015b      	lsls	r3, r3, #5
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d108      	bne.n	80068fc <HAL_UART_Transmit+0x98>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d104      	bne.n	80068fc <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80068f2:	2300      	movs	r3, #0
 80068f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	61bb      	str	r3, [r7, #24]
 80068fa:	e003      	b.n	8006904 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006900:	2300      	movs	r3, #0
 8006902:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006904:	e030      	b.n	8006968 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	68f8      	ldr	r0, [r7, #12]
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	9300      	str	r3, [sp, #0]
 800690e:	0013      	movs	r3, r2
 8006910:	2200      	movs	r2, #0
 8006912:	2180      	movs	r1, #128	; 0x80
 8006914:	f000 fde4 	bl	80074e0 <UART_WaitOnFlagUntilTimeout>
 8006918:	1e03      	subs	r3, r0, #0
 800691a:	d005      	beq.n	8006928 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2288      	movs	r2, #136	; 0x88
 8006920:	2120      	movs	r1, #32
 8006922:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006924:	2303      	movs	r3, #3
 8006926:	e03d      	b.n	80069a4 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d10b      	bne.n	8006946 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800692e:	69bb      	ldr	r3, [r7, #24]
 8006930:	881b      	ldrh	r3, [r3, #0]
 8006932:	001a      	movs	r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	05d2      	lsls	r2, r2, #23
 800693a:	0dd2      	lsrs	r2, r2, #23
 800693c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	3302      	adds	r3, #2
 8006942:	61bb      	str	r3, [r7, #24]
 8006944:	e007      	b.n	8006956 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	781a      	ldrb	r2, [r3, #0]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	3301      	adds	r3, #1
 8006954:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2256      	movs	r2, #86	; 0x56
 800695a:	5a9b      	ldrh	r3, [r3, r2]
 800695c:	b29b      	uxth	r3, r3
 800695e:	3b01      	subs	r3, #1
 8006960:	b299      	uxth	r1, r3
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2256      	movs	r2, #86	; 0x56
 8006966:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2256      	movs	r2, #86	; 0x56
 800696c:	5a9b      	ldrh	r3, [r3, r2]
 800696e:	b29b      	uxth	r3, r3
 8006970:	2b00      	cmp	r3, #0
 8006972:	d1c8      	bne.n	8006906 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006974:	697a      	ldr	r2, [r7, #20]
 8006976:	68f8      	ldr	r0, [r7, #12]
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	9300      	str	r3, [sp, #0]
 800697c:	0013      	movs	r3, r2
 800697e:	2200      	movs	r2, #0
 8006980:	2140      	movs	r1, #64	; 0x40
 8006982:	f000 fdad 	bl	80074e0 <UART_WaitOnFlagUntilTimeout>
 8006986:	1e03      	subs	r3, r0, #0
 8006988:	d005      	beq.n	8006996 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2288      	movs	r2, #136	; 0x88
 800698e:	2120      	movs	r1, #32
 8006990:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8006992:	2303      	movs	r3, #3
 8006994:	e006      	b.n	80069a4 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2288      	movs	r2, #136	; 0x88
 800699a:	2120      	movs	r1, #32
 800699c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800699e:	2300      	movs	r3, #0
 80069a0:	e000      	b.n	80069a4 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80069a2:	2302      	movs	r3, #2
  }
}
 80069a4:	0018      	movs	r0, r3
 80069a6:	46bd      	mov	sp, r7
 80069a8:	b008      	add	sp, #32
 80069aa:	bd80      	pop	{r7, pc}

080069ac <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b08a      	sub	sp, #40	; 0x28
 80069b0:	af02      	add	r7, sp, #8
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	603b      	str	r3, [r7, #0]
 80069b8:	1dbb      	adds	r3, r7, #6
 80069ba:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	228c      	movs	r2, #140	; 0x8c
 80069c0:	589b      	ldr	r3, [r3, r2]
 80069c2:	2b20      	cmp	r3, #32
 80069c4:	d000      	beq.n	80069c8 <HAL_UART_Receive+0x1c>
 80069c6:	e0d0      	b.n	8006b6a <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d003      	beq.n	80069d6 <HAL_UART_Receive+0x2a>
 80069ce:	1dbb      	adds	r3, r7, #6
 80069d0:	881b      	ldrh	r3, [r3, #0]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d101      	bne.n	80069da <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e0c8      	b.n	8006b6c <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	689a      	ldr	r2, [r3, #8]
 80069de:	2380      	movs	r3, #128	; 0x80
 80069e0:	015b      	lsls	r3, r3, #5
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d109      	bne.n	80069fa <HAL_UART_Receive+0x4e>
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	691b      	ldr	r3, [r3, #16]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d105      	bne.n	80069fa <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	2201      	movs	r2, #1
 80069f2:	4013      	ands	r3, r2
 80069f4:	d001      	beq.n	80069fa <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	e0b8      	b.n	8006b6c <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2290      	movs	r2, #144	; 0x90
 80069fe:	2100      	movs	r1, #0
 8006a00:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	228c      	movs	r2, #140	; 0x8c
 8006a06:	2122      	movs	r1, #34	; 0x22
 8006a08:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a10:	f7fd f97a 	bl	8003d08 <HAL_GetTick>
 8006a14:	0003      	movs	r3, r0
 8006a16:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	1dba      	adds	r2, r7, #6
 8006a1c:	215c      	movs	r1, #92	; 0x5c
 8006a1e:	8812      	ldrh	r2, [r2, #0]
 8006a20:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	1dba      	adds	r2, r7, #6
 8006a26:	215e      	movs	r1, #94	; 0x5e
 8006a28:	8812      	ldrh	r2, [r2, #0]
 8006a2a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	689a      	ldr	r2, [r3, #8]
 8006a30:	2380      	movs	r3, #128	; 0x80
 8006a32:	015b      	lsls	r3, r3, #5
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d10d      	bne.n	8006a54 <HAL_UART_Receive+0xa8>
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	691b      	ldr	r3, [r3, #16]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d104      	bne.n	8006a4a <HAL_UART_Receive+0x9e>
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2260      	movs	r2, #96	; 0x60
 8006a44:	494b      	ldr	r1, [pc, #300]	; (8006b74 <HAL_UART_Receive+0x1c8>)
 8006a46:	5299      	strh	r1, [r3, r2]
 8006a48:	e02e      	b.n	8006aa8 <HAL_UART_Receive+0xfc>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2260      	movs	r2, #96	; 0x60
 8006a4e:	21ff      	movs	r1, #255	; 0xff
 8006a50:	5299      	strh	r1, [r3, r2]
 8006a52:	e029      	b.n	8006aa8 <HAL_UART_Receive+0xfc>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d10d      	bne.n	8006a78 <HAL_UART_Receive+0xcc>
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	691b      	ldr	r3, [r3, #16]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d104      	bne.n	8006a6e <HAL_UART_Receive+0xc2>
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2260      	movs	r2, #96	; 0x60
 8006a68:	21ff      	movs	r1, #255	; 0xff
 8006a6a:	5299      	strh	r1, [r3, r2]
 8006a6c:	e01c      	b.n	8006aa8 <HAL_UART_Receive+0xfc>
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2260      	movs	r2, #96	; 0x60
 8006a72:	217f      	movs	r1, #127	; 0x7f
 8006a74:	5299      	strh	r1, [r3, r2]
 8006a76:	e017      	b.n	8006aa8 <HAL_UART_Receive+0xfc>
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	689a      	ldr	r2, [r3, #8]
 8006a7c:	2380      	movs	r3, #128	; 0x80
 8006a7e:	055b      	lsls	r3, r3, #21
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d10d      	bne.n	8006aa0 <HAL_UART_Receive+0xf4>
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d104      	bne.n	8006a96 <HAL_UART_Receive+0xea>
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2260      	movs	r2, #96	; 0x60
 8006a90:	217f      	movs	r1, #127	; 0x7f
 8006a92:	5299      	strh	r1, [r3, r2]
 8006a94:	e008      	b.n	8006aa8 <HAL_UART_Receive+0xfc>
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2260      	movs	r2, #96	; 0x60
 8006a9a:	213f      	movs	r1, #63	; 0x3f
 8006a9c:	5299      	strh	r1, [r3, r2]
 8006a9e:	e003      	b.n	8006aa8 <HAL_UART_Receive+0xfc>
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2260      	movs	r2, #96	; 0x60
 8006aa4:	2100      	movs	r1, #0
 8006aa6:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8006aa8:	2312      	movs	r3, #18
 8006aaa:	18fb      	adds	r3, r7, r3
 8006aac:	68fa      	ldr	r2, [r7, #12]
 8006aae:	2160      	movs	r1, #96	; 0x60
 8006ab0:	5a52      	ldrh	r2, [r2, r1]
 8006ab2:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	689a      	ldr	r2, [r3, #8]
 8006ab8:	2380      	movs	r3, #128	; 0x80
 8006aba:	015b      	lsls	r3, r3, #5
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d108      	bne.n	8006ad2 <HAL_UART_Receive+0x126>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d104      	bne.n	8006ad2 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	61bb      	str	r3, [r7, #24]
 8006ad0:	e003      	b.n	8006ada <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006ada:	e03a      	b.n	8006b52 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006adc:	697a      	ldr	r2, [r7, #20]
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	9300      	str	r3, [sp, #0]
 8006ae4:	0013      	movs	r3, r2
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	2120      	movs	r1, #32
 8006aea:	f000 fcf9 	bl	80074e0 <UART_WaitOnFlagUntilTimeout>
 8006aee:	1e03      	subs	r3, r0, #0
 8006af0:	d005      	beq.n	8006afe <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	228c      	movs	r2, #140	; 0x8c
 8006af6:	2120      	movs	r1, #32
 8006af8:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e036      	b.n	8006b6c <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8006afe:	69fb      	ldr	r3, [r7, #28]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d10e      	bne.n	8006b22 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	2212      	movs	r2, #18
 8006b0e:	18ba      	adds	r2, r7, r2
 8006b10:	8812      	ldrh	r2, [r2, #0]
 8006b12:	4013      	ands	r3, r2
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006b1a:	69bb      	ldr	r3, [r7, #24]
 8006b1c:	3302      	adds	r3, #2
 8006b1e:	61bb      	str	r3, [r7, #24]
 8006b20:	e00e      	b.n	8006b40 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	2212      	movs	r2, #18
 8006b2c:	18ba      	adds	r2, r7, r2
 8006b2e:	8812      	ldrh	r2, [r2, #0]
 8006b30:	b2d2      	uxtb	r2, r2
 8006b32:	4013      	ands	r3, r2
 8006b34:	b2da      	uxtb	r2, r3
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	225e      	movs	r2, #94	; 0x5e
 8006b44:	5a9b      	ldrh	r3, [r3, r2]
 8006b46:	b29b      	uxth	r3, r3
 8006b48:	3b01      	subs	r3, #1
 8006b4a:	b299      	uxth	r1, r3
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	225e      	movs	r2, #94	; 0x5e
 8006b50:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	225e      	movs	r2, #94	; 0x5e
 8006b56:	5a9b      	ldrh	r3, [r3, r2]
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d1be      	bne.n	8006adc <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	228c      	movs	r2, #140	; 0x8c
 8006b62:	2120      	movs	r1, #32
 8006b64:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006b66:	2300      	movs	r3, #0
 8006b68:	e000      	b.n	8006b6c <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8006b6a:	2302      	movs	r3, #2
  }
}
 8006b6c:	0018      	movs	r0, r3
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	b008      	add	sp, #32
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	000001ff 	.word	0x000001ff

08006b78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b78:	b5b0      	push	{r4, r5, r7, lr}
 8006b7a:	b090      	sub	sp, #64	; 0x40
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b80:	231a      	movs	r3, #26
 8006b82:	2220      	movs	r2, #32
 8006b84:	189b      	adds	r3, r3, r2
 8006b86:	19db      	adds	r3, r3, r7
 8006b88:	2200      	movs	r2, #0
 8006b8a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b8e:	689a      	ldr	r2, [r3, #8]
 8006b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b92:	691b      	ldr	r3, [r3, #16]
 8006b94:	431a      	orrs	r2, r3
 8006b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b98:	695b      	ldr	r3, [r3, #20]
 8006b9a:	431a      	orrs	r2, r3
 8006b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b9e:	69db      	ldr	r3, [r3, #28]
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4ac1      	ldr	r2, [pc, #772]	; (8006eb0 <UART_SetConfig+0x338>)
 8006bac:	4013      	ands	r3, r2
 8006bae:	0019      	movs	r1, r3
 8006bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bb6:	430b      	orrs	r3, r1
 8006bb8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	4abc      	ldr	r2, [pc, #752]	; (8006eb4 <UART_SetConfig+0x33c>)
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	0018      	movs	r0, r3
 8006bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc8:	68d9      	ldr	r1, [r3, #12]
 8006bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	0003      	movs	r3, r0
 8006bd0:	430b      	orrs	r3, r1
 8006bd2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd6:	699b      	ldr	r3, [r3, #24]
 8006bd8:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4ab6      	ldr	r2, [pc, #728]	; (8006eb8 <UART_SetConfig+0x340>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d009      	beq.n	8006bf8 <UART_SetConfig+0x80>
 8006be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4ab4      	ldr	r2, [pc, #720]	; (8006ebc <UART_SetConfig+0x344>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d004      	beq.n	8006bf8 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf0:	6a1b      	ldr	r3, [r3, #32]
 8006bf2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	4ab0      	ldr	r2, [pc, #704]	; (8006ec0 <UART_SetConfig+0x348>)
 8006c00:	4013      	ands	r3, r2
 8006c02:	0019      	movs	r1, r3
 8006c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c0a:	430b      	orrs	r3, r1
 8006c0c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c14:	220f      	movs	r2, #15
 8006c16:	4393      	bics	r3, r2
 8006c18:	0018      	movs	r0, r3
 8006c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	0003      	movs	r3, r0
 8006c24:	430b      	orrs	r3, r1
 8006c26:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4aa5      	ldr	r2, [pc, #660]	; (8006ec4 <UART_SetConfig+0x34c>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d131      	bne.n	8006c96 <UART_SetConfig+0x11e>
 8006c32:	4ba5      	ldr	r3, [pc, #660]	; (8006ec8 <UART_SetConfig+0x350>)
 8006c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c36:	2203      	movs	r2, #3
 8006c38:	4013      	ands	r3, r2
 8006c3a:	2b03      	cmp	r3, #3
 8006c3c:	d01d      	beq.n	8006c7a <UART_SetConfig+0x102>
 8006c3e:	d823      	bhi.n	8006c88 <UART_SetConfig+0x110>
 8006c40:	2b02      	cmp	r3, #2
 8006c42:	d00c      	beq.n	8006c5e <UART_SetConfig+0xe6>
 8006c44:	d820      	bhi.n	8006c88 <UART_SetConfig+0x110>
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d002      	beq.n	8006c50 <UART_SetConfig+0xd8>
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d00e      	beq.n	8006c6c <UART_SetConfig+0xf4>
 8006c4e:	e01b      	b.n	8006c88 <UART_SetConfig+0x110>
 8006c50:	231b      	movs	r3, #27
 8006c52:	2220      	movs	r2, #32
 8006c54:	189b      	adds	r3, r3, r2
 8006c56:	19db      	adds	r3, r3, r7
 8006c58:	2200      	movs	r2, #0
 8006c5a:	701a      	strb	r2, [r3, #0]
 8006c5c:	e154      	b.n	8006f08 <UART_SetConfig+0x390>
 8006c5e:	231b      	movs	r3, #27
 8006c60:	2220      	movs	r2, #32
 8006c62:	189b      	adds	r3, r3, r2
 8006c64:	19db      	adds	r3, r3, r7
 8006c66:	2202      	movs	r2, #2
 8006c68:	701a      	strb	r2, [r3, #0]
 8006c6a:	e14d      	b.n	8006f08 <UART_SetConfig+0x390>
 8006c6c:	231b      	movs	r3, #27
 8006c6e:	2220      	movs	r2, #32
 8006c70:	189b      	adds	r3, r3, r2
 8006c72:	19db      	adds	r3, r3, r7
 8006c74:	2204      	movs	r2, #4
 8006c76:	701a      	strb	r2, [r3, #0]
 8006c78:	e146      	b.n	8006f08 <UART_SetConfig+0x390>
 8006c7a:	231b      	movs	r3, #27
 8006c7c:	2220      	movs	r2, #32
 8006c7e:	189b      	adds	r3, r3, r2
 8006c80:	19db      	adds	r3, r3, r7
 8006c82:	2208      	movs	r2, #8
 8006c84:	701a      	strb	r2, [r3, #0]
 8006c86:	e13f      	b.n	8006f08 <UART_SetConfig+0x390>
 8006c88:	231b      	movs	r3, #27
 8006c8a:	2220      	movs	r2, #32
 8006c8c:	189b      	adds	r3, r3, r2
 8006c8e:	19db      	adds	r3, r3, r7
 8006c90:	2210      	movs	r2, #16
 8006c92:	701a      	strb	r2, [r3, #0]
 8006c94:	e138      	b.n	8006f08 <UART_SetConfig+0x390>
 8006c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a8c      	ldr	r2, [pc, #560]	; (8006ecc <UART_SetConfig+0x354>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d131      	bne.n	8006d04 <UART_SetConfig+0x18c>
 8006ca0:	4b89      	ldr	r3, [pc, #548]	; (8006ec8 <UART_SetConfig+0x350>)
 8006ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ca4:	220c      	movs	r2, #12
 8006ca6:	4013      	ands	r3, r2
 8006ca8:	2b0c      	cmp	r3, #12
 8006caa:	d01d      	beq.n	8006ce8 <UART_SetConfig+0x170>
 8006cac:	d823      	bhi.n	8006cf6 <UART_SetConfig+0x17e>
 8006cae:	2b08      	cmp	r3, #8
 8006cb0:	d00c      	beq.n	8006ccc <UART_SetConfig+0x154>
 8006cb2:	d820      	bhi.n	8006cf6 <UART_SetConfig+0x17e>
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d002      	beq.n	8006cbe <UART_SetConfig+0x146>
 8006cb8:	2b04      	cmp	r3, #4
 8006cba:	d00e      	beq.n	8006cda <UART_SetConfig+0x162>
 8006cbc:	e01b      	b.n	8006cf6 <UART_SetConfig+0x17e>
 8006cbe:	231b      	movs	r3, #27
 8006cc0:	2220      	movs	r2, #32
 8006cc2:	189b      	adds	r3, r3, r2
 8006cc4:	19db      	adds	r3, r3, r7
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	701a      	strb	r2, [r3, #0]
 8006cca:	e11d      	b.n	8006f08 <UART_SetConfig+0x390>
 8006ccc:	231b      	movs	r3, #27
 8006cce:	2220      	movs	r2, #32
 8006cd0:	189b      	adds	r3, r3, r2
 8006cd2:	19db      	adds	r3, r3, r7
 8006cd4:	2202      	movs	r2, #2
 8006cd6:	701a      	strb	r2, [r3, #0]
 8006cd8:	e116      	b.n	8006f08 <UART_SetConfig+0x390>
 8006cda:	231b      	movs	r3, #27
 8006cdc:	2220      	movs	r2, #32
 8006cde:	189b      	adds	r3, r3, r2
 8006ce0:	19db      	adds	r3, r3, r7
 8006ce2:	2204      	movs	r2, #4
 8006ce4:	701a      	strb	r2, [r3, #0]
 8006ce6:	e10f      	b.n	8006f08 <UART_SetConfig+0x390>
 8006ce8:	231b      	movs	r3, #27
 8006cea:	2220      	movs	r2, #32
 8006cec:	189b      	adds	r3, r3, r2
 8006cee:	19db      	adds	r3, r3, r7
 8006cf0:	2208      	movs	r2, #8
 8006cf2:	701a      	strb	r2, [r3, #0]
 8006cf4:	e108      	b.n	8006f08 <UART_SetConfig+0x390>
 8006cf6:	231b      	movs	r3, #27
 8006cf8:	2220      	movs	r2, #32
 8006cfa:	189b      	adds	r3, r3, r2
 8006cfc:	19db      	adds	r3, r3, r7
 8006cfe:	2210      	movs	r2, #16
 8006d00:	701a      	strb	r2, [r3, #0]
 8006d02:	e101      	b.n	8006f08 <UART_SetConfig+0x390>
 8006d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a71      	ldr	r2, [pc, #452]	; (8006ed0 <UART_SetConfig+0x358>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d131      	bne.n	8006d72 <UART_SetConfig+0x1fa>
 8006d0e:	4b6e      	ldr	r3, [pc, #440]	; (8006ec8 <UART_SetConfig+0x350>)
 8006d10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d12:	2230      	movs	r2, #48	; 0x30
 8006d14:	4013      	ands	r3, r2
 8006d16:	2b30      	cmp	r3, #48	; 0x30
 8006d18:	d01d      	beq.n	8006d56 <UART_SetConfig+0x1de>
 8006d1a:	d823      	bhi.n	8006d64 <UART_SetConfig+0x1ec>
 8006d1c:	2b20      	cmp	r3, #32
 8006d1e:	d00c      	beq.n	8006d3a <UART_SetConfig+0x1c2>
 8006d20:	d820      	bhi.n	8006d64 <UART_SetConfig+0x1ec>
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d002      	beq.n	8006d2c <UART_SetConfig+0x1b4>
 8006d26:	2b10      	cmp	r3, #16
 8006d28:	d00e      	beq.n	8006d48 <UART_SetConfig+0x1d0>
 8006d2a:	e01b      	b.n	8006d64 <UART_SetConfig+0x1ec>
 8006d2c:	231b      	movs	r3, #27
 8006d2e:	2220      	movs	r2, #32
 8006d30:	189b      	adds	r3, r3, r2
 8006d32:	19db      	adds	r3, r3, r7
 8006d34:	2200      	movs	r2, #0
 8006d36:	701a      	strb	r2, [r3, #0]
 8006d38:	e0e6      	b.n	8006f08 <UART_SetConfig+0x390>
 8006d3a:	231b      	movs	r3, #27
 8006d3c:	2220      	movs	r2, #32
 8006d3e:	189b      	adds	r3, r3, r2
 8006d40:	19db      	adds	r3, r3, r7
 8006d42:	2202      	movs	r2, #2
 8006d44:	701a      	strb	r2, [r3, #0]
 8006d46:	e0df      	b.n	8006f08 <UART_SetConfig+0x390>
 8006d48:	231b      	movs	r3, #27
 8006d4a:	2220      	movs	r2, #32
 8006d4c:	189b      	adds	r3, r3, r2
 8006d4e:	19db      	adds	r3, r3, r7
 8006d50:	2204      	movs	r2, #4
 8006d52:	701a      	strb	r2, [r3, #0]
 8006d54:	e0d8      	b.n	8006f08 <UART_SetConfig+0x390>
 8006d56:	231b      	movs	r3, #27
 8006d58:	2220      	movs	r2, #32
 8006d5a:	189b      	adds	r3, r3, r2
 8006d5c:	19db      	adds	r3, r3, r7
 8006d5e:	2208      	movs	r2, #8
 8006d60:	701a      	strb	r2, [r3, #0]
 8006d62:	e0d1      	b.n	8006f08 <UART_SetConfig+0x390>
 8006d64:	231b      	movs	r3, #27
 8006d66:	2220      	movs	r2, #32
 8006d68:	189b      	adds	r3, r3, r2
 8006d6a:	19db      	adds	r3, r3, r7
 8006d6c:	2210      	movs	r2, #16
 8006d6e:	701a      	strb	r2, [r3, #0]
 8006d70:	e0ca      	b.n	8006f08 <UART_SetConfig+0x390>
 8006d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a57      	ldr	r2, [pc, #348]	; (8006ed4 <UART_SetConfig+0x35c>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d106      	bne.n	8006d8a <UART_SetConfig+0x212>
 8006d7c:	231b      	movs	r3, #27
 8006d7e:	2220      	movs	r2, #32
 8006d80:	189b      	adds	r3, r3, r2
 8006d82:	19db      	adds	r3, r3, r7
 8006d84:	2200      	movs	r2, #0
 8006d86:	701a      	strb	r2, [r3, #0]
 8006d88:	e0be      	b.n	8006f08 <UART_SetConfig+0x390>
 8006d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a52      	ldr	r2, [pc, #328]	; (8006ed8 <UART_SetConfig+0x360>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d106      	bne.n	8006da2 <UART_SetConfig+0x22a>
 8006d94:	231b      	movs	r3, #27
 8006d96:	2220      	movs	r2, #32
 8006d98:	189b      	adds	r3, r3, r2
 8006d9a:	19db      	adds	r3, r3, r7
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	701a      	strb	r2, [r3, #0]
 8006da0:	e0b2      	b.n	8006f08 <UART_SetConfig+0x390>
 8006da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a4d      	ldr	r2, [pc, #308]	; (8006edc <UART_SetConfig+0x364>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d106      	bne.n	8006dba <UART_SetConfig+0x242>
 8006dac:	231b      	movs	r3, #27
 8006dae:	2220      	movs	r2, #32
 8006db0:	189b      	adds	r3, r3, r2
 8006db2:	19db      	adds	r3, r3, r7
 8006db4:	2200      	movs	r2, #0
 8006db6:	701a      	strb	r2, [r3, #0]
 8006db8:	e0a6      	b.n	8006f08 <UART_SetConfig+0x390>
 8006dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a3e      	ldr	r2, [pc, #248]	; (8006eb8 <UART_SetConfig+0x340>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d13e      	bne.n	8006e42 <UART_SetConfig+0x2ca>
 8006dc4:	4b40      	ldr	r3, [pc, #256]	; (8006ec8 <UART_SetConfig+0x350>)
 8006dc6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006dc8:	23c0      	movs	r3, #192	; 0xc0
 8006dca:	011b      	lsls	r3, r3, #4
 8006dcc:	4013      	ands	r3, r2
 8006dce:	22c0      	movs	r2, #192	; 0xc0
 8006dd0:	0112      	lsls	r2, r2, #4
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d027      	beq.n	8006e26 <UART_SetConfig+0x2ae>
 8006dd6:	22c0      	movs	r2, #192	; 0xc0
 8006dd8:	0112      	lsls	r2, r2, #4
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d82a      	bhi.n	8006e34 <UART_SetConfig+0x2bc>
 8006dde:	2280      	movs	r2, #128	; 0x80
 8006de0:	0112      	lsls	r2, r2, #4
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d011      	beq.n	8006e0a <UART_SetConfig+0x292>
 8006de6:	2280      	movs	r2, #128	; 0x80
 8006de8:	0112      	lsls	r2, r2, #4
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d822      	bhi.n	8006e34 <UART_SetConfig+0x2bc>
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d004      	beq.n	8006dfc <UART_SetConfig+0x284>
 8006df2:	2280      	movs	r2, #128	; 0x80
 8006df4:	00d2      	lsls	r2, r2, #3
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d00e      	beq.n	8006e18 <UART_SetConfig+0x2a0>
 8006dfa:	e01b      	b.n	8006e34 <UART_SetConfig+0x2bc>
 8006dfc:	231b      	movs	r3, #27
 8006dfe:	2220      	movs	r2, #32
 8006e00:	189b      	adds	r3, r3, r2
 8006e02:	19db      	adds	r3, r3, r7
 8006e04:	2200      	movs	r2, #0
 8006e06:	701a      	strb	r2, [r3, #0]
 8006e08:	e07e      	b.n	8006f08 <UART_SetConfig+0x390>
 8006e0a:	231b      	movs	r3, #27
 8006e0c:	2220      	movs	r2, #32
 8006e0e:	189b      	adds	r3, r3, r2
 8006e10:	19db      	adds	r3, r3, r7
 8006e12:	2202      	movs	r2, #2
 8006e14:	701a      	strb	r2, [r3, #0]
 8006e16:	e077      	b.n	8006f08 <UART_SetConfig+0x390>
 8006e18:	231b      	movs	r3, #27
 8006e1a:	2220      	movs	r2, #32
 8006e1c:	189b      	adds	r3, r3, r2
 8006e1e:	19db      	adds	r3, r3, r7
 8006e20:	2204      	movs	r2, #4
 8006e22:	701a      	strb	r2, [r3, #0]
 8006e24:	e070      	b.n	8006f08 <UART_SetConfig+0x390>
 8006e26:	231b      	movs	r3, #27
 8006e28:	2220      	movs	r2, #32
 8006e2a:	189b      	adds	r3, r3, r2
 8006e2c:	19db      	adds	r3, r3, r7
 8006e2e:	2208      	movs	r2, #8
 8006e30:	701a      	strb	r2, [r3, #0]
 8006e32:	e069      	b.n	8006f08 <UART_SetConfig+0x390>
 8006e34:	231b      	movs	r3, #27
 8006e36:	2220      	movs	r2, #32
 8006e38:	189b      	adds	r3, r3, r2
 8006e3a:	19db      	adds	r3, r3, r7
 8006e3c:	2210      	movs	r2, #16
 8006e3e:	701a      	strb	r2, [r3, #0]
 8006e40:	e062      	b.n	8006f08 <UART_SetConfig+0x390>
 8006e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a1d      	ldr	r2, [pc, #116]	; (8006ebc <UART_SetConfig+0x344>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d157      	bne.n	8006efc <UART_SetConfig+0x384>
 8006e4c:	4b1e      	ldr	r3, [pc, #120]	; (8006ec8 <UART_SetConfig+0x350>)
 8006e4e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e50:	23c0      	movs	r3, #192	; 0xc0
 8006e52:	009b      	lsls	r3, r3, #2
 8006e54:	4013      	ands	r3, r2
 8006e56:	22c0      	movs	r2, #192	; 0xc0
 8006e58:	0092      	lsls	r2, r2, #2
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d040      	beq.n	8006ee0 <UART_SetConfig+0x368>
 8006e5e:	22c0      	movs	r2, #192	; 0xc0
 8006e60:	0092      	lsls	r2, r2, #2
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d843      	bhi.n	8006eee <UART_SetConfig+0x376>
 8006e66:	2280      	movs	r2, #128	; 0x80
 8006e68:	0092      	lsls	r2, r2, #2
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d011      	beq.n	8006e92 <UART_SetConfig+0x31a>
 8006e6e:	2280      	movs	r2, #128	; 0x80
 8006e70:	0092      	lsls	r2, r2, #2
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d83b      	bhi.n	8006eee <UART_SetConfig+0x376>
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d004      	beq.n	8006e84 <UART_SetConfig+0x30c>
 8006e7a:	2280      	movs	r2, #128	; 0x80
 8006e7c:	0052      	lsls	r2, r2, #1
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d00e      	beq.n	8006ea0 <UART_SetConfig+0x328>
 8006e82:	e034      	b.n	8006eee <UART_SetConfig+0x376>
 8006e84:	231b      	movs	r3, #27
 8006e86:	2220      	movs	r2, #32
 8006e88:	189b      	adds	r3, r3, r2
 8006e8a:	19db      	adds	r3, r3, r7
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	701a      	strb	r2, [r3, #0]
 8006e90:	e03a      	b.n	8006f08 <UART_SetConfig+0x390>
 8006e92:	231b      	movs	r3, #27
 8006e94:	2220      	movs	r2, #32
 8006e96:	189b      	adds	r3, r3, r2
 8006e98:	19db      	adds	r3, r3, r7
 8006e9a:	2202      	movs	r2, #2
 8006e9c:	701a      	strb	r2, [r3, #0]
 8006e9e:	e033      	b.n	8006f08 <UART_SetConfig+0x390>
 8006ea0:	231b      	movs	r3, #27
 8006ea2:	2220      	movs	r2, #32
 8006ea4:	189b      	adds	r3, r3, r2
 8006ea6:	19db      	adds	r3, r3, r7
 8006ea8:	2204      	movs	r2, #4
 8006eaa:	701a      	strb	r2, [r3, #0]
 8006eac:	e02c      	b.n	8006f08 <UART_SetConfig+0x390>
 8006eae:	46c0      	nop			; (mov r8, r8)
 8006eb0:	cfff69f3 	.word	0xcfff69f3
 8006eb4:	ffffcfff 	.word	0xffffcfff
 8006eb8:	40008000 	.word	0x40008000
 8006ebc:	40008400 	.word	0x40008400
 8006ec0:	11fff4ff 	.word	0x11fff4ff
 8006ec4:	40013800 	.word	0x40013800
 8006ec8:	40021000 	.word	0x40021000
 8006ecc:	40004400 	.word	0x40004400
 8006ed0:	40004800 	.word	0x40004800
 8006ed4:	40004c00 	.word	0x40004c00
 8006ed8:	40005000 	.word	0x40005000
 8006edc:	40013c00 	.word	0x40013c00
 8006ee0:	231b      	movs	r3, #27
 8006ee2:	2220      	movs	r2, #32
 8006ee4:	189b      	adds	r3, r3, r2
 8006ee6:	19db      	adds	r3, r3, r7
 8006ee8:	2208      	movs	r2, #8
 8006eea:	701a      	strb	r2, [r3, #0]
 8006eec:	e00c      	b.n	8006f08 <UART_SetConfig+0x390>
 8006eee:	231b      	movs	r3, #27
 8006ef0:	2220      	movs	r2, #32
 8006ef2:	189b      	adds	r3, r3, r2
 8006ef4:	19db      	adds	r3, r3, r7
 8006ef6:	2210      	movs	r2, #16
 8006ef8:	701a      	strb	r2, [r3, #0]
 8006efa:	e005      	b.n	8006f08 <UART_SetConfig+0x390>
 8006efc:	231b      	movs	r3, #27
 8006efe:	2220      	movs	r2, #32
 8006f00:	189b      	adds	r3, r3, r2
 8006f02:	19db      	adds	r3, r3, r7
 8006f04:	2210      	movs	r2, #16
 8006f06:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4ac1      	ldr	r2, [pc, #772]	; (8007214 <UART_SetConfig+0x69c>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d005      	beq.n	8006f1e <UART_SetConfig+0x3a6>
 8006f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4ac0      	ldr	r2, [pc, #768]	; (8007218 <UART_SetConfig+0x6a0>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d000      	beq.n	8006f1e <UART_SetConfig+0x3a6>
 8006f1c:	e093      	b.n	8007046 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006f1e:	231b      	movs	r3, #27
 8006f20:	2220      	movs	r2, #32
 8006f22:	189b      	adds	r3, r3, r2
 8006f24:	19db      	adds	r3, r3, r7
 8006f26:	781b      	ldrb	r3, [r3, #0]
 8006f28:	2b08      	cmp	r3, #8
 8006f2a:	d015      	beq.n	8006f58 <UART_SetConfig+0x3e0>
 8006f2c:	dc18      	bgt.n	8006f60 <UART_SetConfig+0x3e8>
 8006f2e:	2b04      	cmp	r3, #4
 8006f30:	d00d      	beq.n	8006f4e <UART_SetConfig+0x3d6>
 8006f32:	dc15      	bgt.n	8006f60 <UART_SetConfig+0x3e8>
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d002      	beq.n	8006f3e <UART_SetConfig+0x3c6>
 8006f38:	2b02      	cmp	r3, #2
 8006f3a:	d005      	beq.n	8006f48 <UART_SetConfig+0x3d0>
 8006f3c:	e010      	b.n	8006f60 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f3e:	f7fe f855 	bl	8004fec <HAL_RCC_GetPCLK1Freq>
 8006f42:	0003      	movs	r3, r0
 8006f44:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006f46:	e014      	b.n	8006f72 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f48:	4bb4      	ldr	r3, [pc, #720]	; (800721c <UART_SetConfig+0x6a4>)
 8006f4a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006f4c:	e011      	b.n	8006f72 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f4e:	f7fd ffc1 	bl	8004ed4 <HAL_RCC_GetSysClockFreq>
 8006f52:	0003      	movs	r3, r0
 8006f54:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006f56:	e00c      	b.n	8006f72 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f58:	2380      	movs	r3, #128	; 0x80
 8006f5a:	021b      	lsls	r3, r3, #8
 8006f5c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006f5e:	e008      	b.n	8006f72 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8006f60:	2300      	movs	r3, #0
 8006f62:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006f64:	231a      	movs	r3, #26
 8006f66:	2220      	movs	r2, #32
 8006f68:	189b      	adds	r3, r3, r2
 8006f6a:	19db      	adds	r3, r3, r7
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	701a      	strb	r2, [r3, #0]
        break;
 8006f70:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d100      	bne.n	8006f7a <UART_SetConfig+0x402>
 8006f78:	e135      	b.n	80071e6 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f7e:	4ba8      	ldr	r3, [pc, #672]	; (8007220 <UART_SetConfig+0x6a8>)
 8006f80:	0052      	lsls	r2, r2, #1
 8006f82:	5ad3      	ldrh	r3, [r2, r3]
 8006f84:	0019      	movs	r1, r3
 8006f86:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006f88:	f7f9 f8d8 	bl	800013c <__udivsi3>
 8006f8c:	0003      	movs	r3, r0
 8006f8e:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f92:	685a      	ldr	r2, [r3, #4]
 8006f94:	0013      	movs	r3, r2
 8006f96:	005b      	lsls	r3, r3, #1
 8006f98:	189b      	adds	r3, r3, r2
 8006f9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d305      	bcc.n	8006fac <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006fa6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d906      	bls.n	8006fba <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8006fac:	231a      	movs	r3, #26
 8006fae:	2220      	movs	r2, #32
 8006fb0:	189b      	adds	r3, r3, r2
 8006fb2:	19db      	adds	r3, r3, r7
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	701a      	strb	r2, [r3, #0]
 8006fb8:	e044      	b.n	8007044 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fbc:	61bb      	str	r3, [r7, #24]
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	61fb      	str	r3, [r7, #28]
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006fc6:	4b96      	ldr	r3, [pc, #600]	; (8007220 <UART_SetConfig+0x6a8>)
 8006fc8:	0052      	lsls	r2, r2, #1
 8006fca:	5ad3      	ldrh	r3, [r2, r3]
 8006fcc:	613b      	str	r3, [r7, #16]
 8006fce:	2300      	movs	r3, #0
 8006fd0:	617b      	str	r3, [r7, #20]
 8006fd2:	693a      	ldr	r2, [r7, #16]
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	69b8      	ldr	r0, [r7, #24]
 8006fd8:	69f9      	ldr	r1, [r7, #28]
 8006fda:	f7f9 fa63 	bl	80004a4 <__aeabi_uldivmod>
 8006fde:	0002      	movs	r2, r0
 8006fe0:	000b      	movs	r3, r1
 8006fe2:	0e11      	lsrs	r1, r2, #24
 8006fe4:	021d      	lsls	r5, r3, #8
 8006fe6:	430d      	orrs	r5, r1
 8006fe8:	0214      	lsls	r4, r2, #8
 8006fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	085b      	lsrs	r3, r3, #1
 8006ff0:	60bb      	str	r3, [r7, #8]
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	60fb      	str	r3, [r7, #12]
 8006ff6:	68b8      	ldr	r0, [r7, #8]
 8006ff8:	68f9      	ldr	r1, [r7, #12]
 8006ffa:	1900      	adds	r0, r0, r4
 8006ffc:	4169      	adcs	r1, r5
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	603b      	str	r3, [r7, #0]
 8007004:	2300      	movs	r3, #0
 8007006:	607b      	str	r3, [r7, #4]
 8007008:	683a      	ldr	r2, [r7, #0]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f7f9 fa4a 	bl	80004a4 <__aeabi_uldivmod>
 8007010:	0002      	movs	r2, r0
 8007012:	000b      	movs	r3, r1
 8007014:	0013      	movs	r3, r2
 8007016:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007018:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800701a:	23c0      	movs	r3, #192	; 0xc0
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	429a      	cmp	r2, r3
 8007020:	d309      	bcc.n	8007036 <UART_SetConfig+0x4be>
 8007022:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007024:	2380      	movs	r3, #128	; 0x80
 8007026:	035b      	lsls	r3, r3, #13
 8007028:	429a      	cmp	r2, r3
 800702a:	d204      	bcs.n	8007036 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 800702c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007032:	60da      	str	r2, [r3, #12]
 8007034:	e006      	b.n	8007044 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8007036:	231a      	movs	r3, #26
 8007038:	2220      	movs	r2, #32
 800703a:	189b      	adds	r3, r3, r2
 800703c:	19db      	adds	r3, r3, r7
 800703e:	2201      	movs	r2, #1
 8007040:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8007042:	e0d0      	b.n	80071e6 <UART_SetConfig+0x66e>
 8007044:	e0cf      	b.n	80071e6 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007048:	69da      	ldr	r2, [r3, #28]
 800704a:	2380      	movs	r3, #128	; 0x80
 800704c:	021b      	lsls	r3, r3, #8
 800704e:	429a      	cmp	r2, r3
 8007050:	d000      	beq.n	8007054 <UART_SetConfig+0x4dc>
 8007052:	e070      	b.n	8007136 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8007054:	231b      	movs	r3, #27
 8007056:	2220      	movs	r2, #32
 8007058:	189b      	adds	r3, r3, r2
 800705a:	19db      	adds	r3, r3, r7
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	2b08      	cmp	r3, #8
 8007060:	d015      	beq.n	800708e <UART_SetConfig+0x516>
 8007062:	dc18      	bgt.n	8007096 <UART_SetConfig+0x51e>
 8007064:	2b04      	cmp	r3, #4
 8007066:	d00d      	beq.n	8007084 <UART_SetConfig+0x50c>
 8007068:	dc15      	bgt.n	8007096 <UART_SetConfig+0x51e>
 800706a:	2b00      	cmp	r3, #0
 800706c:	d002      	beq.n	8007074 <UART_SetConfig+0x4fc>
 800706e:	2b02      	cmp	r3, #2
 8007070:	d005      	beq.n	800707e <UART_SetConfig+0x506>
 8007072:	e010      	b.n	8007096 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007074:	f7fd ffba 	bl	8004fec <HAL_RCC_GetPCLK1Freq>
 8007078:	0003      	movs	r3, r0
 800707a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800707c:	e014      	b.n	80070a8 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800707e:	4b67      	ldr	r3, [pc, #412]	; (800721c <UART_SetConfig+0x6a4>)
 8007080:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007082:	e011      	b.n	80070a8 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007084:	f7fd ff26 	bl	8004ed4 <HAL_RCC_GetSysClockFreq>
 8007088:	0003      	movs	r3, r0
 800708a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800708c:	e00c      	b.n	80070a8 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800708e:	2380      	movs	r3, #128	; 0x80
 8007090:	021b      	lsls	r3, r3, #8
 8007092:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007094:	e008      	b.n	80070a8 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8007096:	2300      	movs	r3, #0
 8007098:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800709a:	231a      	movs	r3, #26
 800709c:	2220      	movs	r2, #32
 800709e:	189b      	adds	r3, r3, r2
 80070a0:	19db      	adds	r3, r3, r7
 80070a2:	2201      	movs	r2, #1
 80070a4:	701a      	strb	r2, [r3, #0]
        break;
 80070a6:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80070a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d100      	bne.n	80070b0 <UART_SetConfig+0x538>
 80070ae:	e09a      	b.n	80071e6 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070b4:	4b5a      	ldr	r3, [pc, #360]	; (8007220 <UART_SetConfig+0x6a8>)
 80070b6:	0052      	lsls	r2, r2, #1
 80070b8:	5ad3      	ldrh	r3, [r2, r3]
 80070ba:	0019      	movs	r1, r3
 80070bc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80070be:	f7f9 f83d 	bl	800013c <__udivsi3>
 80070c2:	0003      	movs	r3, r0
 80070c4:	005a      	lsls	r2, r3, #1
 80070c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	085b      	lsrs	r3, r3, #1
 80070cc:	18d2      	adds	r2, r2, r3
 80070ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	0019      	movs	r1, r3
 80070d4:	0010      	movs	r0, r2
 80070d6:	f7f9 f831 	bl	800013c <__udivsi3>
 80070da:	0003      	movs	r3, r0
 80070dc:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070e0:	2b0f      	cmp	r3, #15
 80070e2:	d921      	bls.n	8007128 <UART_SetConfig+0x5b0>
 80070e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070e6:	2380      	movs	r3, #128	; 0x80
 80070e8:	025b      	lsls	r3, r3, #9
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d21c      	bcs.n	8007128 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f0:	b29a      	uxth	r2, r3
 80070f2:	200e      	movs	r0, #14
 80070f4:	2420      	movs	r4, #32
 80070f6:	1903      	adds	r3, r0, r4
 80070f8:	19db      	adds	r3, r3, r7
 80070fa:	210f      	movs	r1, #15
 80070fc:	438a      	bics	r2, r1
 80070fe:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007102:	085b      	lsrs	r3, r3, #1
 8007104:	b29b      	uxth	r3, r3
 8007106:	2207      	movs	r2, #7
 8007108:	4013      	ands	r3, r2
 800710a:	b299      	uxth	r1, r3
 800710c:	1903      	adds	r3, r0, r4
 800710e:	19db      	adds	r3, r3, r7
 8007110:	1902      	adds	r2, r0, r4
 8007112:	19d2      	adds	r2, r2, r7
 8007114:	8812      	ldrh	r2, [r2, #0]
 8007116:	430a      	orrs	r2, r1
 8007118:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800711a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	1902      	adds	r2, r0, r4
 8007120:	19d2      	adds	r2, r2, r7
 8007122:	8812      	ldrh	r2, [r2, #0]
 8007124:	60da      	str	r2, [r3, #12]
 8007126:	e05e      	b.n	80071e6 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007128:	231a      	movs	r3, #26
 800712a:	2220      	movs	r2, #32
 800712c:	189b      	adds	r3, r3, r2
 800712e:	19db      	adds	r3, r3, r7
 8007130:	2201      	movs	r2, #1
 8007132:	701a      	strb	r2, [r3, #0]
 8007134:	e057      	b.n	80071e6 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007136:	231b      	movs	r3, #27
 8007138:	2220      	movs	r2, #32
 800713a:	189b      	adds	r3, r3, r2
 800713c:	19db      	adds	r3, r3, r7
 800713e:	781b      	ldrb	r3, [r3, #0]
 8007140:	2b08      	cmp	r3, #8
 8007142:	d015      	beq.n	8007170 <UART_SetConfig+0x5f8>
 8007144:	dc18      	bgt.n	8007178 <UART_SetConfig+0x600>
 8007146:	2b04      	cmp	r3, #4
 8007148:	d00d      	beq.n	8007166 <UART_SetConfig+0x5ee>
 800714a:	dc15      	bgt.n	8007178 <UART_SetConfig+0x600>
 800714c:	2b00      	cmp	r3, #0
 800714e:	d002      	beq.n	8007156 <UART_SetConfig+0x5de>
 8007150:	2b02      	cmp	r3, #2
 8007152:	d005      	beq.n	8007160 <UART_SetConfig+0x5e8>
 8007154:	e010      	b.n	8007178 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007156:	f7fd ff49 	bl	8004fec <HAL_RCC_GetPCLK1Freq>
 800715a:	0003      	movs	r3, r0
 800715c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800715e:	e014      	b.n	800718a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007160:	4b2e      	ldr	r3, [pc, #184]	; (800721c <UART_SetConfig+0x6a4>)
 8007162:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007164:	e011      	b.n	800718a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007166:	f7fd feb5 	bl	8004ed4 <HAL_RCC_GetSysClockFreq>
 800716a:	0003      	movs	r3, r0
 800716c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800716e:	e00c      	b.n	800718a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007170:	2380      	movs	r3, #128	; 0x80
 8007172:	021b      	lsls	r3, r3, #8
 8007174:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007176:	e008      	b.n	800718a <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8007178:	2300      	movs	r3, #0
 800717a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800717c:	231a      	movs	r3, #26
 800717e:	2220      	movs	r2, #32
 8007180:	189b      	adds	r3, r3, r2
 8007182:	19db      	adds	r3, r3, r7
 8007184:	2201      	movs	r2, #1
 8007186:	701a      	strb	r2, [r3, #0]
        break;
 8007188:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800718a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800718c:	2b00      	cmp	r3, #0
 800718e:	d02a      	beq.n	80071e6 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007192:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007194:	4b22      	ldr	r3, [pc, #136]	; (8007220 <UART_SetConfig+0x6a8>)
 8007196:	0052      	lsls	r2, r2, #1
 8007198:	5ad3      	ldrh	r3, [r2, r3]
 800719a:	0019      	movs	r1, r3
 800719c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800719e:	f7f8 ffcd 	bl	800013c <__udivsi3>
 80071a2:	0003      	movs	r3, r0
 80071a4:	001a      	movs	r2, r3
 80071a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	085b      	lsrs	r3, r3, #1
 80071ac:	18d2      	adds	r2, r2, r3
 80071ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	0019      	movs	r1, r3
 80071b4:	0010      	movs	r0, r2
 80071b6:	f7f8 ffc1 	bl	800013c <__udivsi3>
 80071ba:	0003      	movs	r3, r0
 80071bc:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c0:	2b0f      	cmp	r3, #15
 80071c2:	d90a      	bls.n	80071da <UART_SetConfig+0x662>
 80071c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071c6:	2380      	movs	r3, #128	; 0x80
 80071c8:	025b      	lsls	r3, r3, #9
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d205      	bcs.n	80071da <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80071ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d0:	b29a      	uxth	r2, r3
 80071d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	60da      	str	r2, [r3, #12]
 80071d8:	e005      	b.n	80071e6 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80071da:	231a      	movs	r3, #26
 80071dc:	2220      	movs	r2, #32
 80071de:	189b      	adds	r3, r3, r2
 80071e0:	19db      	adds	r3, r3, r7
 80071e2:	2201      	movs	r2, #1
 80071e4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80071e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e8:	226a      	movs	r2, #106	; 0x6a
 80071ea:	2101      	movs	r1, #1
 80071ec:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80071ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f0:	2268      	movs	r2, #104	; 0x68
 80071f2:	2101      	movs	r1, #1
 80071f4:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80071f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f8:	2200      	movs	r2, #0
 80071fa:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80071fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071fe:	2200      	movs	r2, #0
 8007200:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007202:	231a      	movs	r3, #26
 8007204:	2220      	movs	r2, #32
 8007206:	189b      	adds	r3, r3, r2
 8007208:	19db      	adds	r3, r3, r7
 800720a:	781b      	ldrb	r3, [r3, #0]
}
 800720c:	0018      	movs	r0, r3
 800720e:	46bd      	mov	sp, r7
 8007210:	b010      	add	sp, #64	; 0x40
 8007212:	bdb0      	pop	{r4, r5, r7, pc}
 8007214:	40008000 	.word	0x40008000
 8007218:	40008400 	.word	0x40008400
 800721c:	00f42400 	.word	0x00f42400
 8007220:	08013f84 	.word	0x08013f84

08007224 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b082      	sub	sp, #8
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007230:	2208      	movs	r2, #8
 8007232:	4013      	ands	r3, r2
 8007234:	d00b      	beq.n	800724e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	4a4a      	ldr	r2, [pc, #296]	; (8007368 <UART_AdvFeatureConfig+0x144>)
 800723e:	4013      	ands	r3, r2
 8007240:	0019      	movs	r1, r3
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	430a      	orrs	r2, r1
 800724c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007252:	2201      	movs	r2, #1
 8007254:	4013      	ands	r3, r2
 8007256:	d00b      	beq.n	8007270 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	4a43      	ldr	r2, [pc, #268]	; (800736c <UART_AdvFeatureConfig+0x148>)
 8007260:	4013      	ands	r3, r2
 8007262:	0019      	movs	r1, r3
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	430a      	orrs	r2, r1
 800726e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007274:	2202      	movs	r2, #2
 8007276:	4013      	ands	r3, r2
 8007278:	d00b      	beq.n	8007292 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	4a3b      	ldr	r2, [pc, #236]	; (8007370 <UART_AdvFeatureConfig+0x14c>)
 8007282:	4013      	ands	r3, r2
 8007284:	0019      	movs	r1, r3
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	430a      	orrs	r2, r1
 8007290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007296:	2204      	movs	r2, #4
 8007298:	4013      	ands	r3, r2
 800729a:	d00b      	beq.n	80072b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	4a34      	ldr	r2, [pc, #208]	; (8007374 <UART_AdvFeatureConfig+0x150>)
 80072a4:	4013      	ands	r3, r2
 80072a6:	0019      	movs	r1, r3
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	430a      	orrs	r2, r1
 80072b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072b8:	2210      	movs	r2, #16
 80072ba:	4013      	ands	r3, r2
 80072bc:	d00b      	beq.n	80072d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	4a2c      	ldr	r2, [pc, #176]	; (8007378 <UART_AdvFeatureConfig+0x154>)
 80072c6:	4013      	ands	r3, r2
 80072c8:	0019      	movs	r1, r3
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	430a      	orrs	r2, r1
 80072d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072da:	2220      	movs	r2, #32
 80072dc:	4013      	ands	r3, r2
 80072de:	d00b      	beq.n	80072f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	4a25      	ldr	r2, [pc, #148]	; (800737c <UART_AdvFeatureConfig+0x158>)
 80072e8:	4013      	ands	r3, r2
 80072ea:	0019      	movs	r1, r3
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	430a      	orrs	r2, r1
 80072f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072fc:	2240      	movs	r2, #64	; 0x40
 80072fe:	4013      	ands	r3, r2
 8007300:	d01d      	beq.n	800733e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	4a1d      	ldr	r2, [pc, #116]	; (8007380 <UART_AdvFeatureConfig+0x15c>)
 800730a:	4013      	ands	r3, r2
 800730c:	0019      	movs	r1, r3
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	430a      	orrs	r2, r1
 8007318:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800731e:	2380      	movs	r3, #128	; 0x80
 8007320:	035b      	lsls	r3, r3, #13
 8007322:	429a      	cmp	r2, r3
 8007324:	d10b      	bne.n	800733e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	4a15      	ldr	r2, [pc, #84]	; (8007384 <UART_AdvFeatureConfig+0x160>)
 800732e:	4013      	ands	r3, r2
 8007330:	0019      	movs	r1, r3
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	430a      	orrs	r2, r1
 800733c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007342:	2280      	movs	r2, #128	; 0x80
 8007344:	4013      	ands	r3, r2
 8007346:	d00b      	beq.n	8007360 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	4a0e      	ldr	r2, [pc, #56]	; (8007388 <UART_AdvFeatureConfig+0x164>)
 8007350:	4013      	ands	r3, r2
 8007352:	0019      	movs	r1, r3
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	430a      	orrs	r2, r1
 800735e:	605a      	str	r2, [r3, #4]
  }
}
 8007360:	46c0      	nop			; (mov r8, r8)
 8007362:	46bd      	mov	sp, r7
 8007364:	b002      	add	sp, #8
 8007366:	bd80      	pop	{r7, pc}
 8007368:	ffff7fff 	.word	0xffff7fff
 800736c:	fffdffff 	.word	0xfffdffff
 8007370:	fffeffff 	.word	0xfffeffff
 8007374:	fffbffff 	.word	0xfffbffff
 8007378:	ffffefff 	.word	0xffffefff
 800737c:	ffffdfff 	.word	0xffffdfff
 8007380:	ffefffff 	.word	0xffefffff
 8007384:	ff9fffff 	.word	0xff9fffff
 8007388:	fff7ffff 	.word	0xfff7ffff

0800738c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b092      	sub	sp, #72	; 0x48
 8007390:	af02      	add	r7, sp, #8
 8007392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2290      	movs	r2, #144	; 0x90
 8007398:	2100      	movs	r1, #0
 800739a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800739c:	f7fc fcb4 	bl	8003d08 <HAL_GetTick>
 80073a0:	0003      	movs	r3, r0
 80073a2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	2208      	movs	r2, #8
 80073ac:	4013      	ands	r3, r2
 80073ae:	2b08      	cmp	r3, #8
 80073b0:	d12d      	bne.n	800740e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073b4:	2280      	movs	r2, #128	; 0x80
 80073b6:	0391      	lsls	r1, r2, #14
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	4a47      	ldr	r2, [pc, #284]	; (80074d8 <UART_CheckIdleState+0x14c>)
 80073bc:	9200      	str	r2, [sp, #0]
 80073be:	2200      	movs	r2, #0
 80073c0:	f000 f88e 	bl	80074e0 <UART_WaitOnFlagUntilTimeout>
 80073c4:	1e03      	subs	r3, r0, #0
 80073c6:	d022      	beq.n	800740e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073c8:	f3ef 8310 	mrs	r3, PRIMASK
 80073cc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80073ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80073d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80073d2:	2301      	movs	r3, #1
 80073d4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d8:	f383 8810 	msr	PRIMASK, r3
}
 80073dc:	46c0      	nop			; (mov r8, r8)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	2180      	movs	r1, #128	; 0x80
 80073ea:	438a      	bics	r2, r1
 80073ec:	601a      	str	r2, [r3, #0]
 80073ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073f4:	f383 8810 	msr	PRIMASK, r3
}
 80073f8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2288      	movs	r2, #136	; 0x88
 80073fe:	2120      	movs	r1, #32
 8007400:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2284      	movs	r2, #132	; 0x84
 8007406:	2100      	movs	r1, #0
 8007408:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800740a:	2303      	movs	r3, #3
 800740c:	e060      	b.n	80074d0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2204      	movs	r2, #4
 8007416:	4013      	ands	r3, r2
 8007418:	2b04      	cmp	r3, #4
 800741a:	d146      	bne.n	80074aa <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800741c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800741e:	2280      	movs	r2, #128	; 0x80
 8007420:	03d1      	lsls	r1, r2, #15
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	4a2c      	ldr	r2, [pc, #176]	; (80074d8 <UART_CheckIdleState+0x14c>)
 8007426:	9200      	str	r2, [sp, #0]
 8007428:	2200      	movs	r2, #0
 800742a:	f000 f859 	bl	80074e0 <UART_WaitOnFlagUntilTimeout>
 800742e:	1e03      	subs	r3, r0, #0
 8007430:	d03b      	beq.n	80074aa <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007432:	f3ef 8310 	mrs	r3, PRIMASK
 8007436:	60fb      	str	r3, [r7, #12]
  return(result);
 8007438:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800743a:	637b      	str	r3, [r7, #52]	; 0x34
 800743c:	2301      	movs	r3, #1
 800743e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	f383 8810 	msr	PRIMASK, r3
}
 8007446:	46c0      	nop			; (mov r8, r8)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4922      	ldr	r1, [pc, #136]	; (80074dc <UART_CheckIdleState+0x150>)
 8007454:	400a      	ands	r2, r1
 8007456:	601a      	str	r2, [r3, #0]
 8007458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800745a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	f383 8810 	msr	PRIMASK, r3
}
 8007462:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007464:	f3ef 8310 	mrs	r3, PRIMASK
 8007468:	61bb      	str	r3, [r7, #24]
  return(result);
 800746a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800746c:	633b      	str	r3, [r7, #48]	; 0x30
 800746e:	2301      	movs	r3, #1
 8007470:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	f383 8810 	msr	PRIMASK, r3
}
 8007478:	46c0      	nop			; (mov r8, r8)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	689a      	ldr	r2, [r3, #8]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2101      	movs	r1, #1
 8007486:	438a      	bics	r2, r1
 8007488:	609a      	str	r2, [r3, #8]
 800748a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800748e:	6a3b      	ldr	r3, [r7, #32]
 8007490:	f383 8810 	msr	PRIMASK, r3
}
 8007494:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	228c      	movs	r2, #140	; 0x8c
 800749a:	2120      	movs	r1, #32
 800749c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2284      	movs	r2, #132	; 0x84
 80074a2:	2100      	movs	r1, #0
 80074a4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e012      	b.n	80074d0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2288      	movs	r2, #136	; 0x88
 80074ae:	2120      	movs	r1, #32
 80074b0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	228c      	movs	r2, #140	; 0x8c
 80074b6:	2120      	movs	r1, #32
 80074b8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2200      	movs	r2, #0
 80074c4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2284      	movs	r2, #132	; 0x84
 80074ca:	2100      	movs	r1, #0
 80074cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	0018      	movs	r0, r3
 80074d2:	46bd      	mov	sp, r7
 80074d4:	b010      	add	sp, #64	; 0x40
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	01ffffff 	.word	0x01ffffff
 80074dc:	fffffedf 	.word	0xfffffedf

080074e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b084      	sub	sp, #16
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	603b      	str	r3, [r7, #0]
 80074ec:	1dfb      	adds	r3, r7, #7
 80074ee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074f0:	e051      	b.n	8007596 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074f2:	69bb      	ldr	r3, [r7, #24]
 80074f4:	3301      	adds	r3, #1
 80074f6:	d04e      	beq.n	8007596 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074f8:	f7fc fc06 	bl	8003d08 <HAL_GetTick>
 80074fc:	0002      	movs	r2, r0
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	1ad3      	subs	r3, r2, r3
 8007502:	69ba      	ldr	r2, [r7, #24]
 8007504:	429a      	cmp	r2, r3
 8007506:	d302      	bcc.n	800750e <UART_WaitOnFlagUntilTimeout+0x2e>
 8007508:	69bb      	ldr	r3, [r7, #24]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d101      	bne.n	8007512 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800750e:	2303      	movs	r3, #3
 8007510:	e051      	b.n	80075b6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2204      	movs	r2, #4
 800751a:	4013      	ands	r3, r2
 800751c:	d03b      	beq.n	8007596 <UART_WaitOnFlagUntilTimeout+0xb6>
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	2b80      	cmp	r3, #128	; 0x80
 8007522:	d038      	beq.n	8007596 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	2b40      	cmp	r3, #64	; 0x40
 8007528:	d035      	beq.n	8007596 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	69db      	ldr	r3, [r3, #28]
 8007530:	2208      	movs	r2, #8
 8007532:	4013      	ands	r3, r2
 8007534:	2b08      	cmp	r3, #8
 8007536:	d111      	bne.n	800755c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	2208      	movs	r2, #8
 800753e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	0018      	movs	r0, r3
 8007544:	f000 f83c 	bl	80075c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2290      	movs	r2, #144	; 0x90
 800754c:	2108      	movs	r1, #8
 800754e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2284      	movs	r2, #132	; 0x84
 8007554:	2100      	movs	r1, #0
 8007556:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	e02c      	b.n	80075b6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	69da      	ldr	r2, [r3, #28]
 8007562:	2380      	movs	r3, #128	; 0x80
 8007564:	011b      	lsls	r3, r3, #4
 8007566:	401a      	ands	r2, r3
 8007568:	2380      	movs	r3, #128	; 0x80
 800756a:	011b      	lsls	r3, r3, #4
 800756c:	429a      	cmp	r2, r3
 800756e:	d112      	bne.n	8007596 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2280      	movs	r2, #128	; 0x80
 8007576:	0112      	lsls	r2, r2, #4
 8007578:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	0018      	movs	r0, r3
 800757e:	f000 f81f 	bl	80075c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2290      	movs	r2, #144	; 0x90
 8007586:	2120      	movs	r1, #32
 8007588:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2284      	movs	r2, #132	; 0x84
 800758e:	2100      	movs	r1, #0
 8007590:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007592:	2303      	movs	r3, #3
 8007594:	e00f      	b.n	80075b6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	69db      	ldr	r3, [r3, #28]
 800759c:	68ba      	ldr	r2, [r7, #8]
 800759e:	4013      	ands	r3, r2
 80075a0:	68ba      	ldr	r2, [r7, #8]
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	425a      	negs	r2, r3
 80075a6:	4153      	adcs	r3, r2
 80075a8:	b2db      	uxtb	r3, r3
 80075aa:	001a      	movs	r2, r3
 80075ac:	1dfb      	adds	r3, r7, #7
 80075ae:	781b      	ldrb	r3, [r3, #0]
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d09e      	beq.n	80074f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075b4:	2300      	movs	r3, #0
}
 80075b6:	0018      	movs	r0, r3
 80075b8:	46bd      	mov	sp, r7
 80075ba:	b004      	add	sp, #16
 80075bc:	bd80      	pop	{r7, pc}
	...

080075c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b08e      	sub	sp, #56	; 0x38
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075c8:	f3ef 8310 	mrs	r3, PRIMASK
 80075cc:	617b      	str	r3, [r7, #20]
  return(result);
 80075ce:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80075d0:	637b      	str	r3, [r7, #52]	; 0x34
 80075d2:	2301      	movs	r3, #1
 80075d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	f383 8810 	msr	PRIMASK, r3
}
 80075dc:	46c0      	nop			; (mov r8, r8)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	681a      	ldr	r2, [r3, #0]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4926      	ldr	r1, [pc, #152]	; (8007684 <UART_EndRxTransfer+0xc4>)
 80075ea:	400a      	ands	r2, r1
 80075ec:	601a      	str	r2, [r3, #0]
 80075ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075f2:	69fb      	ldr	r3, [r7, #28]
 80075f4:	f383 8810 	msr	PRIMASK, r3
}
 80075f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075fa:	f3ef 8310 	mrs	r3, PRIMASK
 80075fe:	623b      	str	r3, [r7, #32]
  return(result);
 8007600:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007602:	633b      	str	r3, [r7, #48]	; 0x30
 8007604:	2301      	movs	r3, #1
 8007606:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800760a:	f383 8810 	msr	PRIMASK, r3
}
 800760e:	46c0      	nop			; (mov r8, r8)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	689a      	ldr	r2, [r3, #8]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	491b      	ldr	r1, [pc, #108]	; (8007688 <UART_EndRxTransfer+0xc8>)
 800761c:	400a      	ands	r2, r1
 800761e:	609a      	str	r2, [r3, #8]
 8007620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007622:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007626:	f383 8810 	msr	PRIMASK, r3
}
 800762a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007630:	2b01      	cmp	r3, #1
 8007632:	d118      	bne.n	8007666 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007634:	f3ef 8310 	mrs	r3, PRIMASK
 8007638:	60bb      	str	r3, [r7, #8]
  return(result);
 800763a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800763c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800763e:	2301      	movs	r3, #1
 8007640:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	f383 8810 	msr	PRIMASK, r3
}
 8007648:	46c0      	nop			; (mov r8, r8)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	2110      	movs	r1, #16
 8007656:	438a      	bics	r2, r1
 8007658:	601a      	str	r2, [r3, #0]
 800765a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800765c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	f383 8810 	msr	PRIMASK, r3
}
 8007664:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	228c      	movs	r2, #140	; 0x8c
 800766a:	2120      	movs	r1, #32
 800766c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	675a      	str	r2, [r3, #116]	; 0x74
}
 800767a:	46c0      	nop			; (mov r8, r8)
 800767c:	46bd      	mov	sp, r7
 800767e:	b00e      	add	sp, #56	; 0x38
 8007680:	bd80      	pop	{r7, pc}
 8007682:	46c0      	nop			; (mov r8, r8)
 8007684:	fffffedf 	.word	0xfffffedf
 8007688:	effffffe 	.word	0xeffffffe

0800768c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b084      	sub	sp, #16
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2284      	movs	r2, #132	; 0x84
 8007698:	5c9b      	ldrb	r3, [r3, r2]
 800769a:	2b01      	cmp	r3, #1
 800769c:	d101      	bne.n	80076a2 <HAL_UARTEx_DisableFifoMode+0x16>
 800769e:	2302      	movs	r3, #2
 80076a0:	e027      	b.n	80076f2 <HAL_UARTEx_DisableFifoMode+0x66>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2284      	movs	r2, #132	; 0x84
 80076a6:	2101      	movs	r1, #1
 80076a8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2288      	movs	r2, #136	; 0x88
 80076ae:	2124      	movs	r1, #36	; 0x24
 80076b0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	681a      	ldr	r2, [r3, #0]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2101      	movs	r1, #1
 80076c6:	438a      	bics	r2, r1
 80076c8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	4a0b      	ldr	r2, [pc, #44]	; (80076fc <HAL_UARTEx_DisableFifoMode+0x70>)
 80076ce:	4013      	ands	r3, r2
 80076d0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2200      	movs	r2, #0
 80076d6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	68fa      	ldr	r2, [r7, #12]
 80076de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2288      	movs	r2, #136	; 0x88
 80076e4:	2120      	movs	r1, #32
 80076e6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2284      	movs	r2, #132	; 0x84
 80076ec:	2100      	movs	r1, #0
 80076ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	0018      	movs	r0, r3
 80076f4:	46bd      	mov	sp, r7
 80076f6:	b004      	add	sp, #16
 80076f8:	bd80      	pop	{r7, pc}
 80076fa:	46c0      	nop			; (mov r8, r8)
 80076fc:	dfffffff 	.word	0xdfffffff

08007700 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2284      	movs	r2, #132	; 0x84
 800770e:	5c9b      	ldrb	r3, [r3, r2]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d101      	bne.n	8007718 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007714:	2302      	movs	r3, #2
 8007716:	e02e      	b.n	8007776 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2284      	movs	r2, #132	; 0x84
 800771c:	2101      	movs	r1, #1
 800771e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2288      	movs	r2, #136	; 0x88
 8007724:	2124      	movs	r1, #36	; 0x24
 8007726:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2101      	movs	r1, #1
 800773c:	438a      	bics	r2, r1
 800773e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	00db      	lsls	r3, r3, #3
 8007748:	08d9      	lsrs	r1, r3, #3
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	683a      	ldr	r2, [r7, #0]
 8007750:	430a      	orrs	r2, r1
 8007752:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	0018      	movs	r0, r3
 8007758:	f000 f854 	bl	8007804 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	68fa      	ldr	r2, [r7, #12]
 8007762:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2288      	movs	r2, #136	; 0x88
 8007768:	2120      	movs	r1, #32
 800776a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2284      	movs	r2, #132	; 0x84
 8007770:	2100      	movs	r1, #0
 8007772:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	0018      	movs	r0, r3
 8007778:	46bd      	mov	sp, r7
 800777a:	b004      	add	sp, #16
 800777c:	bd80      	pop	{r7, pc}
	...

08007780 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2284      	movs	r2, #132	; 0x84
 800778e:	5c9b      	ldrb	r3, [r3, r2]
 8007790:	2b01      	cmp	r3, #1
 8007792:	d101      	bne.n	8007798 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007794:	2302      	movs	r3, #2
 8007796:	e02f      	b.n	80077f8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2284      	movs	r2, #132	; 0x84
 800779c:	2101      	movs	r1, #1
 800779e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2288      	movs	r2, #136	; 0x88
 80077a4:	2124      	movs	r1, #36	; 0x24
 80077a6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	2101      	movs	r1, #1
 80077bc:	438a      	bics	r2, r1
 80077be:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	4a0e      	ldr	r2, [pc, #56]	; (8007800 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80077c8:	4013      	ands	r3, r2
 80077ca:	0019      	movs	r1, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	683a      	ldr	r2, [r7, #0]
 80077d2:	430a      	orrs	r2, r1
 80077d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	0018      	movs	r0, r3
 80077da:	f000 f813 	bl	8007804 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	68fa      	ldr	r2, [r7, #12]
 80077e4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2288      	movs	r2, #136	; 0x88
 80077ea:	2120      	movs	r1, #32
 80077ec:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2284      	movs	r2, #132	; 0x84
 80077f2:	2100      	movs	r1, #0
 80077f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80077f6:	2300      	movs	r3, #0
}
 80077f8:	0018      	movs	r0, r3
 80077fa:	46bd      	mov	sp, r7
 80077fc:	b004      	add	sp, #16
 80077fe:	bd80      	pop	{r7, pc}
 8007800:	f1ffffff 	.word	0xf1ffffff

08007804 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007806:	b085      	sub	sp, #20
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007810:	2b00      	cmp	r3, #0
 8007812:	d108      	bne.n	8007826 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	226a      	movs	r2, #106	; 0x6a
 8007818:	2101      	movs	r1, #1
 800781a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2268      	movs	r2, #104	; 0x68
 8007820:	2101      	movs	r1, #1
 8007822:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007824:	e043      	b.n	80078ae <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007826:	260f      	movs	r6, #15
 8007828:	19bb      	adds	r3, r7, r6
 800782a:	2208      	movs	r2, #8
 800782c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800782e:	200e      	movs	r0, #14
 8007830:	183b      	adds	r3, r7, r0
 8007832:	2208      	movs	r2, #8
 8007834:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	0e5b      	lsrs	r3, r3, #25
 800783e:	b2da      	uxtb	r2, r3
 8007840:	240d      	movs	r4, #13
 8007842:	193b      	adds	r3, r7, r4
 8007844:	2107      	movs	r1, #7
 8007846:	400a      	ands	r2, r1
 8007848:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	0f5b      	lsrs	r3, r3, #29
 8007852:	b2da      	uxtb	r2, r3
 8007854:	250c      	movs	r5, #12
 8007856:	197b      	adds	r3, r7, r5
 8007858:	2107      	movs	r1, #7
 800785a:	400a      	ands	r2, r1
 800785c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800785e:	183b      	adds	r3, r7, r0
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	197a      	adds	r2, r7, r5
 8007864:	7812      	ldrb	r2, [r2, #0]
 8007866:	4914      	ldr	r1, [pc, #80]	; (80078b8 <UARTEx_SetNbDataToProcess+0xb4>)
 8007868:	5c8a      	ldrb	r2, [r1, r2]
 800786a:	435a      	muls	r2, r3
 800786c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800786e:	197b      	adds	r3, r7, r5
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	4a12      	ldr	r2, [pc, #72]	; (80078bc <UARTEx_SetNbDataToProcess+0xb8>)
 8007874:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007876:	0019      	movs	r1, r3
 8007878:	f7f8 fcea 	bl	8000250 <__divsi3>
 800787c:	0003      	movs	r3, r0
 800787e:	b299      	uxth	r1, r3
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	226a      	movs	r2, #106	; 0x6a
 8007884:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007886:	19bb      	adds	r3, r7, r6
 8007888:	781b      	ldrb	r3, [r3, #0]
 800788a:	193a      	adds	r2, r7, r4
 800788c:	7812      	ldrb	r2, [r2, #0]
 800788e:	490a      	ldr	r1, [pc, #40]	; (80078b8 <UARTEx_SetNbDataToProcess+0xb4>)
 8007890:	5c8a      	ldrb	r2, [r1, r2]
 8007892:	435a      	muls	r2, r3
 8007894:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007896:	193b      	adds	r3, r7, r4
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	4a08      	ldr	r2, [pc, #32]	; (80078bc <UARTEx_SetNbDataToProcess+0xb8>)
 800789c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800789e:	0019      	movs	r1, r3
 80078a0:	f7f8 fcd6 	bl	8000250 <__divsi3>
 80078a4:	0003      	movs	r3, r0
 80078a6:	b299      	uxth	r1, r3
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2268      	movs	r2, #104	; 0x68
 80078ac:	5299      	strh	r1, [r3, r2]
}
 80078ae:	46c0      	nop			; (mov r8, r8)
 80078b0:	46bd      	mov	sp, r7
 80078b2:	b005      	add	sp, #20
 80078b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078b6:	46c0      	nop			; (mov r8, r8)
 80078b8:	08013f9c 	.word	0x08013f9c
 80078bc:	08013fa4 	.word	0x08013fa4

080078c0 <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 80078c0:	b5b0      	push	{r4, r5, r7, lr}
 80078c2:	b0e4      	sub	sp, #400	; 0x190
 80078c4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80078c6:	24c8      	movs	r4, #200	; 0xc8
 80078c8:	193b      	adds	r3, r7, r4
 80078ca:	0018      	movs	r0, r3
 80078cc:	23c6      	movs	r3, #198	; 0xc6
 80078ce:	001a      	movs	r2, r3
 80078d0:	2100      	movs	r1, #0
 80078d2:	f004 f82f 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 80078d6:	4b13      	ldr	r3, [pc, #76]	; (8007924 <astronode_send_cfg_sr+0x64>)
 80078d8:	25c8      	movs	r5, #200	; 0xc8
 80078da:	006d      	lsls	r5, r5, #1
 80078dc:	195b      	adds	r3, r3, r5
 80078de:	19db      	adds	r3, r3, r7
 80078e0:	0018      	movs	r0, r3
 80078e2:	23c6      	movs	r3, #198	; 0xc6
 80078e4:	001a      	movs	r2, r3
 80078e6:	2100      	movs	r1, #0
 80078e8:	f004 f824 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 80078ec:	193b      	adds	r3, r7, r4
 80078ee:	2210      	movs	r2, #16
 80078f0:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 80078f2:	003a      	movs	r2, r7
 80078f4:	193b      	adds	r3, r7, r4
 80078f6:	0011      	movs	r1, r2
 80078f8:	0018      	movs	r0, r3
 80078fa:	f001 fa4d 	bl	8008d98 <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 80078fe:	4b09      	ldr	r3, [pc, #36]	; (8007924 <astronode_send_cfg_sr+0x64>)
 8007900:	195b      	adds	r3, r3, r5
 8007902:	19db      	adds	r3, r3, r7
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	2b90      	cmp	r3, #144	; 0x90
 8007908:	d104      	bne.n	8007914 <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 800790a:	4b07      	ldr	r3, [pc, #28]	; (8007928 <astronode_send_cfg_sr+0x68>)
 800790c:	0018      	movs	r0, r3
 800790e:	f7fb fc23 	bl	8003158 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8007912:	e003      	b.n	800791c <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8007914:	4b05      	ldr	r3, [pc, #20]	; (800792c <astronode_send_cfg_sr+0x6c>)
 8007916:	0018      	movs	r0, r3
 8007918:	f7fb fc1e 	bl	8003158 <send_debug_logs>
}
 800791c:	46c0      	nop			; (mov r8, r8)
 800791e:	46bd      	mov	sp, r7
 8007920:	b064      	add	sp, #400	; 0x190
 8007922:	bdb0      	pop	{r4, r5, r7, pc}
 8007924:	fffffe70 	.word	0xfffffe70
 8007928:	08012a08 	.word	0x08012a08
 800792c:	08012a3c 	.word	0x08012a3c

08007930 <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8007930:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007932:	b0e7      	sub	sp, #412	; 0x19c
 8007934:	af00      	add	r7, sp, #0
 8007936:	0005      	movs	r5, r0
 8007938:	000c      	movs	r4, r1
 800793a:	0010      	movs	r0, r2
 800793c:	0019      	movs	r1, r3
 800793e:	4b4b      	ldr	r3, [pc, #300]	; (8007a6c <astronode_send_cfg_wr+0x13c>)
 8007940:	26cc      	movs	r6, #204	; 0xcc
 8007942:	0076      	lsls	r6, r6, #1
 8007944:	199b      	adds	r3, r3, r6
 8007946:	19db      	adds	r3, r3, r7
 8007948:	1c2a      	adds	r2, r5, #0
 800794a:	701a      	strb	r2, [r3, #0]
 800794c:	4b48      	ldr	r3, [pc, #288]	; (8007a70 <astronode_send_cfg_wr+0x140>)
 800794e:	0035      	movs	r5, r6
 8007950:	195b      	adds	r3, r3, r5
 8007952:	19db      	adds	r3, r3, r7
 8007954:	1c22      	adds	r2, r4, #0
 8007956:	701a      	strb	r2, [r3, #0]
 8007958:	4b46      	ldr	r3, [pc, #280]	; (8007a74 <astronode_send_cfg_wr+0x144>)
 800795a:	002c      	movs	r4, r5
 800795c:	191b      	adds	r3, r3, r4
 800795e:	19db      	adds	r3, r3, r7
 8007960:	1c02      	adds	r2, r0, #0
 8007962:	701a      	strb	r2, [r3, #0]
 8007964:	4b44      	ldr	r3, [pc, #272]	; (8007a78 <astronode_send_cfg_wr+0x148>)
 8007966:	191b      	adds	r3, r3, r4
 8007968:	19db      	adds	r3, r3, r7
 800796a:	1c0a      	adds	r2, r1, #0
 800796c:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 800796e:	25d0      	movs	r5, #208	; 0xd0
 8007970:	197b      	adds	r3, r7, r5
 8007972:	0018      	movs	r0, r3
 8007974:	23c6      	movs	r3, #198	; 0xc6
 8007976:	001a      	movs	r2, r3
 8007978:	2100      	movs	r1, #0
 800797a:	f003 ffdb 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 800797e:	4b3f      	ldr	r3, [pc, #252]	; (8007a7c <astronode_send_cfg_wr+0x14c>)
 8007980:	191b      	adds	r3, r3, r4
 8007982:	19db      	adds	r3, r3, r7
 8007984:	0018      	movs	r0, r3
 8007986:	23c6      	movs	r3, #198	; 0xc6
 8007988:	001a      	movs	r2, r3
 800798a:	2100      	movs	r1, #0
 800798c:	f003 ffd2 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8007990:	0029      	movs	r1, r5
 8007992:	187b      	adds	r3, r7, r1
 8007994:	2205      	movs	r2, #5
 8007996:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8007998:	4b34      	ldr	r3, [pc, #208]	; (8007a6c <astronode_send_cfg_wr+0x13c>)
 800799a:	191b      	adds	r3, r3, r4
 800799c:	19db      	adds	r3, r3, r7
 800799e:	2200      	movs	r2, #0
 80079a0:	569a      	ldrsb	r2, [r3, r2]
 80079a2:	4b33      	ldr	r3, [pc, #204]	; (8007a70 <astronode_send_cfg_wr+0x140>)
 80079a4:	191b      	adds	r3, r3, r4
 80079a6:	19db      	adds	r3, r3, r7
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	005b      	lsls	r3, r3, #1
 80079ac:	b25b      	sxtb	r3, r3
 80079ae:	4313      	orrs	r3, r2
 80079b0:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 80079b2:	4b30      	ldr	r3, [pc, #192]	; (8007a74 <astronode_send_cfg_wr+0x144>)
 80079b4:	191b      	adds	r3, r3, r4
 80079b6:	19db      	adds	r3, r3, r7
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	b25b      	sxtb	r3, r3
 80079be:	4313      	orrs	r3, r2
 80079c0:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 80079c2:	4b2d      	ldr	r3, [pc, #180]	; (8007a78 <astronode_send_cfg_wr+0x148>)
 80079c4:	191b      	adds	r3, r3, r4
 80079c6:	19db      	adds	r3, r3, r7
 80079c8:	781b      	ldrb	r3, [r3, #0]
 80079ca:	00db      	lsls	r3, r3, #3
 80079cc:	b25b      	sxtb	r3, r3
 80079ce:	4313      	orrs	r3, r2
 80079d0:	b25b      	sxtb	r3, r3
 80079d2:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 80079d4:	187b      	adds	r3, r7, r1
 80079d6:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 80079d8:	23d4      	movs	r3, #212	; 0xd4
 80079da:	005b      	lsls	r3, r3, #1
 80079dc:	2508      	movs	r5, #8
 80079de:	195b      	adds	r3, r3, r5
 80079e0:	19db      	adds	r3, r3, r7
 80079e2:	2200      	movs	r2, #0
 80079e4:	569a      	ldrsb	r2, [r3, r2]
 80079e6:	23d6      	movs	r3, #214	; 0xd6
 80079e8:	005b      	lsls	r3, r3, #1
 80079ea:	195b      	adds	r3, r3, r5
 80079ec:	19db      	adds	r3, r3, r7
 80079ee:	781b      	ldrb	r3, [r3, #0]
 80079f0:	005b      	lsls	r3, r3, #1
 80079f2:	b25b      	sxtb	r3, r3
 80079f4:	4313      	orrs	r3, r2
 80079f6:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 80079f8:	23d8      	movs	r3, #216	; 0xd8
 80079fa:	005b      	lsls	r3, r3, #1
 80079fc:	195b      	adds	r3, r3, r5
 80079fe:	19db      	adds	r3, r3, r7
 8007a00:	781b      	ldrb	r3, [r3, #0]
 8007a02:	009b      	lsls	r3, r3, #2
 8007a04:	b25b      	sxtb	r3, r3
 8007a06:	4313      	orrs	r3, r2
 8007a08:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8007a0a:	23da      	movs	r3, #218	; 0xda
 8007a0c:	005b      	lsls	r3, r3, #1
 8007a0e:	195b      	adds	r3, r3, r5
 8007a10:	19db      	adds	r3, r3, r7
 8007a12:	781b      	ldrb	r3, [r3, #0]
 8007a14:	00db      	lsls	r3, r3, #3
 8007a16:	b25b      	sxtb	r3, r3
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	b25b      	sxtb	r3, r3
 8007a1c:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 8007a1e:	187b      	adds	r3, r7, r1
 8007a20:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 8007a22:	0008      	movs	r0, r1
 8007a24:	187b      	adds	r3, r7, r1
 8007a26:	22c4      	movs	r2, #196	; 0xc4
 8007a28:	2103      	movs	r1, #3
 8007a2a:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007a2c:	002b      	movs	r3, r5
 8007a2e:	18fa      	adds	r2, r7, r3
 8007a30:	183b      	adds	r3, r7, r0
 8007a32:	0011      	movs	r1, r2
 8007a34:	0018      	movs	r0, r3
 8007a36:	f001 f9af 	bl	8008d98 <astronode_transport_send_receive>
 8007a3a:	0003      	movs	r3, r0
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d10f      	bne.n	8007a60 <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 8007a40:	4b0e      	ldr	r3, [pc, #56]	; (8007a7c <astronode_send_cfg_wr+0x14c>)
 8007a42:	191b      	adds	r3, r3, r4
 8007a44:	19db      	adds	r3, r3, r7
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	2b85      	cmp	r3, #133	; 0x85
 8007a4a:	d105      	bne.n	8007a58 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8007a4c:	4b0c      	ldr	r3, [pc, #48]	; (8007a80 <astronode_send_cfg_wr+0x150>)
 8007a4e:	0018      	movs	r0, r3
 8007a50:	f7fb fb82 	bl	8003158 <send_debug_logs>
            return true ;
 8007a54:	2301      	movs	r3, #1
 8007a56:	e004      	b.n	8007a62 <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 8007a58:	4b0a      	ldr	r3, [pc, #40]	; (8007a84 <astronode_send_cfg_wr+0x154>)
 8007a5a:	0018      	movs	r0, r3
 8007a5c:	f7fb fb7c 	bl	8003158 <send_debug_logs>
        }
    }
    return false ;
 8007a60:	2300      	movs	r3, #0
}
 8007a62:	0018      	movs	r0, r3
 8007a64:	46bd      	mov	sp, r7
 8007a66:	b067      	add	sp, #412	; 0x19c
 8007a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a6a:	46c0      	nop			; (mov r8, r8)
 8007a6c:	fffffe6f 	.word	0xfffffe6f
 8007a70:	fffffe6e 	.word	0xfffffe6e
 8007a74:	fffffe6d 	.word	0xfffffe6d
 8007a78:	fffffe6c 	.word	0xfffffe6c
 8007a7c:	fffffe70 	.word	0xfffffe70
 8007a80:	08012a70 	.word	0x08012a70
 8007a84:	08012a9c 	.word	0x08012a9c

08007a88 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8007a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a8a:	b0ed      	sub	sp, #436	; 0x1b4
 8007a8c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007a8e:	21c8      	movs	r1, #200	; 0xc8
 8007a90:	2318      	movs	r3, #24
 8007a92:	18cb      	adds	r3, r1, r3
 8007a94:	19db      	adds	r3, r3, r7
 8007a96:	0018      	movs	r0, r3
 8007a98:	23c6      	movs	r3, #198	; 0xc6
 8007a9a:	001a      	movs	r2, r3
 8007a9c:	2100      	movs	r1, #0
 8007a9e:	f003 ff49 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 8007aa2:	4b4a      	ldr	r3, [pc, #296]	; (8007bcc <astronode_send_mgi_rr+0x144>)
 8007aa4:	26cc      	movs	r6, #204	; 0xcc
 8007aa6:	0076      	lsls	r6, r6, #1
 8007aa8:	199b      	adds	r3, r3, r6
 8007aaa:	2218      	movs	r2, #24
 8007aac:	4694      	mov	ip, r2
 8007aae:	44bc      	add	ip, r7
 8007ab0:	4463      	add	r3, ip
 8007ab2:	0018      	movs	r0, r3
 8007ab4:	23c6      	movs	r3, #198	; 0xc6
 8007ab6:	001a      	movs	r2, r3
 8007ab8:	2100      	movs	r1, #0
 8007aba:	f003 ff3b 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 8007abe:	21c8      	movs	r1, #200	; 0xc8
 8007ac0:	2318      	movs	r3, #24
 8007ac2:	18cb      	adds	r3, r1, r3
 8007ac4:	19db      	adds	r3, r3, r7
 8007ac6:	2219      	movs	r2, #25
 8007ac8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007aca:	2318      	movs	r3, #24
 8007acc:	18fa      	adds	r2, r7, r3
 8007ace:	2318      	movs	r3, #24
 8007ad0:	18cb      	adds	r3, r1, r3
 8007ad2:	19db      	adds	r3, r3, r7
 8007ad4:	0011      	movs	r1, r2
 8007ad6:	0018      	movs	r0, r3
 8007ad8:	f001 f95e 	bl	8008d98 <astronode_transport_send_receive>
 8007adc:	0003      	movs	r3, r0
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d16f      	bne.n	8007bc2 <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 8007ae2:	4b3a      	ldr	r3, [pc, #232]	; (8007bcc <astronode_send_mgi_rr+0x144>)
 8007ae4:	0032      	movs	r2, r6
 8007ae6:	189b      	adds	r3, r3, r2
 8007ae8:	2118      	movs	r1, #24
 8007aea:	468c      	mov	ip, r1
 8007aec:	44bc      	add	ip, r7
 8007aee:	4463      	add	r3, ip
 8007af0:	781b      	ldrb	r3, [r3, #0]
 8007af2:	2b99      	cmp	r3, #153	; 0x99
 8007af4:	d161      	bne.n	8007bba <astronode_send_mgi_rr+0x132>
        {
 8007af6:	466b      	mov	r3, sp
 8007af8:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 8007afa:	4b34      	ldr	r3, [pc, #208]	; (8007bcc <astronode_send_mgi_rr+0x144>)
 8007afc:	189b      	adds	r3, r3, r2
 8007afe:	2218      	movs	r2, #24
 8007b00:	4694      	mov	ip, r2
 8007b02:	44bc      	add	ip, r7
 8007b04:	4463      	add	r3, ip
 8007b06:	22c4      	movs	r2, #196	; 0xc4
 8007b08:	5a9b      	ldrh	r3, [r3, r2]
 8007b0a:	001a      	movs	r2, r3
 8007b0c:	3a01      	subs	r2, #1
 8007b0e:	21ca      	movs	r1, #202	; 0xca
 8007b10:	0049      	lsls	r1, r1, #1
 8007b12:	2018      	movs	r0, #24
 8007b14:	1809      	adds	r1, r1, r0
 8007b16:	19c9      	adds	r1, r1, r7
 8007b18:	600a      	str	r2, [r1, #0]
 8007b1a:	001c      	movs	r4, r3
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	0015      	movs	r5, r2
 8007b20:	0020      	movs	r0, r4
 8007b22:	0029      	movs	r1, r5
 8007b24:	0004      	movs	r4, r0
 8007b26:	0f62      	lsrs	r2, r4, #29
 8007b28:	000c      	movs	r4, r1
 8007b2a:	00e4      	lsls	r4, r4, #3
 8007b2c:	617c      	str	r4, [r7, #20]
 8007b2e:	697c      	ldr	r4, [r7, #20]
 8007b30:	4314      	orrs	r4, r2
 8007b32:	617c      	str	r4, [r7, #20]
 8007b34:	0001      	movs	r1, r0
 8007b36:	00c9      	lsls	r1, r1, #3
 8007b38:	6139      	str	r1, [r7, #16]
 8007b3a:	603b      	str	r3, [r7, #0]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	607a      	str	r2, [r7, #4]
 8007b40:	6838      	ldr	r0, [r7, #0]
 8007b42:	6879      	ldr	r1, [r7, #4]
 8007b44:	0004      	movs	r4, r0
 8007b46:	0f62      	lsrs	r2, r4, #29
 8007b48:	000c      	movs	r4, r1
 8007b4a:	00e4      	lsls	r4, r4, #3
 8007b4c:	60fc      	str	r4, [r7, #12]
 8007b4e:	68fc      	ldr	r4, [r7, #12]
 8007b50:	4314      	orrs	r4, r2
 8007b52:	60fc      	str	r4, [r7, #12]
 8007b54:	0001      	movs	r1, r0
 8007b56:	00ca      	lsls	r2, r1, #3
 8007b58:	60ba      	str	r2, [r7, #8]
 8007b5a:	3307      	adds	r3, #7
 8007b5c:	08db      	lsrs	r3, r3, #3
 8007b5e:	00db      	lsls	r3, r3, #3
 8007b60:	4669      	mov	r1, sp
 8007b62:	1acb      	subs	r3, r1, r3
 8007b64:	469d      	mov	sp, r3
 8007b66:	466b      	mov	r3, sp
 8007b68:	3300      	adds	r3, #0
 8007b6a:	24c8      	movs	r4, #200	; 0xc8
 8007b6c:	0064      	lsls	r4, r4, #1
 8007b6e:	2218      	movs	r2, #24
 8007b70:	18a2      	adds	r2, r4, r2
 8007b72:	19d1      	adds	r1, r2, r7
 8007b74:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 8007b76:	4b16      	ldr	r3, [pc, #88]	; (8007bd0 <astronode_send_mgi_rr+0x148>)
 8007b78:	0018      	movs	r0, r3
 8007b7a:	f7fb faed 	bl	8003158 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 8007b7e:	4b13      	ldr	r3, [pc, #76]	; (8007bcc <astronode_send_mgi_rr+0x144>)
 8007b80:	22cc      	movs	r2, #204	; 0xcc
 8007b82:	0052      	lsls	r2, r2, #1
 8007b84:	189b      	adds	r3, r3, r2
 8007b86:	2218      	movs	r2, #24
 8007b88:	4694      	mov	ip, r2
 8007b8a:	44bc      	add	ip, r7
 8007b8c:	4463      	add	r3, ip
 8007b8e:	22c4      	movs	r2, #196	; 0xc4
 8007b90:	5a9b      	ldrh	r3, [r3, r2]
 8007b92:	0019      	movs	r1, r3
 8007b94:	2318      	movs	r3, #24
 8007b96:	18fb      	adds	r3, r7, r3
 8007b98:	3301      	adds	r3, #1
 8007b9a:	4a0e      	ldr	r2, [pc, #56]	; (8007bd4 <astronode_send_mgi_rr+0x14c>)
 8007b9c:	2018      	movs	r0, #24
 8007b9e:	1820      	adds	r0, r4, r0
 8007ba0:	19c0      	adds	r0, r0, r7
 8007ba2:	6800      	ldr	r0, [r0, #0]
 8007ba4:	f003 fdfc 	bl	800b7a0 <snprintf>
            send_debug_logs(guid);
 8007ba8:	2318      	movs	r3, #24
 8007baa:	18e3      	adds	r3, r4, r3
 8007bac:	19db      	adds	r3, r3, r7
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	0018      	movs	r0, r3
 8007bb2:	f7fb fad1 	bl	8003158 <send_debug_logs>
 8007bb6:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 8007bb8:	e003      	b.n	8007bc2 <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 8007bba:	4b07      	ldr	r3, [pc, #28]	; (8007bd8 <astronode_send_mgi_rr+0x150>)
 8007bbc:	0018      	movs	r0, r3
 8007bbe:	f7fb facb 	bl	8003158 <send_debug_logs>
}
 8007bc2:	46c0      	nop			; (mov r8, r8)
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	b06d      	add	sp, #436	; 0x1b4
 8007bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bca:	46c0      	nop			; (mov r8, r8)
 8007bcc:	fffffe68 	.word	0xfffffe68
 8007bd0:	08012b28 	.word	0x08012b28
 8007bd4:	08012b38 	.word	0x08012b38
 8007bd8:	08012b3c 	.word	0x08012b3c

08007bdc <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 8007bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007bde:	b0ed      	sub	sp, #436	; 0x1b4
 8007be0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007be2:	21c8      	movs	r1, #200	; 0xc8
 8007be4:	2318      	movs	r3, #24
 8007be6:	18cb      	adds	r3, r1, r3
 8007be8:	19db      	adds	r3, r3, r7
 8007bea:	0018      	movs	r0, r3
 8007bec:	23c6      	movs	r3, #198	; 0xc6
 8007bee:	001a      	movs	r2, r3
 8007bf0:	2100      	movs	r1, #0
 8007bf2:	f003 fe9f 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 8007bf6:	4b4a      	ldr	r3, [pc, #296]	; (8007d20 <astronode_send_msn_rr+0x144>)
 8007bf8:	26cc      	movs	r6, #204	; 0xcc
 8007bfa:	0076      	lsls	r6, r6, #1
 8007bfc:	199b      	adds	r3, r3, r6
 8007bfe:	2218      	movs	r2, #24
 8007c00:	4694      	mov	ip, r2
 8007c02:	44bc      	add	ip, r7
 8007c04:	4463      	add	r3, ip
 8007c06:	0018      	movs	r0, r3
 8007c08:	23c6      	movs	r3, #198	; 0xc6
 8007c0a:	001a      	movs	r2, r3
 8007c0c:	2100      	movs	r1, #0
 8007c0e:	f003 fe91 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 8007c12:	21c8      	movs	r1, #200	; 0xc8
 8007c14:	2318      	movs	r3, #24
 8007c16:	18cb      	adds	r3, r1, r3
 8007c18:	19db      	adds	r3, r3, r7
 8007c1a:	221a      	movs	r2, #26
 8007c1c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007c1e:	2318      	movs	r3, #24
 8007c20:	18fa      	adds	r2, r7, r3
 8007c22:	2318      	movs	r3, #24
 8007c24:	18cb      	adds	r3, r1, r3
 8007c26:	19db      	adds	r3, r3, r7
 8007c28:	0011      	movs	r1, r2
 8007c2a:	0018      	movs	r0, r3
 8007c2c:	f001 f8b4 	bl	8008d98 <astronode_transport_send_receive>
 8007c30:	0003      	movs	r3, r0
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d16f      	bne.n	8007d16 <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 8007c36:	4b3a      	ldr	r3, [pc, #232]	; (8007d20 <astronode_send_msn_rr+0x144>)
 8007c38:	0032      	movs	r2, r6
 8007c3a:	189b      	adds	r3, r3, r2
 8007c3c:	2118      	movs	r1, #24
 8007c3e:	468c      	mov	ip, r1
 8007c40:	44bc      	add	ip, r7
 8007c42:	4463      	add	r3, ip
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	2b9a      	cmp	r3, #154	; 0x9a
 8007c48:	d161      	bne.n	8007d0e <astronode_send_msn_rr+0x132>
        {
 8007c4a:	466b      	mov	r3, sp
 8007c4c:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 8007c4e:	4b34      	ldr	r3, [pc, #208]	; (8007d20 <astronode_send_msn_rr+0x144>)
 8007c50:	189b      	adds	r3, r3, r2
 8007c52:	2218      	movs	r2, #24
 8007c54:	4694      	mov	ip, r2
 8007c56:	44bc      	add	ip, r7
 8007c58:	4463      	add	r3, ip
 8007c5a:	22c4      	movs	r2, #196	; 0xc4
 8007c5c:	5a9b      	ldrh	r3, [r3, r2]
 8007c5e:	001a      	movs	r2, r3
 8007c60:	3a01      	subs	r2, #1
 8007c62:	21ca      	movs	r1, #202	; 0xca
 8007c64:	0049      	lsls	r1, r1, #1
 8007c66:	2018      	movs	r0, #24
 8007c68:	1809      	adds	r1, r1, r0
 8007c6a:	19c9      	adds	r1, r1, r7
 8007c6c:	600a      	str	r2, [r1, #0]
 8007c6e:	001c      	movs	r4, r3
 8007c70:	2200      	movs	r2, #0
 8007c72:	0015      	movs	r5, r2
 8007c74:	0020      	movs	r0, r4
 8007c76:	0029      	movs	r1, r5
 8007c78:	0004      	movs	r4, r0
 8007c7a:	0f62      	lsrs	r2, r4, #29
 8007c7c:	000c      	movs	r4, r1
 8007c7e:	00e4      	lsls	r4, r4, #3
 8007c80:	617c      	str	r4, [r7, #20]
 8007c82:	697c      	ldr	r4, [r7, #20]
 8007c84:	4314      	orrs	r4, r2
 8007c86:	617c      	str	r4, [r7, #20]
 8007c88:	0001      	movs	r1, r0
 8007c8a:	00c9      	lsls	r1, r1, #3
 8007c8c:	6139      	str	r1, [r7, #16]
 8007c8e:	603b      	str	r3, [r7, #0]
 8007c90:	2200      	movs	r2, #0
 8007c92:	607a      	str	r2, [r7, #4]
 8007c94:	6838      	ldr	r0, [r7, #0]
 8007c96:	6879      	ldr	r1, [r7, #4]
 8007c98:	0004      	movs	r4, r0
 8007c9a:	0f62      	lsrs	r2, r4, #29
 8007c9c:	000c      	movs	r4, r1
 8007c9e:	00e4      	lsls	r4, r4, #3
 8007ca0:	60fc      	str	r4, [r7, #12]
 8007ca2:	68fc      	ldr	r4, [r7, #12]
 8007ca4:	4314      	orrs	r4, r2
 8007ca6:	60fc      	str	r4, [r7, #12]
 8007ca8:	0001      	movs	r1, r0
 8007caa:	00ca      	lsls	r2, r1, #3
 8007cac:	60ba      	str	r2, [r7, #8]
 8007cae:	3307      	adds	r3, #7
 8007cb0:	08db      	lsrs	r3, r3, #3
 8007cb2:	00db      	lsls	r3, r3, #3
 8007cb4:	4669      	mov	r1, sp
 8007cb6:	1acb      	subs	r3, r1, r3
 8007cb8:	469d      	mov	sp, r3
 8007cba:	466b      	mov	r3, sp
 8007cbc:	3300      	adds	r3, #0
 8007cbe:	24c8      	movs	r4, #200	; 0xc8
 8007cc0:	0064      	lsls	r4, r4, #1
 8007cc2:	2218      	movs	r2, #24
 8007cc4:	18a2      	adds	r2, r4, r2
 8007cc6:	19d1      	adds	r1, r2, r7
 8007cc8:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 8007cca:	4b16      	ldr	r3, [pc, #88]	; (8007d24 <astronode_send_msn_rr+0x148>)
 8007ccc:	0018      	movs	r0, r3
 8007cce:	f7fb fa43 	bl	8003158 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 8007cd2:	4b13      	ldr	r3, [pc, #76]	; (8007d20 <astronode_send_msn_rr+0x144>)
 8007cd4:	22cc      	movs	r2, #204	; 0xcc
 8007cd6:	0052      	lsls	r2, r2, #1
 8007cd8:	189b      	adds	r3, r3, r2
 8007cda:	2218      	movs	r2, #24
 8007cdc:	4694      	mov	ip, r2
 8007cde:	44bc      	add	ip, r7
 8007ce0:	4463      	add	r3, ip
 8007ce2:	22c4      	movs	r2, #196	; 0xc4
 8007ce4:	5a9b      	ldrh	r3, [r3, r2]
 8007ce6:	0019      	movs	r1, r3
 8007ce8:	2318      	movs	r3, #24
 8007cea:	18fb      	adds	r3, r7, r3
 8007cec:	3301      	adds	r3, #1
 8007cee:	4a0e      	ldr	r2, [pc, #56]	; (8007d28 <astronode_send_msn_rr+0x14c>)
 8007cf0:	2018      	movs	r0, #24
 8007cf2:	1820      	adds	r0, r4, r0
 8007cf4:	19c0      	adds	r0, r0, r7
 8007cf6:	6800      	ldr	r0, [r0, #0]
 8007cf8:	f003 fd52 	bl	800b7a0 <snprintf>
            send_debug_logs(serial_number);
 8007cfc:	2318      	movs	r3, #24
 8007cfe:	18e3      	adds	r3, r4, r3
 8007d00:	19db      	adds	r3, r3, r7
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	0018      	movs	r0, r3
 8007d06:	f7fb fa27 	bl	8003158 <send_debug_logs>
 8007d0a:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007d0c:	e003      	b.n	8007d16 <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007d0e:	4b07      	ldr	r3, [pc, #28]	; (8007d2c <astronode_send_msn_rr+0x150>)
 8007d10:	0018      	movs	r0, r3
 8007d12:	f7fb fa21 	bl	8003158 <send_debug_logs>
}
 8007d16:	46c0      	nop			; (mov r8, r8)
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	b06d      	add	sp, #436	; 0x1b4
 8007d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d1e:	46c0      	nop			; (mov r8, r8)
 8007d20:	fffffe68 	.word	0xfffffe68
 8007d24:	08012b58 	.word	0x08012b58
 8007d28:	08012b38 	.word	0x08012b38
 8007d2c:	08012b74 	.word	0x08012b74

08007d30 <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 8007d30:	b5b0      	push	{r4, r5, r7, lr}
 8007d32:	b0e4      	sub	sp, #400	; 0x190
 8007d34:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007d36:	24c8      	movs	r4, #200	; 0xc8
 8007d38:	193b      	adds	r3, r7, r4
 8007d3a:	0018      	movs	r0, r3
 8007d3c:	23c6      	movs	r3, #198	; 0xc6
 8007d3e:	001a      	movs	r2, r3
 8007d40:	2100      	movs	r1, #0
 8007d42:	f003 fdf7 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 8007d46:	4b31      	ldr	r3, [pc, #196]	; (8007e0c <astronode_send_evt_rr+0xdc>)
 8007d48:	25c8      	movs	r5, #200	; 0xc8
 8007d4a:	006d      	lsls	r5, r5, #1
 8007d4c:	195b      	adds	r3, r3, r5
 8007d4e:	19db      	adds	r3, r3, r7
 8007d50:	0018      	movs	r0, r3
 8007d52:	23c6      	movs	r3, #198	; 0xc6
 8007d54:	001a      	movs	r2, r3
 8007d56:	2100      	movs	r1, #0
 8007d58:	f003 fdec 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 8007d5c:	193b      	adds	r3, r7, r4
 8007d5e:	2265      	movs	r2, #101	; 0x65
 8007d60:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007d62:	003a      	movs	r2, r7
 8007d64:	193b      	adds	r3, r7, r4
 8007d66:	0011      	movs	r1, r2
 8007d68:	0018      	movs	r0, r3
 8007d6a:	f001 f815 	bl	8008d98 <astronode_transport_send_receive>
 8007d6e:	0003      	movs	r3, r0
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d147      	bne.n	8007e04 <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 8007d74:	4b25      	ldr	r3, [pc, #148]	; (8007e0c <astronode_send_evt_rr+0xdc>)
 8007d76:	195b      	adds	r3, r3, r5
 8007d78:	19db      	adds	r3, r3, r7
 8007d7a:	781b      	ldrb	r3, [r3, #0]
 8007d7c:	2be5      	cmp	r3, #229	; 0xe5
 8007d7e:	d141      	bne.n	8007e04 <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 8007d80:	4b22      	ldr	r3, [pc, #136]	; (8007e0c <astronode_send_evt_rr+0xdc>)
 8007d82:	195b      	adds	r3, r3, r5
 8007d84:	19db      	adds	r3, r3, r7
 8007d86:	785b      	ldrb	r3, [r3, #1]
 8007d88:	001a      	movs	r2, r3
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	d006      	beq.n	8007d9e <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 8007d90:	4b1f      	ldr	r3, [pc, #124]	; (8007e10 <astronode_send_evt_rr+0xe0>)
 8007d92:	2201      	movs	r2, #1
 8007d94:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 8007d96:	4b1f      	ldr	r3, [pc, #124]	; (8007e14 <astronode_send_evt_rr+0xe4>)
 8007d98:	0018      	movs	r0, r3
 8007d9a:	f7fb f9dd 	bl	8003158 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 8007d9e:	4b1b      	ldr	r3, [pc, #108]	; (8007e0c <astronode_send_evt_rr+0xdc>)
 8007da0:	22c8      	movs	r2, #200	; 0xc8
 8007da2:	0052      	lsls	r2, r2, #1
 8007da4:	189b      	adds	r3, r3, r2
 8007da6:	19db      	adds	r3, r3, r7
 8007da8:	785b      	ldrb	r3, [r3, #1]
 8007daa:	001a      	movs	r2, r3
 8007dac:	2302      	movs	r3, #2
 8007dae:	4013      	ands	r3, r2
 8007db0:	d006      	beq.n	8007dc0 <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 8007db2:	4b19      	ldr	r3, [pc, #100]	; (8007e18 <astronode_send_evt_rr+0xe8>)
 8007db4:	2201      	movs	r2, #1
 8007db6:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 8007db8:	4b18      	ldr	r3, [pc, #96]	; (8007e1c <astronode_send_evt_rr+0xec>)
 8007dba:	0018      	movs	r0, r3
 8007dbc:	f7fb f9cc 	bl	8003158 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 8007dc0:	4b12      	ldr	r3, [pc, #72]	; (8007e0c <astronode_send_evt_rr+0xdc>)
 8007dc2:	22c8      	movs	r2, #200	; 0xc8
 8007dc4:	0052      	lsls	r2, r2, #1
 8007dc6:	189b      	adds	r3, r3, r2
 8007dc8:	19db      	adds	r3, r3, r7
 8007dca:	785b      	ldrb	r3, [r3, #1]
 8007dcc:	001a      	movs	r2, r3
 8007dce:	2304      	movs	r3, #4
 8007dd0:	4013      	ands	r3, r2
 8007dd2:	d006      	beq.n	8007de2 <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 8007dd4:	4b12      	ldr	r3, [pc, #72]	; (8007e20 <astronode_send_evt_rr+0xf0>)
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 8007dda:	4b12      	ldr	r3, [pc, #72]	; (8007e24 <astronode_send_evt_rr+0xf4>)
 8007ddc:	0018      	movs	r0, r3
 8007dde:	f7fb f9bb 	bl	8003158 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 8007de2:	4b0a      	ldr	r3, [pc, #40]	; (8007e0c <astronode_send_evt_rr+0xdc>)
 8007de4:	22c8      	movs	r2, #200	; 0xc8
 8007de6:	0052      	lsls	r2, r2, #1
 8007de8:	189b      	adds	r3, r3, r2
 8007dea:	19db      	adds	r3, r3, r7
 8007dec:	785b      	ldrb	r3, [r3, #1]
 8007dee:	001a      	movs	r2, r3
 8007df0:	2308      	movs	r3, #8
 8007df2:	4013      	ands	r3, r2
 8007df4:	d006      	beq.n	8007e04 <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 8007df6:	4b0c      	ldr	r3, [pc, #48]	; (8007e28 <astronode_send_evt_rr+0xf8>)
 8007df8:	2201      	movs	r2, #1
 8007dfa:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 8007dfc:	4b0b      	ldr	r3, [pc, #44]	; (8007e2c <astronode_send_evt_rr+0xfc>)
 8007dfe:	0018      	movs	r0, r3
 8007e00:	f7fb f9aa 	bl	8003158 <send_debug_logs>
            }

        }
    }
}
 8007e04:	46c0      	nop			; (mov r8, r8)
 8007e06:	46bd      	mov	sp, r7
 8007e08:	b064      	add	sp, #400	; 0x190
 8007e0a:	bdb0      	pop	{r4, r5, r7, pc}
 8007e0c:	fffffe70 	.word	0xfffffe70
 8007e10:	20000bfc 	.word	0x20000bfc
 8007e14:	08012c1c 	.word	0x08012c1c
 8007e18:	20000bfd 	.word	0x20000bfd
 8007e1c:	08012c40 	.word	0x08012c40
 8007e20:	20000bfe 	.word	0x20000bfe
 8007e24:	08012c58 	.word	0x08012c58
 8007e28:	20000bff 	.word	0x20000bff
 8007e2c:	08012c6c 	.word	0x08012c6c

08007e30 <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 8007e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e32:	b0e7      	sub	sp, #412	; 0x19c
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
 8007e38:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 8007e3a:	24d0      	movs	r4, #208	; 0xd0
 8007e3c:	193b      	adds	r3, r7, r4
 8007e3e:	0018      	movs	r0, r3
 8007e40:	23c6      	movs	r3, #198	; 0xc6
 8007e42:	001a      	movs	r2, r3
 8007e44:	2100      	movs	r1, #0
 8007e46:	f003 fd75 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 8007e4a:	4b56      	ldr	r3, [pc, #344]	; (8007fa4 <astronode_send_geo_wr+0x174>)
 8007e4c:	26cc      	movs	r6, #204	; 0xcc
 8007e4e:	0076      	lsls	r6, r6, #1
 8007e50:	199b      	adds	r3, r3, r6
 8007e52:	19db      	adds	r3, r3, r7
 8007e54:	0018      	movs	r0, r3
 8007e56:	23c6      	movs	r3, #198	; 0xc6
 8007e58:	001a      	movs	r2, r3
 8007e5a:	2100      	movs	r1, #0
 8007e5c:	f003 fd6a 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 8007e60:	193b      	adds	r3, r7, r4
 8007e62:	2235      	movs	r2, #53	; 0x35
 8007e64:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 8007e66:	193b      	adds	r3, r7, r4
 8007e68:	22c4      	movs	r2, #196	; 0xc4
 8007e6a:	5a9b      	ldrh	r3, [r3, r2]
 8007e6c:	1c5a      	adds	r2, r3, #1
 8007e6e:	b290      	uxth	r0, r2
 8007e70:	193a      	adds	r2, r7, r4
 8007e72:	21c4      	movs	r1, #196	; 0xc4
 8007e74:	5250      	strh	r0, [r2, r1]
 8007e76:	0019      	movs	r1, r3
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	b2da      	uxtb	r2, r3
 8007e7c:	193b      	adds	r3, r7, r4
 8007e7e:	185b      	adds	r3, r3, r1
 8007e80:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	1218      	asrs	r0, r3, #8
 8007e86:	0025      	movs	r5, r4
 8007e88:	197b      	adds	r3, r7, r5
 8007e8a:	22c4      	movs	r2, #196	; 0xc4
 8007e8c:	5a9b      	ldrh	r3, [r3, r2]
 8007e8e:	1c5a      	adds	r2, r3, #1
 8007e90:	b294      	uxth	r4, r2
 8007e92:	197a      	adds	r2, r7, r5
 8007e94:	21c4      	movs	r1, #196	; 0xc4
 8007e96:	5254      	strh	r4, [r2, r1]
 8007e98:	0019      	movs	r1, r3
 8007e9a:	b2c2      	uxtb	r2, r0
 8007e9c:	002c      	movs	r4, r5
 8007e9e:	193b      	adds	r3, r7, r4
 8007ea0:	185b      	adds	r3, r3, r1
 8007ea2:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	1418      	asrs	r0, r3, #16
 8007ea8:	0025      	movs	r5, r4
 8007eaa:	197b      	adds	r3, r7, r5
 8007eac:	22c4      	movs	r2, #196	; 0xc4
 8007eae:	5a9b      	ldrh	r3, [r3, r2]
 8007eb0:	1c5a      	adds	r2, r3, #1
 8007eb2:	b294      	uxth	r4, r2
 8007eb4:	197a      	adds	r2, r7, r5
 8007eb6:	21c4      	movs	r1, #196	; 0xc4
 8007eb8:	5254      	strh	r4, [r2, r1]
 8007eba:	0019      	movs	r1, r3
 8007ebc:	b2c2      	uxtb	r2, r0
 8007ebe:	002c      	movs	r4, r5
 8007ec0:	193b      	adds	r3, r7, r4
 8007ec2:	185b      	adds	r3, r3, r1
 8007ec4:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	1618      	asrs	r0, r3, #24
 8007eca:	0025      	movs	r5, r4
 8007ecc:	197b      	adds	r3, r7, r5
 8007ece:	22c4      	movs	r2, #196	; 0xc4
 8007ed0:	5a9b      	ldrh	r3, [r3, r2]
 8007ed2:	1c5a      	adds	r2, r3, #1
 8007ed4:	b294      	uxth	r4, r2
 8007ed6:	197a      	adds	r2, r7, r5
 8007ed8:	21c4      	movs	r1, #196	; 0xc4
 8007eda:	5254      	strh	r4, [r2, r1]
 8007edc:	0019      	movs	r1, r3
 8007ede:	b2c2      	uxtb	r2, r0
 8007ee0:	002c      	movs	r4, r5
 8007ee2:	193b      	adds	r3, r7, r4
 8007ee4:	185b      	adds	r3, r3, r1
 8007ee6:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 8007ee8:	193b      	adds	r3, r7, r4
 8007eea:	22c4      	movs	r2, #196	; 0xc4
 8007eec:	5a9b      	ldrh	r3, [r3, r2]
 8007eee:	1c5a      	adds	r2, r3, #1
 8007ef0:	b290      	uxth	r0, r2
 8007ef2:	193a      	adds	r2, r7, r4
 8007ef4:	21c4      	movs	r1, #196	; 0xc4
 8007ef6:	5250      	strh	r0, [r2, r1]
 8007ef8:	0019      	movs	r1, r3
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	b2da      	uxtb	r2, r3
 8007efe:	193b      	adds	r3, r7, r4
 8007f00:	185b      	adds	r3, r3, r1
 8007f02:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	1218      	asrs	r0, r3, #8
 8007f08:	0025      	movs	r5, r4
 8007f0a:	197b      	adds	r3, r7, r5
 8007f0c:	22c4      	movs	r2, #196	; 0xc4
 8007f0e:	5a9b      	ldrh	r3, [r3, r2]
 8007f10:	1c5a      	adds	r2, r3, #1
 8007f12:	b294      	uxth	r4, r2
 8007f14:	197a      	adds	r2, r7, r5
 8007f16:	21c4      	movs	r1, #196	; 0xc4
 8007f18:	5254      	strh	r4, [r2, r1]
 8007f1a:	0019      	movs	r1, r3
 8007f1c:	b2c2      	uxtb	r2, r0
 8007f1e:	002c      	movs	r4, r5
 8007f20:	193b      	adds	r3, r7, r4
 8007f22:	185b      	adds	r3, r3, r1
 8007f24:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	1418      	asrs	r0, r3, #16
 8007f2a:	0025      	movs	r5, r4
 8007f2c:	197b      	adds	r3, r7, r5
 8007f2e:	22c4      	movs	r2, #196	; 0xc4
 8007f30:	5a9b      	ldrh	r3, [r3, r2]
 8007f32:	1c5a      	adds	r2, r3, #1
 8007f34:	b294      	uxth	r4, r2
 8007f36:	197a      	adds	r2, r7, r5
 8007f38:	21c4      	movs	r1, #196	; 0xc4
 8007f3a:	5254      	strh	r4, [r2, r1]
 8007f3c:	0019      	movs	r1, r3
 8007f3e:	b2c2      	uxtb	r2, r0
 8007f40:	002c      	movs	r4, r5
 8007f42:	193b      	adds	r3, r7, r4
 8007f44:	185b      	adds	r3, r3, r1
 8007f46:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	1618      	asrs	r0, r3, #24
 8007f4c:	0025      	movs	r5, r4
 8007f4e:	197b      	adds	r3, r7, r5
 8007f50:	22c4      	movs	r2, #196	; 0xc4
 8007f52:	5a9b      	ldrh	r3, [r3, r2]
 8007f54:	1c5a      	adds	r2, r3, #1
 8007f56:	b294      	uxth	r4, r2
 8007f58:	197a      	adds	r2, r7, r5
 8007f5a:	21c4      	movs	r1, #196	; 0xc4
 8007f5c:	5254      	strh	r4, [r2, r1]
 8007f5e:	0019      	movs	r1, r3
 8007f60:	b2c2      	uxtb	r2, r0
 8007f62:	0028      	movs	r0, r5
 8007f64:	183b      	adds	r3, r7, r0
 8007f66:	185b      	adds	r3, r3, r1
 8007f68:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007f6a:	2308      	movs	r3, #8
 8007f6c:	18fa      	adds	r2, r7, r3
 8007f6e:	183b      	adds	r3, r7, r0
 8007f70:	0011      	movs	r1, r2
 8007f72:	0018      	movs	r0, r3
 8007f74:	f000 ff10 	bl	8008d98 <astronode_transport_send_receive>
 8007f78:	0003      	movs	r3, r0
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d10e      	bne.n	8007f9c <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 8007f7e:	4b09      	ldr	r3, [pc, #36]	; (8007fa4 <astronode_send_geo_wr+0x174>)
 8007f80:	199b      	adds	r3, r3, r6
 8007f82:	19db      	adds	r3, r3, r7
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	2bb5      	cmp	r3, #181	; 0xb5
 8007f88:	d104      	bne.n	8007f94 <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 8007f8a:	4b07      	ldr	r3, [pc, #28]	; (8007fa8 <astronode_send_geo_wr+0x178>)
 8007f8c:	0018      	movs	r0, r3
 8007f8e:	f7fb f8e3 	bl	8003158 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 8007f92:	e003      	b.n	8007f9c <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 8007f94:	4b05      	ldr	r3, [pc, #20]	; (8007fac <astronode_send_geo_wr+0x17c>)
 8007f96:	0018      	movs	r0, r3
 8007f98:	f7fb f8de 	bl	8003158 <send_debug_logs>
}
 8007f9c:	46c0      	nop			; (mov r8, r8)
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	b067      	add	sp, #412	; 0x19c
 8007fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fa4:	fffffe70 	.word	0xfffffe70
 8007fa8:	08012c80 	.word	0x08012c80
 8007fac:	08012cac 	.word	0x08012cac

08007fb0 <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , char *p_payload , uint16_t payload_length )
{
 8007fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fb2:	b0fb      	sub	sp, #492	; 0x1ec
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6039      	str	r1, [r7, #0]
 8007fb8:	0011      	movs	r1, r2
 8007fba:	4b4a      	ldr	r3, [pc, #296]	; (80080e4 <astronode_send_pld_er+0x134>)
 8007fbc:	26f4      	movs	r6, #244	; 0xf4
 8007fbe:	0076      	lsls	r6, r6, #1
 8007fc0:	199b      	adds	r3, r3, r6
 8007fc2:	19db      	adds	r3, r3, r7
 8007fc4:	1c02      	adds	r2, r0, #0
 8007fc6:	801a      	strh	r2, [r3, #0]
 8007fc8:	4b47      	ldr	r3, [pc, #284]	; (80080e8 <astronode_send_pld_er+0x138>)
 8007fca:	199b      	adds	r3, r3, r6
 8007fcc:	19db      	adds	r3, r3, r7
 8007fce:	1c0a      	adds	r2, r1, #0
 8007fd0:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8007fd2:	2490      	movs	r4, #144	; 0x90
 8007fd4:	0064      	lsls	r4, r4, #1
 8007fd6:	193b      	adds	r3, r7, r4
 8007fd8:	0018      	movs	r0, r3
 8007fda:	23c6      	movs	r3, #198	; 0xc6
 8007fdc:	001a      	movs	r2, r3
 8007fde:	2100      	movs	r1, #0
 8007fe0:	f003 fca8 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 8007fe4:	4b41      	ldr	r3, [pc, #260]	; (80080ec <astronode_send_pld_er+0x13c>)
 8007fe6:	199b      	adds	r3, r3, r6
 8007fe8:	19db      	adds	r3, r3, r7
 8007fea:	0018      	movs	r0, r3
 8007fec:	23c6      	movs	r3, #198	; 0xc6
 8007fee:	001a      	movs	r2, r3
 8007ff0:	2100      	movs	r1, #0
 8007ff2:	f003 fc9f 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 8007ff6:	193b      	adds	r3, r7, r4
 8007ff8:	2225      	movs	r2, #37	; 0x25
 8007ffa:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 8007ffc:	193b      	adds	r3, r7, r4
 8007ffe:	22c4      	movs	r2, #196	; 0xc4
 8008000:	5a9b      	ldrh	r3, [r3, r2]
 8008002:	1c5a      	adds	r2, r3, #1
 8008004:	b290      	uxth	r0, r2
 8008006:	193a      	adds	r2, r7, r4
 8008008:	21c4      	movs	r1, #196	; 0xc4
 800800a:	5250      	strh	r0, [r2, r1]
 800800c:	0019      	movs	r1, r3
 800800e:	4b35      	ldr	r3, [pc, #212]	; (80080e4 <astronode_send_pld_er+0x134>)
 8008010:	199b      	adds	r3, r3, r6
 8008012:	19db      	adds	r3, r3, r7
 8008014:	881b      	ldrh	r3, [r3, #0]
 8008016:	b2da      	uxtb	r2, r3
 8008018:	193b      	adds	r3, r7, r4
 800801a:	185b      	adds	r3, r3, r1
 800801c:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 800801e:	4b31      	ldr	r3, [pc, #196]	; (80080e4 <astronode_send_pld_er+0x134>)
 8008020:	199b      	adds	r3, r3, r6
 8008022:	19db      	adds	r3, r3, r7
 8008024:	881b      	ldrh	r3, [r3, #0]
 8008026:	0a1b      	lsrs	r3, r3, #8
 8008028:	b298      	uxth	r0, r3
 800802a:	0025      	movs	r5, r4
 800802c:	197b      	adds	r3, r7, r5
 800802e:	22c4      	movs	r2, #196	; 0xc4
 8008030:	5a9b      	ldrh	r3, [r3, r2]
 8008032:	1c5a      	adds	r2, r3, #1
 8008034:	b294      	uxth	r4, r2
 8008036:	197a      	adds	r2, r7, r5
 8008038:	21c4      	movs	r1, #196	; 0xc4
 800803a:	5254      	strh	r4, [r2, r1]
 800803c:	0019      	movs	r1, r3
 800803e:	b2c2      	uxtb	r2, r0
 8008040:	002c      	movs	r4, r5
 8008042:	193b      	adds	r3, r7, r4
 8008044:	185b      	adds	r3, r3, r1
 8008046:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 8008048:	193b      	adds	r3, r7, r4
 800804a:	22c4      	movs	r2, #196	; 0xc4
 800804c:	5a9b      	ldrh	r3, [r3, r2]
 800804e:	001a      	movs	r2, r3
 8008050:	193b      	adds	r3, r7, r4
 8008052:	189b      	adds	r3, r3, r2
 8008054:	1c58      	adds	r0, r3, #1
 8008056:	4b24      	ldr	r3, [pc, #144]	; (80080e8 <astronode_send_pld_er+0x138>)
 8008058:	199b      	adds	r3, r3, r6
 800805a:	19db      	adds	r3, r3, r7
 800805c:	881a      	ldrh	r2, [r3, #0]
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	0019      	movs	r1, r3
 8008062:	f003 fd4c 	bl	800bafe <memcpy>
    request.payload_len = 2 + payload_length;
 8008066:	4b20      	ldr	r3, [pc, #128]	; (80080e8 <astronode_send_pld_er+0x138>)
 8008068:	199b      	adds	r3, r3, r6
 800806a:	19db      	adds	r3, r3, r7
 800806c:	881b      	ldrh	r3, [r3, #0]
 800806e:	3302      	adds	r3, #2
 8008070:	b299      	uxth	r1, r3
 8008072:	193b      	adds	r3, r7, r4
 8008074:	22c4      	movs	r2, #196	; 0xc4
 8008076:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8008078:	2358      	movs	r3, #88	; 0x58
 800807a:	18fa      	adds	r2, r7, r3
 800807c:	193b      	adds	r3, r7, r4
 800807e:	0011      	movs	r1, r2
 8008080:	0018      	movs	r0, r3
 8008082:	f000 fe89 	bl	8008d98 <astronode_transport_send_receive>
 8008086:	0003      	movs	r3, r0
 8008088:	2b01      	cmp	r3, #1
 800808a:	d125      	bne.n	80080d8 <astronode_send_pld_er+0x128>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 800808c:	4b17      	ldr	r3, [pc, #92]	; (80080ec <astronode_send_pld_er+0x13c>)
 800808e:	199b      	adds	r3, r3, r6
 8008090:	19db      	adds	r3, r3, r7
 8008092:	781b      	ldrb	r3, [r3, #0]
 8008094:	2ba5      	cmp	r3, #165	; 0xa5
 8008096:	d10f      	bne.n	80080b8 <astronode_send_pld_er+0x108>
        {
        	sprintf ( s , "astronode_application: payload %d queued." , payload_id ) ;
 8008098:	4b12      	ldr	r3, [pc, #72]	; (80080e4 <astronode_send_pld_er+0x134>)
 800809a:	199b      	adds	r3, r3, r6
 800809c:	19db      	adds	r3, r3, r7
 800809e:	881a      	ldrh	r2, [r3, #0]
 80080a0:	4913      	ldr	r1, [pc, #76]	; (80080f0 <astronode_send_pld_er+0x140>)
 80080a2:	2408      	movs	r4, #8
 80080a4:	193b      	adds	r3, r7, r4
 80080a6:	0018      	movs	r0, r3
 80080a8:	f003 fbae 	bl	800b808 <sprintf>
            send_debug_logs ( s ) ;
 80080ac:	193b      	adds	r3, r7, r4
 80080ae:	0018      	movs	r0, r3
 80080b0:	f7fb f852 	bl	8003158 <send_debug_logs>
            return true ;
 80080b4:	2301      	movs	r3, #1
 80080b6:	e010      	b.n	80080da <astronode_send_pld_er+0x12a>
        }
        else
        {
            sprintf ( s , "astronode_application: payload %d not queued." , payload_id ) ;
 80080b8:	4b0a      	ldr	r3, [pc, #40]	; (80080e4 <astronode_send_pld_er+0x134>)
 80080ba:	22f4      	movs	r2, #244	; 0xf4
 80080bc:	0052      	lsls	r2, r2, #1
 80080be:	189b      	adds	r3, r3, r2
 80080c0:	19db      	adds	r3, r3, r7
 80080c2:	881a      	ldrh	r2, [r3, #0]
 80080c4:	490b      	ldr	r1, [pc, #44]	; (80080f4 <astronode_send_pld_er+0x144>)
 80080c6:	2408      	movs	r4, #8
 80080c8:	193b      	adds	r3, r7, r4
 80080ca:	0018      	movs	r0, r3
 80080cc:	f003 fb9c 	bl	800b808 <sprintf>
            send_debug_logs ( s ) ;
 80080d0:	193b      	adds	r3, r7, r4
 80080d2:	0018      	movs	r0, r3
 80080d4:	f7fb f840 	bl	8003158 <send_debug_logs>
        }
    }
    return false ;
 80080d8:	2300      	movs	r3, #0
}
 80080da:	0018      	movs	r0, r3
 80080dc:	46bd      	mov	sp, r7
 80080de:	b07b      	add	sp, #492	; 0x1ec
 80080e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080e2:	46c0      	nop			; (mov r8, r8)
 80080e4:	fffffe1e 	.word	0xfffffe1e
 80080e8:	fffffe1c 	.word	0xfffffe1c
 80080ec:	fffffe70 	.word	0xfffffe70
 80080f0:	08012d24 	.word	0x08012d24
 80080f4:	08012d50 	.word	0x08012d50

080080f8 <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 80080f8:	b5b0      	push	{r4, r5, r7, lr}
 80080fa:	b0e4      	sub	sp, #400	; 0x190
 80080fc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80080fe:	24c8      	movs	r4, #200	; 0xc8
 8008100:	193b      	adds	r3, r7, r4
 8008102:	0018      	movs	r0, r3
 8008104:	23c6      	movs	r3, #198	; 0xc6
 8008106:	001a      	movs	r2, r3
 8008108:	2100      	movs	r1, #0
 800810a:	f003 fc13 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 800810e:	4b15      	ldr	r3, [pc, #84]	; (8008164 <astronode_send_pld_fr+0x6c>)
 8008110:	25c8      	movs	r5, #200	; 0xc8
 8008112:	006d      	lsls	r5, r5, #1
 8008114:	195b      	adds	r3, r3, r5
 8008116:	19db      	adds	r3, r3, r7
 8008118:	0018      	movs	r0, r3
 800811a:	23c6      	movs	r3, #198	; 0xc6
 800811c:	001a      	movs	r2, r3
 800811e:	2100      	movs	r1, #0
 8008120:	f003 fc08 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 8008124:	193b      	adds	r3, r7, r4
 8008126:	2227      	movs	r2, #39	; 0x27
 8008128:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800812a:	003a      	movs	r2, r7
 800812c:	193b      	adds	r3, r7, r4
 800812e:	0011      	movs	r1, r2
 8008130:	0018      	movs	r0, r3
 8008132:	f000 fe31 	bl	8008d98 <astronode_transport_send_receive>
 8008136:	0003      	movs	r3, r0
 8008138:	2b01      	cmp	r3, #1
 800813a:	d10e      	bne.n	800815a <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 800813c:	4b09      	ldr	r3, [pc, #36]	; (8008164 <astronode_send_pld_fr+0x6c>)
 800813e:	195b      	adds	r3, r3, r5
 8008140:	19db      	adds	r3, r3, r7
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	2ba7      	cmp	r3, #167	; 0xa7
 8008146:	d104      	bne.n	8008152 <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 8008148:	4b07      	ldr	r3, [pc, #28]	; (8008168 <astronode_send_pld_fr+0x70>)
 800814a:	0018      	movs	r0, r3
 800814c:	f7fb f804 	bl	8003158 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 8008150:	e003      	b.n	800815a <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 8008152:	4b06      	ldr	r3, [pc, #24]	; (800816c <astronode_send_pld_fr+0x74>)
 8008154:	0018      	movs	r0, r3
 8008156:	f7fa ffff 	bl	8003158 <send_debug_logs>
}
 800815a:	46c0      	nop			; (mov r8, r8)
 800815c:	46bd      	mov	sp, r7
 800815e:	b064      	add	sp, #400	; 0x190
 8008160:	bdb0      	pop	{r4, r5, r7, pc}
 8008162:	46c0      	nop			; (mov r8, r8)
 8008164:	fffffe70 	.word	0xfffffe70
 8008168:	08012d80 	.word	0x08012d80
 800816c:	08012db8 	.word	0x08012db8

08008170 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 8008170:	b5b0      	push	{r4, r5, r7, lr}
 8008172:	b0e4      	sub	sp, #400	; 0x190
 8008174:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008176:	24c8      	movs	r4, #200	; 0xc8
 8008178:	193b      	adds	r3, r7, r4
 800817a:	0018      	movs	r0, r3
 800817c:	23c6      	movs	r3, #198	; 0xc6
 800817e:	001a      	movs	r2, r3
 8008180:	2100      	movs	r1, #0
 8008182:	f003 fbd7 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 8008186:	4b16      	ldr	r3, [pc, #88]	; (80081e0 <astronode_send_res_cr+0x70>)
 8008188:	25c8      	movs	r5, #200	; 0xc8
 800818a:	006d      	lsls	r5, r5, #1
 800818c:	195b      	adds	r3, r3, r5
 800818e:	19db      	adds	r3, r3, r7
 8008190:	0018      	movs	r0, r3
 8008192:	23c6      	movs	r3, #198	; 0xc6
 8008194:	001a      	movs	r2, r3
 8008196:	2100      	movs	r1, #0
 8008198:	f003 fbcc 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 800819c:	193b      	adds	r3, r7, r4
 800819e:	2255      	movs	r2, #85	; 0x55
 80081a0:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80081a2:	003a      	movs	r2, r7
 80081a4:	193b      	adds	r3, r7, r4
 80081a6:	0011      	movs	r1, r2
 80081a8:	0018      	movs	r0, r3
 80081aa:	f000 fdf5 	bl	8008d98 <astronode_transport_send_receive>
 80081ae:	0003      	movs	r3, r0
 80081b0:	2b01      	cmp	r3, #1
 80081b2:	d111      	bne.n	80081d8 <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 80081b4:	4b0a      	ldr	r3, [pc, #40]	; (80081e0 <astronode_send_res_cr+0x70>)
 80081b6:	195b      	adds	r3, r3, r5
 80081b8:	19db      	adds	r3, r3, r7
 80081ba:	781b      	ldrb	r3, [r3, #0]
 80081bc:	2bd5      	cmp	r3, #213	; 0xd5
 80081be:	d107      	bne.n	80081d0 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 80081c0:	4b08      	ldr	r3, [pc, #32]	; (80081e4 <astronode_send_res_cr+0x74>)
 80081c2:	2200      	movs	r2, #0
 80081c4:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 80081c6:	4b08      	ldr	r3, [pc, #32]	; (80081e8 <astronode_send_res_cr+0x78>)
 80081c8:	0018      	movs	r0, r3
 80081ca:	f7fa ffc5 	bl	8003158 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 80081ce:	e003      	b.n	80081d8 <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 80081d0:	4b06      	ldr	r3, [pc, #24]	; (80081ec <astronode_send_res_cr+0x7c>)
 80081d2:	0018      	movs	r0, r3
 80081d4:	f7fa ffc0 	bl	8003158 <send_debug_logs>
}
 80081d8:	46c0      	nop			; (mov r8, r8)
 80081da:	46bd      	mov	sp, r7
 80081dc:	b064      	add	sp, #400	; 0x190
 80081de:	bdb0      	pop	{r4, r5, r7, pc}
 80081e0:	fffffe70 	.word	0xfffffe70
 80081e4:	20000bfd 	.word	0x20000bfd
 80081e8:	08012df4 	.word	0x08012df4
 80081ec:	08012e28 	.word	0x08012e28

080081f0 <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 80081f0:	b5b0      	push	{r4, r5, r7, lr}
 80081f2:	b0fa      	sub	sp, #488	; 0x1e8
 80081f4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 80081f6:	258e      	movs	r5, #142	; 0x8e
 80081f8:	006d      	lsls	r5, r5, #1
 80081fa:	197b      	adds	r3, r7, r5
 80081fc:	0018      	movs	r0, r3
 80081fe:	23c6      	movs	r3, #198	; 0xc6
 8008200:	001a      	movs	r2, r3
 8008202:	2100      	movs	r1, #0
 8008204:	f003 fb96 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0} ;
 8008208:	4b28      	ldr	r3, [pc, #160]	; (80082ac <astronode_send_rtc_rr+0xbc>)
 800820a:	24f4      	movs	r4, #244	; 0xf4
 800820c:	0064      	lsls	r4, r4, #1
 800820e:	191b      	adds	r3, r3, r4
 8008210:	19db      	adds	r3, r3, r7
 8008212:	0018      	movs	r0, r3
 8008214:	23c6      	movs	r3, #198	; 0xc6
 8008216:	001a      	movs	r2, r3
 8008218:	2100      	movs	r1, #0
 800821a:	f003 fb8b 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 800821e:	197b      	adds	r3, r7, r5
 8008220:	2217      	movs	r2, #23
 8008222:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8008224:	2354      	movs	r3, #84	; 0x54
 8008226:	18fa      	adds	r2, r7, r3
 8008228:	197b      	adds	r3, r7, r5
 800822a:	0011      	movs	r1, r2
 800822c:	0018      	movs	r0, r3
 800822e:	f000 fdb3 	bl	8008d98 <astronode_transport_send_receive>
 8008232:	0003      	movs	r3, r0
 8008234:	2b01      	cmp	r3, #1
 8008236:	d133      	bne.n	80082a0 <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 8008238:	4b1c      	ldr	r3, [pc, #112]	; (80082ac <astronode_send_rtc_rr+0xbc>)
 800823a:	0021      	movs	r1, r4
 800823c:	185b      	adds	r3, r3, r1
 800823e:	19db      	adds	r3, r3, r7
 8008240:	781b      	ldrb	r3, [r3, #0]
 8008242:	2b97      	cmp	r3, #151	; 0x97
 8008244:	d128      	bne.n	8008298 <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 8008246:	4b19      	ldr	r3, [pc, #100]	; (80082ac <astronode_send_rtc_rr+0xbc>)
 8008248:	185b      	adds	r3, r3, r1
 800824a:	19db      	adds	r3, r3, r7
 800824c:	785b      	ldrb	r3, [r3, #1]
 800824e:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 8008250:	4b16      	ldr	r3, [pc, #88]	; (80082ac <astronode_send_rtc_rr+0xbc>)
 8008252:	185b      	adds	r3, r3, r1
 8008254:	19db      	adds	r3, r3, r7
 8008256:	789b      	ldrb	r3, [r3, #2]
 8008258:	021b      	lsls	r3, r3, #8
 800825a:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 800825c:	4b13      	ldr	r3, [pc, #76]	; (80082ac <astronode_send_rtc_rr+0xbc>)
 800825e:	185b      	adds	r3, r3, r1
 8008260:	19db      	adds	r3, r3, r7
 8008262:	78db      	ldrb	r3, [r3, #3]
 8008264:	041b      	lsls	r3, r3, #16
 8008266:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 8008268:	4b10      	ldr	r3, [pc, #64]	; (80082ac <astronode_send_rtc_rr+0xbc>)
 800826a:	185b      	adds	r3, r3, r1
 800826c:	19db      	adds	r3, r3, r7
 800826e:	791b      	ldrb	r3, [r3, #4]
 8008270:	061b      	lsls	r3, r3, #24
 8008272:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8008274:	24f2      	movs	r4, #242	; 0xf2
 8008276:	0064      	lsls	r4, r4, #1
 8008278:	193a      	adds	r2, r7, r4
 800827a:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 800827c:	193b      	adds	r3, r7, r4
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	490b      	ldr	r1, [pc, #44]	; (80082b0 <astronode_send_rtc_rr+0xc0>)
 8008282:	1d3b      	adds	r3, r7, #4
 8008284:	0018      	movs	r0, r3
 8008286:	f003 fabf 	bl	800b808 <sprintf>
            send_debug_logs ( str ) ;
 800828a:	1d3b      	adds	r3, r7, #4
 800828c:	0018      	movs	r0, r3
 800828e:	f7fa ff63 	bl	8003158 <send_debug_logs>
            return rtc_time ;
 8008292:	193b      	adds	r3, r7, r4
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	e004      	b.n	80082a2 <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 8008298:	4b06      	ldr	r3, [pc, #24]	; (80082b4 <astronode_send_rtc_rr+0xc4>)
 800829a:	0018      	movs	r0, r3
 800829c:	f7fa ff5c 	bl	8003158 <send_debug_logs>
        }
    }
    return 0 ;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	0018      	movs	r0, r3
 80082a4:	46bd      	mov	sp, r7
 80082a6:	b07a      	add	sp, #488	; 0x1e8
 80082a8:	bdb0      	pop	{r4, r5, r7, pc}
 80082aa:	46c0      	nop			; (mov r8, r8)
 80082ac:	fffffe6c 	.word	0xfffffe6c
 80082b0:	08012e54 	.word	0x08012e54
 80082b4:	08012e94 	.word	0x08012e94

080082b8 <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 80082b8:	b5b0      	push	{r4, r5, r7, lr}
 80082ba:	b0f8      	sub	sp, #480	; 0x1e0
 80082bc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80082be:	258c      	movs	r5, #140	; 0x8c
 80082c0:	006d      	lsls	r5, r5, #1
 80082c2:	197b      	adds	r3, r7, r5
 80082c4:	0018      	movs	r0, r3
 80082c6:	23c6      	movs	r3, #198	; 0xc6
 80082c8:	001a      	movs	r2, r3
 80082ca:	2100      	movs	r1, #0
 80082cc:	f003 fb32 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 80082d0:	4b21      	ldr	r3, [pc, #132]	; (8008358 <astronode_send_sak_rr+0xa0>)
 80082d2:	24f0      	movs	r4, #240	; 0xf0
 80082d4:	0064      	lsls	r4, r4, #1
 80082d6:	191b      	adds	r3, r3, r4
 80082d8:	19db      	adds	r3, r3, r7
 80082da:	0018      	movs	r0, r3
 80082dc:	23c6      	movs	r3, #198	; 0xc6
 80082de:	001a      	movs	r2, r3
 80082e0:	2100      	movs	r1, #0
 80082e2:	f003 fb27 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 80082e6:	197b      	adds	r3, r7, r5
 80082e8:	2245      	movs	r2, #69	; 0x45
 80082ea:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80082ec:	2350      	movs	r3, #80	; 0x50
 80082ee:	18fa      	adds	r2, r7, r3
 80082f0:	197b      	adds	r3, r7, r5
 80082f2:	0011      	movs	r1, r2
 80082f4:	0018      	movs	r0, r3
 80082f6:	f000 fd4f 	bl	8008d98 <astronode_transport_send_receive>
 80082fa:	0003      	movs	r3, r0
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d126      	bne.n	800834e <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 8008300:	4b15      	ldr	r3, [pc, #84]	; (8008358 <astronode_send_sak_rr+0xa0>)
 8008302:	191b      	adds	r3, r3, r4
 8008304:	19db      	adds	r3, r3, r7
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	2bc5      	cmp	r3, #197	; 0xc5
 800830a:	d11c      	bne.n	8008346 <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 800830c:	4b12      	ldr	r3, [pc, #72]	; (8008358 <astronode_send_sak_rr+0xa0>)
 800830e:	191b      	adds	r3, r3, r4
 8008310:	19db      	adds	r3, r3, r7
 8008312:	785b      	ldrb	r3, [r3, #1]
 8008314:	b299      	uxth	r1, r3
 8008316:	4b10      	ldr	r3, [pc, #64]	; (8008358 <astronode_send_sak_rr+0xa0>)
 8008318:	191b      	adds	r3, r3, r4
 800831a:	19db      	adds	r3, r3, r7
 800831c:	789b      	ldrb	r3, [r3, #2]
 800831e:	b29b      	uxth	r3, r3
 8008320:	021b      	lsls	r3, r3, #8
 8008322:	b29a      	uxth	r2, r3
 8008324:	20ef      	movs	r0, #239	; 0xef
 8008326:	0040      	lsls	r0, r0, #1
 8008328:	183b      	adds	r3, r7, r0
 800832a:	188a      	adds	r2, r1, r2
 800832c:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 800832e:	183b      	adds	r3, r7, r0
 8008330:	881a      	ldrh	r2, [r3, #0]
 8008332:	490a      	ldr	r1, [pc, #40]	; (800835c <astronode_send_sak_rr+0xa4>)
 8008334:	003b      	movs	r3, r7
 8008336:	0018      	movs	r0, r3
 8008338:	f003 fa66 	bl	800b808 <sprintf>
            send_debug_logs(str);
 800833c:	003b      	movs	r3, r7
 800833e:	0018      	movs	r0, r3
 8008340:	f7fa ff0a 	bl	8003158 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 8008344:	e003      	b.n	800834e <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 8008346:	4b06      	ldr	r3, [pc, #24]	; (8008360 <astronode_send_sak_rr+0xa8>)
 8008348:	0018      	movs	r0, r3
 800834a:	f7fa ff05 	bl	8003158 <send_debug_logs>
}
 800834e:	46c0      	nop			; (mov r8, r8)
 8008350:	46bd      	mov	sp, r7
 8008352:	b078      	add	sp, #480	; 0x1e0
 8008354:	bdb0      	pop	{r4, r5, r7, pc}
 8008356:	46c0      	nop			; (mov r8, r8)
 8008358:	fffffe70 	.word	0xfffffe70
 800835c:	08012eb0 	.word	0x08012eb0
 8008360:	08012edc 	.word	0x08012edc

08008364 <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 8008364:	b5b0      	push	{r4, r5, r7, lr}
 8008366:	b0e4      	sub	sp, #400	; 0x190
 8008368:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800836a:	24c8      	movs	r4, #200	; 0xc8
 800836c:	193b      	adds	r3, r7, r4
 800836e:	0018      	movs	r0, r3
 8008370:	23c6      	movs	r3, #198	; 0xc6
 8008372:	001a      	movs	r2, r3
 8008374:	2100      	movs	r1, #0
 8008376:	f003 fadd 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 800837a:	4b16      	ldr	r3, [pc, #88]	; (80083d4 <astronode_send_sak_cr+0x70>)
 800837c:	25c8      	movs	r5, #200	; 0xc8
 800837e:	006d      	lsls	r5, r5, #1
 8008380:	195b      	adds	r3, r3, r5
 8008382:	19db      	adds	r3, r3, r7
 8008384:	0018      	movs	r0, r3
 8008386:	23c6      	movs	r3, #198	; 0xc6
 8008388:	001a      	movs	r2, r3
 800838a:	2100      	movs	r1, #0
 800838c:	f003 fad2 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 8008390:	193b      	adds	r3, r7, r4
 8008392:	2246      	movs	r2, #70	; 0x46
 8008394:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008396:	003a      	movs	r2, r7
 8008398:	193b      	adds	r3, r7, r4
 800839a:	0011      	movs	r1, r2
 800839c:	0018      	movs	r0, r3
 800839e:	f000 fcfb 	bl	8008d98 <astronode_transport_send_receive>
 80083a2:	0003      	movs	r3, r0
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d111      	bne.n	80083cc <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 80083a8:	4b0a      	ldr	r3, [pc, #40]	; (80083d4 <astronode_send_sak_cr+0x70>)
 80083aa:	195b      	adds	r3, r3, r5
 80083ac:	19db      	adds	r3, r3, r7
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	2bc6      	cmp	r3, #198	; 0xc6
 80083b2:	d107      	bne.n	80083c4 <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 80083b4:	4b08      	ldr	r3, [pc, #32]	; (80083d8 <astronode_send_sak_cr+0x74>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 80083ba:	4b08      	ldr	r3, [pc, #32]	; (80083dc <astronode_send_sak_cr+0x78>)
 80083bc:	0018      	movs	r0, r3
 80083be:	f7fa fecb 	bl	8003158 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 80083c2:	e003      	b.n	80083cc <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 80083c4:	4b06      	ldr	r3, [pc, #24]	; (80083e0 <astronode_send_sak_cr+0x7c>)
 80083c6:	0018      	movs	r0, r3
 80083c8:	f7fa fec6 	bl	8003158 <send_debug_logs>
}
 80083cc:	46c0      	nop			; (mov r8, r8)
 80083ce:	46bd      	mov	sp, r7
 80083d0:	b064      	add	sp, #400	; 0x190
 80083d2:	bdb0      	pop	{r4, r5, r7, pc}
 80083d4:	fffffe70 	.word	0xfffffe70
 80083d8:	20000bfc 	.word	0x20000bfc
 80083dc:	08012f10 	.word	0x08012f10
 80083e0:	08012f38 	.word	0x08012f38

080083e4 <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 80083e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083e6:	b0ed      	sub	sp, #436	; 0x1b4
 80083e8:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80083ea:	21c8      	movs	r1, #200	; 0xc8
 80083ec:	2318      	movs	r3, #24
 80083ee:	18cb      	adds	r3, r1, r3
 80083f0:	19db      	adds	r3, r3, r7
 80083f2:	0018      	movs	r0, r3
 80083f4:	23c6      	movs	r3, #198	; 0xc6
 80083f6:	001a      	movs	r2, r3
 80083f8:	2100      	movs	r1, #0
 80083fa:	f003 fa9b 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 80083fe:	4b4a      	ldr	r3, [pc, #296]	; (8008528 <astronode_send_mpn_rr+0x144>)
 8008400:	26cc      	movs	r6, #204	; 0xcc
 8008402:	0076      	lsls	r6, r6, #1
 8008404:	199b      	adds	r3, r3, r6
 8008406:	2218      	movs	r2, #24
 8008408:	4694      	mov	ip, r2
 800840a:	44bc      	add	ip, r7
 800840c:	4463      	add	r3, ip
 800840e:	0018      	movs	r0, r3
 8008410:	23c6      	movs	r3, #198	; 0xc6
 8008412:	001a      	movs	r2, r3
 8008414:	2100      	movs	r1, #0
 8008416:	f003 fa8d 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 800841a:	21c8      	movs	r1, #200	; 0xc8
 800841c:	2318      	movs	r3, #24
 800841e:	18cb      	adds	r3, r1, r3
 8008420:	19db      	adds	r3, r3, r7
 8008422:	221b      	movs	r2, #27
 8008424:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008426:	2318      	movs	r3, #24
 8008428:	18fa      	adds	r2, r7, r3
 800842a:	2318      	movs	r3, #24
 800842c:	18cb      	adds	r3, r1, r3
 800842e:	19db      	adds	r3, r3, r7
 8008430:	0011      	movs	r1, r2
 8008432:	0018      	movs	r0, r3
 8008434:	f000 fcb0 	bl	8008d98 <astronode_transport_send_receive>
 8008438:	0003      	movs	r3, r0
 800843a:	2b01      	cmp	r3, #1
 800843c:	d16f      	bne.n	800851e <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 800843e:	4b3a      	ldr	r3, [pc, #232]	; (8008528 <astronode_send_mpn_rr+0x144>)
 8008440:	0032      	movs	r2, r6
 8008442:	189b      	adds	r3, r3, r2
 8008444:	2118      	movs	r1, #24
 8008446:	468c      	mov	ip, r1
 8008448:	44bc      	add	ip, r7
 800844a:	4463      	add	r3, ip
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	2b9b      	cmp	r3, #155	; 0x9b
 8008450:	d161      	bne.n	8008516 <astronode_send_mpn_rr+0x132>
        {
 8008452:	466b      	mov	r3, sp
 8008454:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 8008456:	4b34      	ldr	r3, [pc, #208]	; (8008528 <astronode_send_mpn_rr+0x144>)
 8008458:	189b      	adds	r3, r3, r2
 800845a:	2218      	movs	r2, #24
 800845c:	4694      	mov	ip, r2
 800845e:	44bc      	add	ip, r7
 8008460:	4463      	add	r3, ip
 8008462:	22c4      	movs	r2, #196	; 0xc4
 8008464:	5a9b      	ldrh	r3, [r3, r2]
 8008466:	001a      	movs	r2, r3
 8008468:	3a01      	subs	r2, #1
 800846a:	21ca      	movs	r1, #202	; 0xca
 800846c:	0049      	lsls	r1, r1, #1
 800846e:	2018      	movs	r0, #24
 8008470:	1809      	adds	r1, r1, r0
 8008472:	19c9      	adds	r1, r1, r7
 8008474:	600a      	str	r2, [r1, #0]
 8008476:	001c      	movs	r4, r3
 8008478:	2200      	movs	r2, #0
 800847a:	0015      	movs	r5, r2
 800847c:	0020      	movs	r0, r4
 800847e:	0029      	movs	r1, r5
 8008480:	0004      	movs	r4, r0
 8008482:	0f62      	lsrs	r2, r4, #29
 8008484:	000c      	movs	r4, r1
 8008486:	00e4      	lsls	r4, r4, #3
 8008488:	617c      	str	r4, [r7, #20]
 800848a:	697c      	ldr	r4, [r7, #20]
 800848c:	4314      	orrs	r4, r2
 800848e:	617c      	str	r4, [r7, #20]
 8008490:	0001      	movs	r1, r0
 8008492:	00c9      	lsls	r1, r1, #3
 8008494:	6139      	str	r1, [r7, #16]
 8008496:	603b      	str	r3, [r7, #0]
 8008498:	2200      	movs	r2, #0
 800849a:	607a      	str	r2, [r7, #4]
 800849c:	6838      	ldr	r0, [r7, #0]
 800849e:	6879      	ldr	r1, [r7, #4]
 80084a0:	0004      	movs	r4, r0
 80084a2:	0f62      	lsrs	r2, r4, #29
 80084a4:	000c      	movs	r4, r1
 80084a6:	00e4      	lsls	r4, r4, #3
 80084a8:	60fc      	str	r4, [r7, #12]
 80084aa:	68fc      	ldr	r4, [r7, #12]
 80084ac:	4314      	orrs	r4, r2
 80084ae:	60fc      	str	r4, [r7, #12]
 80084b0:	0001      	movs	r1, r0
 80084b2:	00ca      	lsls	r2, r1, #3
 80084b4:	60ba      	str	r2, [r7, #8]
 80084b6:	3307      	adds	r3, #7
 80084b8:	08db      	lsrs	r3, r3, #3
 80084ba:	00db      	lsls	r3, r3, #3
 80084bc:	4669      	mov	r1, sp
 80084be:	1acb      	subs	r3, r1, r3
 80084c0:	469d      	mov	sp, r3
 80084c2:	466b      	mov	r3, sp
 80084c4:	3300      	adds	r3, #0
 80084c6:	24c8      	movs	r4, #200	; 0xc8
 80084c8:	0064      	lsls	r4, r4, #1
 80084ca:	2218      	movs	r2, #24
 80084cc:	18a2      	adds	r2, r4, r2
 80084ce:	19d1      	adds	r1, r2, r7
 80084d0:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 80084d2:	4b16      	ldr	r3, [pc, #88]	; (800852c <astronode_send_mpn_rr+0x148>)
 80084d4:	0018      	movs	r0, r3
 80084d6:	f7fa fe3f 	bl	8003158 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 80084da:	4b13      	ldr	r3, [pc, #76]	; (8008528 <astronode_send_mpn_rr+0x144>)
 80084dc:	22cc      	movs	r2, #204	; 0xcc
 80084de:	0052      	lsls	r2, r2, #1
 80084e0:	189b      	adds	r3, r3, r2
 80084e2:	2218      	movs	r2, #24
 80084e4:	4694      	mov	ip, r2
 80084e6:	44bc      	add	ip, r7
 80084e8:	4463      	add	r3, ip
 80084ea:	22c4      	movs	r2, #196	; 0xc4
 80084ec:	5a9b      	ldrh	r3, [r3, r2]
 80084ee:	0019      	movs	r1, r3
 80084f0:	2318      	movs	r3, #24
 80084f2:	18fb      	adds	r3, r7, r3
 80084f4:	3301      	adds	r3, #1
 80084f6:	4a0e      	ldr	r2, [pc, #56]	; (8008530 <astronode_send_mpn_rr+0x14c>)
 80084f8:	2018      	movs	r0, #24
 80084fa:	1820      	adds	r0, r4, r0
 80084fc:	19c0      	adds	r0, r0, r7
 80084fe:	6800      	ldr	r0, [r0, #0]
 8008500:	f003 f94e 	bl	800b7a0 <snprintf>
            send_debug_logs(product_number);
 8008504:	2318      	movs	r3, #24
 8008506:	18e3      	adds	r3, r4, r3
 8008508:	19db      	adds	r3, r3, r7
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	0018      	movs	r0, r3
 800850e:	f7fa fe23 	bl	8003158 <send_debug_logs>
 8008512:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8008514:	e003      	b.n	800851e <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8008516:	4b07      	ldr	r3, [pc, #28]	; (8008534 <astronode_send_mpn_rr+0x150>)
 8008518:	0018      	movs	r0, r3
 800851a:	f7fa fe1d 	bl	8003158 <send_debug_logs>
}
 800851e:	46c0      	nop			; (mov r8, r8)
 8008520:	46bd      	mov	sp, r7
 8008522:	b06d      	add	sp, #436	; 0x1b4
 8008524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008526:	46c0      	nop			; (mov r8, r8)
 8008528:	fffffe68 	.word	0xfffffe68
 800852c:	08013000 	.word	0x08013000
 8008530:	08012b38 	.word	0x08012b38
 8008534:	08012b74 	.word	0x08012b74

08008538 <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8008538:	b5b0      	push	{r4, r5, r7, lr}
 800853a:	b0e4      	sub	sp, #400	; 0x190
 800853c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800853e:	24c8      	movs	r4, #200	; 0xc8
 8008540:	193b      	adds	r3, r7, r4
 8008542:	0018      	movs	r0, r3
 8008544:	23c6      	movs	r3, #198	; 0xc6
 8008546:	001a      	movs	r2, r3
 8008548:	2100      	movs	r1, #0
 800854a:	f003 f9f3 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 800854e:	4b16      	ldr	r3, [pc, #88]	; (80085a8 <astronode_send_cmd_cr+0x70>)
 8008550:	25c8      	movs	r5, #200	; 0xc8
 8008552:	006d      	lsls	r5, r5, #1
 8008554:	195b      	adds	r3, r3, r5
 8008556:	19db      	adds	r3, r3, r7
 8008558:	0018      	movs	r0, r3
 800855a:	23c6      	movs	r3, #198	; 0xc6
 800855c:	001a      	movs	r2, r3
 800855e:	2100      	movs	r1, #0
 8008560:	f003 f9e8 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8008564:	193b      	adds	r3, r7, r4
 8008566:	2248      	movs	r2, #72	; 0x48
 8008568:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800856a:	003a      	movs	r2, r7
 800856c:	193b      	adds	r3, r7, r4
 800856e:	0011      	movs	r1, r2
 8008570:	0018      	movs	r0, r3
 8008572:	f000 fc11 	bl	8008d98 <astronode_transport_send_receive>
 8008576:	0003      	movs	r3, r0
 8008578:	2b01      	cmp	r3, #1
 800857a:	d111      	bne.n	80085a0 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 800857c:	4b0a      	ldr	r3, [pc, #40]	; (80085a8 <astronode_send_cmd_cr+0x70>)
 800857e:	195b      	adds	r3, r3, r5
 8008580:	19db      	adds	r3, r3, r7
 8008582:	781b      	ldrb	r3, [r3, #0]
 8008584:	2bc8      	cmp	r3, #200	; 0xc8
 8008586:	d107      	bne.n	8008598 <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8008588:	4b08      	ldr	r3, [pc, #32]	; (80085ac <astronode_send_cmd_cr+0x74>)
 800858a:	2200      	movs	r2, #0
 800858c:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 800858e:	4b08      	ldr	r3, [pc, #32]	; (80085b0 <astronode_send_cmd_cr+0x78>)
 8008590:	0018      	movs	r0, r3
 8008592:	f7fa fde1 	bl	8003158 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 8008596:	e003      	b.n	80085a0 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8008598:	4b06      	ldr	r3, [pc, #24]	; (80085b4 <astronode_send_cmd_cr+0x7c>)
 800859a:	0018      	movs	r0, r3
 800859c:	f7fa fddc 	bl	8003158 <send_debug_logs>
}
 80085a0:	46c0      	nop			; (mov r8, r8)
 80085a2:	46bd      	mov	sp, r7
 80085a4:	b064      	add	sp, #400	; 0x190
 80085a6:	bdb0      	pop	{r4, r5, r7, pc}
 80085a8:	fffffe70 	.word	0xfffffe70
 80085ac:	20000bfe 	.word	0x20000bfe
 80085b0:	08013450 	.word	0x08013450
 80085b4:	08013474 	.word	0x08013474

080085b8 <astronode_send_cmd_rr>:

void astronode_send_cmd_rr(void)
{
 80085b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085ba:	4cac      	ldr	r4, [pc, #688]	; (800886c <astronode_send_cmd_rr+0x2b4>)
 80085bc:	44a5      	add	sp, r4
 80085be:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80085c0:	218c      	movs	r1, #140	; 0x8c
 80085c2:	0049      	lsls	r1, r1, #1
 80085c4:	2318      	movs	r3, #24
 80085c6:	18cb      	adds	r3, r1, r3
 80085c8:	19db      	adds	r3, r3, r7
 80085ca:	0018      	movs	r0, r3
 80085cc:	23c6      	movs	r3, #198	; 0xc6
 80085ce:	001a      	movs	r2, r3
 80085d0:	2100      	movs	r1, #0
 80085d2:	f003 f9af 	bl	800b934 <memset>
    astronode_app_msg_t answer = {0};
 80085d6:	4ba6      	ldr	r3, [pc, #664]	; (8008870 <astronode_send_cmd_rr+0x2b8>)
 80085d8:	26f8      	movs	r6, #248	; 0xf8
 80085da:	0076      	lsls	r6, r6, #1
 80085dc:	199b      	adds	r3, r3, r6
 80085de:	2218      	movs	r2, #24
 80085e0:	4694      	mov	ip, r2
 80085e2:	44bc      	add	ip, r7
 80085e4:	4463      	add	r3, ip
 80085e6:	0018      	movs	r0, r3
 80085e8:	23c6      	movs	r3, #198	; 0xc6
 80085ea:	001a      	movs	r2, r3
 80085ec:	2100      	movs	r1, #0
 80085ee:	f003 f9a1 	bl	800b934 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 80085f2:	218c      	movs	r1, #140	; 0x8c
 80085f4:	0049      	lsls	r1, r1, #1
 80085f6:	2318      	movs	r3, #24
 80085f8:	18cb      	adds	r3, r1, r3
 80085fa:	19db      	adds	r3, r3, r7
 80085fc:	2247      	movs	r2, #71	; 0x47
 80085fe:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008600:	2350      	movs	r3, #80	; 0x50
 8008602:	2218      	movs	r2, #24
 8008604:	189b      	adds	r3, r3, r2
 8008606:	19da      	adds	r2, r3, r7
 8008608:	2318      	movs	r3, #24
 800860a:	18cb      	adds	r3, r1, r3
 800860c:	19db      	adds	r3, r3, r7
 800860e:	0011      	movs	r1, r2
 8008610:	0018      	movs	r0, r3
 8008612:	f000 fbc1 	bl	8008d98 <astronode_transport_send_receive>
 8008616:	0003      	movs	r3, r0
 8008618:	2b01      	cmp	r3, #1
 800861a:	d000      	beq.n	800861e <astronode_send_cmd_rr+0x66>
 800861c:	e121      	b.n	8008862 <astronode_send_cmd_rr+0x2aa>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 800861e:	4b94      	ldr	r3, [pc, #592]	; (8008870 <astronode_send_cmd_rr+0x2b8>)
 8008620:	199b      	adds	r3, r3, r6
 8008622:	2218      	movs	r2, #24
 8008624:	4694      	mov	ip, r2
 8008626:	44bc      	add	ip, r7
 8008628:	4463      	add	r3, ip
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	2bc7      	cmp	r3, #199	; 0xc7
 800862e:	d000      	beq.n	8008632 <astronode_send_cmd_rr+0x7a>
 8008630:	e113      	b.n	800885a <astronode_send_cmd_rr+0x2a2>
        {
 8008632:	466b      	mov	r3, sp
 8008634:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 8008636:	4b8f      	ldr	r3, [pc, #572]	; (8008874 <astronode_send_cmd_rr+0x2bc>)
 8008638:	0018      	movs	r0, r3
 800863a:	f7fa fd8d 	bl	8003158 <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 800863e:	4b8c      	ldr	r3, [pc, #560]	; (8008870 <astronode_send_cmd_rr+0x2b8>)
 8008640:	21f8      	movs	r1, #248	; 0xf8
 8008642:	0049      	lsls	r1, r1, #1
 8008644:	185b      	adds	r3, r3, r1
 8008646:	2218      	movs	r2, #24
 8008648:	4694      	mov	ip, r2
 800864a:	44bc      	add	ip, r7
 800864c:	4463      	add	r3, ip
 800864e:	785b      	ldrb	r3, [r3, #1]
 8008650:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 8008652:	4b87      	ldr	r3, [pc, #540]	; (8008870 <astronode_send_cmd_rr+0x2b8>)
 8008654:	185b      	adds	r3, r3, r1
 8008656:	2018      	movs	r0, #24
 8008658:	4684      	mov	ip, r0
 800865a:	44bc      	add	ip, r7
 800865c:	4463      	add	r3, ip
 800865e:	789b      	ldrb	r3, [r3, #2]
 8008660:	021b      	lsls	r3, r3, #8
 8008662:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8008664:	4b82      	ldr	r3, [pc, #520]	; (8008870 <astronode_send_cmd_rr+0x2b8>)
 8008666:	185b      	adds	r3, r3, r1
 8008668:	2018      	movs	r0, #24
 800866a:	4684      	mov	ip, r0
 800866c:	44bc      	add	ip, r7
 800866e:	4463      	add	r3, ip
 8008670:	78db      	ldrb	r3, [r3, #3]
 8008672:	041b      	lsls	r3, r3, #16
 8008674:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 8008676:	4b7e      	ldr	r3, [pc, #504]	; (8008870 <astronode_send_cmd_rr+0x2b8>)
 8008678:	185b      	adds	r3, r3, r1
 800867a:	2118      	movs	r1, #24
 800867c:	468c      	mov	ip, r1
 800867e:	44bc      	add	ip, r7
 8008680:	4463      	add	r3, ip
 8008682:	791b      	ldrb	r3, [r3, #4]
 8008684:	061b      	lsls	r3, r3, #24
 8008686:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8008688:	22f4      	movs	r2, #244	; 0xf4
 800868a:	0052      	lsls	r2, r2, #1
 800868c:	2118      	movs	r1, #24
 800868e:	1851      	adds	r1, r2, r1
 8008690:	19c8      	adds	r0, r1, r7
 8008692:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8008694:	2318      	movs	r3, #24
 8008696:	18d3      	adds	r3, r2, r3
 8008698:	19db      	adds	r3, r3, r7
 800869a:	681a      	ldr	r2, [r3, #0]
 800869c:	4976      	ldr	r1, [pc, #472]	; (8008878 <astronode_send_cmd_rr+0x2c0>)
 800869e:	2318      	movs	r3, #24
 80086a0:	18fb      	adds	r3, r7, r3
 80086a2:	0018      	movs	r0, r3
 80086a4:	f003 f8b0 	bl	800b808 <sprintf>
            send_debug_logs(str);
 80086a8:	2318      	movs	r3, #24
 80086aa:	18fb      	adds	r3, r7, r3
 80086ac:	0018      	movs	r0, r3
 80086ae:	f7fa fd53 	bl	8003158 <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 80086b2:	4b6f      	ldr	r3, [pc, #444]	; (8008870 <astronode_send_cmd_rr+0x2b8>)
 80086b4:	21f8      	movs	r1, #248	; 0xf8
 80086b6:	0049      	lsls	r1, r1, #1
 80086b8:	185b      	adds	r3, r3, r1
 80086ba:	2218      	movs	r2, #24
 80086bc:	4694      	mov	ip, r2
 80086be:	44bc      	add	ip, r7
 80086c0:	4463      	add	r3, ip
 80086c2:	22c4      	movs	r2, #196	; 0xc4
 80086c4:	5a9b      	ldrh	r3, [r3, r2]
 80086c6:	2b2c      	cmp	r3, #44	; 0x2c
 80086c8:	d00e      	beq.n	80086e8 <astronode_send_cmd_rr+0x130>
 80086ca:	4b69      	ldr	r3, [pc, #420]	; (8008870 <astronode_send_cmd_rr+0x2b8>)
 80086cc:	185b      	adds	r3, r3, r1
 80086ce:	2218      	movs	r2, #24
 80086d0:	4694      	mov	ip, r2
 80086d2:	44bc      	add	ip, r7
 80086d4:	4463      	add	r3, ip
 80086d6:	22c4      	movs	r2, #196	; 0xc4
 80086d8:	5a9b      	ldrh	r3, [r3, r2]
 80086da:	2b0c      	cmp	r3, #12
 80086dc:	d004      	beq.n	80086e8 <astronode_send_cmd_rr+0x130>
            {
                send_debug_logs("Command size error");
 80086de:	4b67      	ldr	r3, [pc, #412]	; (800887c <astronode_send_cmd_rr+0x2c4>)
 80086e0:	0018      	movs	r0, r3
 80086e2:	f7fa fd39 	bl	8003158 <send_debug_logs>
                return;
 80086e6:	e0b6      	b.n	8008856 <astronode_send_cmd_rr+0x29e>
            }

            char command_content[answer.payload_len];
 80086e8:	4b61      	ldr	r3, [pc, #388]	; (8008870 <astronode_send_cmd_rr+0x2b8>)
 80086ea:	22f8      	movs	r2, #248	; 0xf8
 80086ec:	0052      	lsls	r2, r2, #1
 80086ee:	189b      	adds	r3, r3, r2
 80086f0:	2218      	movs	r2, #24
 80086f2:	4694      	mov	ip, r2
 80086f4:	44bc      	add	ip, r7
 80086f6:	4463      	add	r3, ip
 80086f8:	22c4      	movs	r2, #196	; 0xc4
 80086fa:	5a9b      	ldrh	r3, [r3, r2]
 80086fc:	001a      	movs	r2, r3
 80086fe:	3a01      	subs	r2, #1
 8008700:	21f2      	movs	r1, #242	; 0xf2
 8008702:	0049      	lsls	r1, r1, #1
 8008704:	2018      	movs	r0, #24
 8008706:	1809      	adds	r1, r1, r0
 8008708:	19c9      	adds	r1, r1, r7
 800870a:	600a      	str	r2, [r1, #0]
 800870c:	001c      	movs	r4, r3
 800870e:	2200      	movs	r2, #0
 8008710:	0015      	movs	r5, r2
 8008712:	0020      	movs	r0, r4
 8008714:	0029      	movs	r1, r5
 8008716:	0004      	movs	r4, r0
 8008718:	0f62      	lsrs	r2, r4, #29
 800871a:	000c      	movs	r4, r1
 800871c:	00e4      	lsls	r4, r4, #3
 800871e:	617c      	str	r4, [r7, #20]
 8008720:	697c      	ldr	r4, [r7, #20]
 8008722:	4314      	orrs	r4, r2
 8008724:	617c      	str	r4, [r7, #20]
 8008726:	0001      	movs	r1, r0
 8008728:	00c9      	lsls	r1, r1, #3
 800872a:	6139      	str	r1, [r7, #16]
 800872c:	603b      	str	r3, [r7, #0]
 800872e:	2200      	movs	r2, #0
 8008730:	607a      	str	r2, [r7, #4]
 8008732:	6838      	ldr	r0, [r7, #0]
 8008734:	6879      	ldr	r1, [r7, #4]
 8008736:	0004      	movs	r4, r0
 8008738:	0f62      	lsrs	r2, r4, #29
 800873a:	000c      	movs	r4, r1
 800873c:	00e4      	lsls	r4, r4, #3
 800873e:	60fc      	str	r4, [r7, #12]
 8008740:	68fc      	ldr	r4, [r7, #12]
 8008742:	4314      	orrs	r4, r2
 8008744:	60fc      	str	r4, [r7, #12]
 8008746:	0001      	movs	r1, r0
 8008748:	00ca      	lsls	r2, r1, #3
 800874a:	60ba      	str	r2, [r7, #8]
 800874c:	3307      	adds	r3, #7
 800874e:	08db      	lsrs	r3, r3, #3
 8008750:	00db      	lsls	r3, r3, #3
 8008752:	4669      	mov	r1, sp
 8008754:	1acb      	subs	r3, r1, r3
 8008756:	469d      	mov	sp, r3
 8008758:	466b      	mov	r3, sp
 800875a:	3300      	adds	r3, #0
 800875c:	20f0      	movs	r0, #240	; 0xf0
 800875e:	0040      	lsls	r0, r0, #1
 8008760:	2218      	movs	r2, #24
 8008762:	1882      	adds	r2, r0, r2
 8008764:	19d1      	adds	r1, r2, r7
 8008766:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8008768:	4b41      	ldr	r3, [pc, #260]	; (8008870 <astronode_send_cmd_rr+0x2b8>)
 800876a:	22f8      	movs	r2, #248	; 0xf8
 800876c:	0052      	lsls	r2, r2, #1
 800876e:	189b      	adds	r3, r3, r2
 8008770:	2218      	movs	r2, #24
 8008772:	4694      	mov	ip, r2
 8008774:	44bc      	add	ip, r7
 8008776:	4463      	add	r3, ip
 8008778:	22c4      	movs	r2, #196	; 0xc4
 800877a:	5a9b      	ldrh	r3, [r3, r2]
 800877c:	3b03      	subs	r3, #3
 800877e:	0019      	movs	r1, r3
 8008780:	2350      	movs	r3, #80	; 0x50
 8008782:	2218      	movs	r2, #24
 8008784:	189b      	adds	r3, r3, r2
 8008786:	19db      	adds	r3, r3, r7
 8008788:	3305      	adds	r3, #5
 800878a:	4a3d      	ldr	r2, [pc, #244]	; (8008880 <astronode_send_cmd_rr+0x2c8>)
 800878c:	2418      	movs	r4, #24
 800878e:	1900      	adds	r0, r0, r4
 8008790:	19c0      	adds	r0, r0, r7
 8008792:	6800      	ldr	r0, [r0, #0]
 8008794:	f003 f804 	bl	800b7a0 <snprintf>
 8008798:	0002      	movs	r2, r0
 800879a:	23ef      	movs	r3, #239	; 0xef
 800879c:	005b      	lsls	r3, r3, #1
 800879e:	2118      	movs	r1, #24
 80087a0:	185b      	adds	r3, r3, r1
 80087a2:	19db      	adds	r3, r3, r7
 80087a4:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 80087a6:	23f0      	movs	r3, #240	; 0xf0
 80087a8:	33ff      	adds	r3, #255	; 0xff
 80087aa:	2218      	movs	r2, #24
 80087ac:	189b      	adds	r3, r3, r2
 80087ae:	19db      	adds	r3, r3, r7
 80087b0:	2200      	movs	r2, #0
 80087b2:	701a      	strb	r2, [r3, #0]
 80087b4:	e024      	b.n	8008800 <astronode_send_cmd_rr+0x248>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 80087b6:	23f0      	movs	r3, #240	; 0xf0
 80087b8:	33ff      	adds	r3, #255	; 0xff
 80087ba:	2218      	movs	r2, #24
 80087bc:	189b      	adds	r3, r3, r2
 80087be:	19db      	adds	r3, r3, r7
 80087c0:	781b      	ldrb	r3, [r3, #0]
 80087c2:	22f0      	movs	r2, #240	; 0xf0
 80087c4:	0052      	lsls	r2, r2, #1
 80087c6:	2118      	movs	r1, #24
 80087c8:	1852      	adds	r2, r2, r1
 80087ca:	19d2      	adds	r2, r2, r7
 80087cc:	6812      	ldr	r2, [r2, #0]
 80087ce:	5cd3      	ldrb	r3, [r2, r3]
 80087d0:	1c5a      	adds	r2, r3, #1
 80087d2:	4b2c      	ldr	r3, [pc, #176]	; (8008884 <astronode_send_cmd_rr+0x2cc>)
 80087d4:	18d3      	adds	r3, r2, r3
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	001a      	movs	r2, r3
 80087da:	2397      	movs	r3, #151	; 0x97
 80087dc:	4013      	ands	r3, r2
 80087de:	d104      	bne.n	80087ea <astronode_send_cmd_rr+0x232>
                {
                    send_debug_logs("Command contains non printable characters");
 80087e0:	4b29      	ldr	r3, [pc, #164]	; (8008888 <astronode_send_cmd_rr+0x2d0>)
 80087e2:	0018      	movs	r0, r3
 80087e4:	f7fa fcb8 	bl	8003158 <send_debug_logs>
                    return;
 80087e8:	e035      	b.n	8008856 <astronode_send_cmd_rr+0x29e>
            for (uint8_t index = 0; index < command_content_size; index++)
 80087ea:	21f0      	movs	r1, #240	; 0xf0
 80087ec:	31ff      	adds	r1, #255	; 0xff
 80087ee:	2318      	movs	r3, #24
 80087f0:	18cb      	adds	r3, r1, r3
 80087f2:	19db      	adds	r3, r3, r7
 80087f4:	781a      	ldrb	r2, [r3, #0]
 80087f6:	2318      	movs	r3, #24
 80087f8:	18cb      	adds	r3, r1, r3
 80087fa:	19db      	adds	r3, r3, r7
 80087fc:	3201      	adds	r2, #1
 80087fe:	701a      	strb	r2, [r3, #0]
 8008800:	23f0      	movs	r3, #240	; 0xf0
 8008802:	33ff      	adds	r3, #255	; 0xff
 8008804:	2218      	movs	r2, #24
 8008806:	189b      	adds	r3, r3, r2
 8008808:	19db      	adds	r3, r3, r7
 800880a:	781b      	ldrb	r3, [r3, #0]
 800880c:	b29b      	uxth	r3, r3
 800880e:	22ef      	movs	r2, #239	; 0xef
 8008810:	0052      	lsls	r2, r2, #1
 8008812:	2118      	movs	r1, #24
 8008814:	1852      	adds	r2, r2, r1
 8008816:	19d2      	adds	r2, r2, r7
 8008818:	8812      	ldrh	r2, [r2, #0]
 800881a:	429a      	cmp	r2, r3
 800881c:	d8cb      	bhi.n	80087b6 <astronode_send_cmd_rr+0x1fe>
                }
            }
            send_debug_logs("Command content is: ");
 800881e:	4b1b      	ldr	r3, [pc, #108]	; (800888c <astronode_send_cmd_rr+0x2d4>)
 8008820:	0018      	movs	r0, r3
 8008822:	f7fa fc99 	bl	8003158 <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 8008826:	2350      	movs	r3, #80	; 0x50
 8008828:	2218      	movs	r2, #24
 800882a:	189b      	adds	r3, r3, r2
 800882c:	19db      	adds	r3, r3, r7
 800882e:	1d5a      	adds	r2, r3, #5
 8008830:	4917      	ldr	r1, [pc, #92]	; (8008890 <astronode_send_cmd_rr+0x2d8>)
 8008832:	24f0      	movs	r4, #240	; 0xf0
 8008834:	0064      	lsls	r4, r4, #1
 8008836:	2318      	movs	r3, #24
 8008838:	18e3      	adds	r3, r4, r3
 800883a:	19db      	adds	r3, r3, r7
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	0018      	movs	r0, r3
 8008840:	f002 ffe2 	bl	800b808 <sprintf>
            send_debug_logs(command_content);
 8008844:	2318      	movs	r3, #24
 8008846:	18e3      	adds	r3, r4, r3
 8008848:	19db      	adds	r3, r3, r7
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	0018      	movs	r0, r3
 800884e:	f7fa fc83 	bl	8003158 <send_debug_logs>
 8008852:	46b5      	mov	sp, r6
 8008854:	e005      	b.n	8008862 <astronode_send_cmd_rr+0x2aa>
                return;
 8008856:	46b5      	mov	sp, r6
 8008858:	e003      	b.n	8008862 <astronode_send_cmd_rr+0x2aa>
        }
        else
        {
            send_debug_logs("No command available.");
 800885a:	4b0e      	ldr	r3, [pc, #56]	; (8008894 <astronode_send_cmd_rr+0x2dc>)
 800885c:	0018      	movs	r0, r3
 800885e:	f7fa fc7b 	bl	8003158 <send_debug_logs>
        }
    }
}
 8008862:	46bd      	mov	sp, r7
 8008864:	2383      	movs	r3, #131	; 0x83
 8008866:	009b      	lsls	r3, r3, #2
 8008868:	449d      	add	sp, r3
 800886a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800886c:	fffffdf4 	.word	0xfffffdf4
 8008870:	fffffe60 	.word	0xfffffe60
 8008874:	0801348c 	.word	0x0801348c
 8008878:	080134a8 	.word	0x080134a8
 800887c:	080134f8 	.word	0x080134f8
 8008880:	08012b38 	.word	0x08012b38
 8008884:	08014038 	.word	0x08014038
 8008888:	0801350c 	.word	0x0801350c
 800888c:	08013538 	.word	0x08013538
 8008890:	08013550 	.word	0x08013550
 8008894:	08013554 	.word	0x08013554

08008898 <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8008898:	b580      	push	{r7, lr}
 800889a:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 800889c:	4b02      	ldr	r3, [pc, #8]	; (80088a8 <is_sak_available+0x10>)
 800889e:	781b      	ldrb	r3, [r3, #0]
}
 80088a0:	0018      	movs	r0, r3
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	46c0      	nop			; (mov r8, r8)
 80088a8:	20000bfc 	.word	0x20000bfc

080088ac <is_astronode_reset>:

bool is_astronode_reset()
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 80088b0:	4b02      	ldr	r3, [pc, #8]	; (80088bc <is_astronode_reset+0x10>)
 80088b2:	781b      	ldrb	r3, [r3, #0]
}
 80088b4:	0018      	movs	r0, r3
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
 80088ba:	46c0      	nop			; (mov r8, r8)
 80088bc:	20000bfd 	.word	0x20000bfd

080088c0 <is_command_available>:

bool is_command_available()
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	af00      	add	r7, sp, #0
    return g_is_command_available;
 80088c4:	4b02      	ldr	r3, [pc, #8]	; (80088d0 <is_command_available+0x10>)
 80088c6:	781b      	ldrb	r3, [r3, #0]
}
 80088c8:	0018      	movs	r0, r3
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}
 80088ce:	46c0      	nop			; (mov r8, r8)
 80088d0:	20000bfe 	.word	0x20000bfe

080088d4 <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b082      	sub	sp, #8
 80088d8:	af00      	add	r7, sp, #0
 80088da:	0002      	movs	r2, r0
 80088dc:	6039      	str	r1, [r7, #0]
 80088de:	1dfb      	adds	r3, r7, #7
 80088e0:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 80088e2:	1dfb      	adds	r3, r7, #7
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	2b2f      	cmp	r3, #47	; 0x2f
 80088e8:	d90b      	bls.n	8008902 <ascii_to_value+0x2e>
 80088ea:	1dfb      	adds	r3, r7, #7
 80088ec:	781b      	ldrb	r3, [r3, #0]
 80088ee:	2b39      	cmp	r3, #57	; 0x39
 80088f0:	d807      	bhi.n	8008902 <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 80088f2:	1dfb      	adds	r3, r7, #7
 80088f4:	781b      	ldrb	r3, [r3, #0]
 80088f6:	3b30      	subs	r3, #48	; 0x30
 80088f8:	b2da      	uxtb	r2, r3
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	701a      	strb	r2, [r3, #0]
        return true;
 80088fe:	2301      	movs	r3, #1
 8008900:	e010      	b.n	8008924 <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 8008902:	1dfb      	adds	r3, r7, #7
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	2b40      	cmp	r3, #64	; 0x40
 8008908:	d90b      	bls.n	8008922 <ascii_to_value+0x4e>
 800890a:	1dfb      	adds	r3, r7, #7
 800890c:	781b      	ldrb	r3, [r3, #0]
 800890e:	2b46      	cmp	r3, #70	; 0x46
 8008910:	d807      	bhi.n	8008922 <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 8008912:	1dfb      	adds	r3, r7, #7
 8008914:	781b      	ldrb	r3, [r3, #0]
 8008916:	3b37      	subs	r3, #55	; 0x37
 8008918:	b2da      	uxtb	r2, r3
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	701a      	strb	r2, [r3, #0]
        return true;
 800891e:	2301      	movs	r3, #1
 8008920:	e000      	b.n	8008924 <ascii_to_value+0x50>
    }
    else
    {
        return false;
 8008922:	2300      	movs	r3, #0
    }
}
 8008924:	0018      	movs	r0, r3
 8008926:	46bd      	mov	sp, r7
 8008928:	b002      	add	sp, #8
 800892a:	bd80      	pop	{r7, pc}

0800892c <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 800892c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800892e:	b085      	sub	sp, #20
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 8008936:	250e      	movs	r5, #14
 8008938:	197b      	adds	r3, r7, r5
 800893a:	2200      	movs	r2, #0
 800893c:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 800893e:	197b      	adds	r3, r7, r5
 8008940:	881b      	ldrh	r3, [r3, #0]
 8008942:	197a      	adds	r2, r7, r5
 8008944:	1c59      	adds	r1, r3, #1
 8008946:	8011      	strh	r1, [r2, #0]
 8008948:	001a      	movs	r2, r3
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	189b      	adds	r3, r3, r2
 800894e:	2202      	movs	r2, #2
 8008950:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	260a      	movs	r6, #10
 8008956:	19bc      	adds	r4, r7, r6
 8008958:	4a44      	ldr	r2, [pc, #272]	; (8008a6c <astronode_create_request_transport+0x140>)
 800895a:	2101      	movs	r1, #1
 800895c:	0018      	movs	r0, r3
 800895e:	f000 fa7d 	bl	8008e5c <calculate_crc>
 8008962:	0003      	movs	r3, r0
 8008964:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	1c58      	adds	r0, r3, #1
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	22c4      	movs	r2, #196	; 0xc4
 800896e:	5a99      	ldrh	r1, [r3, r2]
 8008970:	19bc      	adds	r4, r7, r6
 8008972:	19bb      	adds	r3, r7, r6
 8008974:	881b      	ldrh	r3, [r3, #0]
 8008976:	001a      	movs	r2, r3
 8008978:	f000 fa70 	bl	8008e5c <calculate_crc>
 800897c:	0003      	movs	r3, r0
 800897e:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8008980:	19bb      	adds	r3, r7, r6
 8008982:	881b      	ldrh	r3, [r3, #0]
 8008984:	021b      	lsls	r3, r3, #8
 8008986:	b21a      	sxth	r2, r3
 8008988:	0031      	movs	r1, r6
 800898a:	19bb      	adds	r3, r7, r6
 800898c:	881b      	ldrh	r3, [r3, #0]
 800898e:	0a1b      	lsrs	r3, r3, #8
 8008990:	b29b      	uxth	r3, r3
 8008992:	b21b      	sxth	r3, r3
 8008994:	4313      	orrs	r3, r2
 8008996:	b21a      	sxth	r2, r3
 8008998:	187b      	adds	r3, r7, r1
 800899a:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	7818      	ldrb	r0, [r3, #0]
 80089a0:	197b      	adds	r3, r7, r5
 80089a2:	881b      	ldrh	r3, [r3, #0]
 80089a4:	683a      	ldr	r2, [r7, #0]
 80089a6:	18d3      	adds	r3, r2, r3
 80089a8:	0019      	movs	r1, r3
 80089aa:	f000 fbeb 	bl	8009184 <uint8_to_ascii_buffer>
    index += 2;
 80089ae:	197b      	adds	r3, r7, r5
 80089b0:	197a      	adds	r2, r7, r5
 80089b2:	8812      	ldrh	r2, [r2, #0]
 80089b4:	3202      	adds	r2, #2
 80089b6:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 80089b8:	230c      	movs	r3, #12
 80089ba:	18fb      	adds	r3, r7, r3
 80089bc:	2200      	movs	r2, #0
 80089be:	801a      	strh	r2, [r3, #0]
 80089c0:	e017      	b.n	80089f2 <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 80089c2:	240c      	movs	r4, #12
 80089c4:	193b      	adds	r3, r7, r4
 80089c6:	881b      	ldrh	r3, [r3, #0]
 80089c8:	687a      	ldr	r2, [r7, #4]
 80089ca:	18d3      	adds	r3, r2, r3
 80089cc:	7858      	ldrb	r0, [r3, #1]
 80089ce:	250e      	movs	r5, #14
 80089d0:	197b      	adds	r3, r7, r5
 80089d2:	881b      	ldrh	r3, [r3, #0]
 80089d4:	683a      	ldr	r2, [r7, #0]
 80089d6:	18d3      	adds	r3, r2, r3
 80089d8:	0019      	movs	r1, r3
 80089da:	f000 fbd3 	bl	8009184 <uint8_to_ascii_buffer>
        index += 2;
 80089de:	197b      	adds	r3, r7, r5
 80089e0:	197a      	adds	r2, r7, r5
 80089e2:	8812      	ldrh	r2, [r2, #0]
 80089e4:	3202      	adds	r2, #2
 80089e6:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 80089e8:	193b      	adds	r3, r7, r4
 80089ea:	881a      	ldrh	r2, [r3, #0]
 80089ec:	193b      	adds	r3, r7, r4
 80089ee:	3201      	adds	r2, #1
 80089f0:	801a      	strh	r2, [r3, #0]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	22c4      	movs	r2, #196	; 0xc4
 80089f6:	5a9b      	ldrh	r3, [r3, r2]
 80089f8:	220c      	movs	r2, #12
 80089fa:	18ba      	adds	r2, r7, r2
 80089fc:	8812      	ldrh	r2, [r2, #0]
 80089fe:	429a      	cmp	r2, r3
 8008a00:	d3df      	bcc.n	80089c2 <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 8008a02:	250a      	movs	r5, #10
 8008a04:	197b      	adds	r3, r7, r5
 8008a06:	881b      	ldrh	r3, [r3, #0]
 8008a08:	0a1b      	lsrs	r3, r3, #8
 8008a0a:	b29b      	uxth	r3, r3
 8008a0c:	b2d8      	uxtb	r0, r3
 8008a0e:	240e      	movs	r4, #14
 8008a10:	193b      	adds	r3, r7, r4
 8008a12:	881b      	ldrh	r3, [r3, #0]
 8008a14:	683a      	ldr	r2, [r7, #0]
 8008a16:	18d3      	adds	r3, r2, r3
 8008a18:	0019      	movs	r1, r3
 8008a1a:	f000 fbb3 	bl	8009184 <uint8_to_ascii_buffer>
    index += 2;
 8008a1e:	0021      	movs	r1, r4
 8008a20:	187b      	adds	r3, r7, r1
 8008a22:	187a      	adds	r2, r7, r1
 8008a24:	8812      	ldrh	r2, [r2, #0]
 8008a26:	3202      	adds	r2, #2
 8008a28:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 8008a2a:	197b      	adds	r3, r7, r5
 8008a2c:	881b      	ldrh	r3, [r3, #0]
 8008a2e:	b2d8      	uxtb	r0, r3
 8008a30:	000c      	movs	r4, r1
 8008a32:	187b      	adds	r3, r7, r1
 8008a34:	881b      	ldrh	r3, [r3, #0]
 8008a36:	683a      	ldr	r2, [r7, #0]
 8008a38:	18d3      	adds	r3, r2, r3
 8008a3a:	0019      	movs	r1, r3
 8008a3c:	f000 fba2 	bl	8009184 <uint8_to_ascii_buffer>
    index += 2;
 8008a40:	0020      	movs	r0, r4
 8008a42:	183b      	adds	r3, r7, r0
 8008a44:	183a      	adds	r2, r7, r0
 8008a46:	8812      	ldrh	r2, [r2, #0]
 8008a48:	3202      	adds	r2, #2
 8008a4a:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8008a4c:	183b      	adds	r3, r7, r0
 8008a4e:	881b      	ldrh	r3, [r3, #0]
 8008a50:	183a      	adds	r2, r7, r0
 8008a52:	1c59      	adds	r1, r3, #1
 8008a54:	8011      	strh	r1, [r2, #0]
 8008a56:	001a      	movs	r2, r3
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	189b      	adds	r3, r3, r2
 8008a5c:	2203      	movs	r2, #3
 8008a5e:	701a      	strb	r2, [r3, #0]

    return index;
 8008a60:	183b      	adds	r3, r7, r0
 8008a62:	881b      	ldrh	r3, [r3, #0]
}
 8008a64:	0018      	movs	r0, r3
 8008a66:	46bd      	mov	sp, r7
 8008a68:	b005      	add	sp, #20
 8008a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a6c:	0000ffff 	.word	0x0000ffff

08008a70 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8008a70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a72:	b089      	sub	sp, #36	; 0x24
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	607a      	str	r2, [r7, #4]
 8008a7a:	230a      	movs	r3, #10
 8008a7c:	18fb      	adds	r3, r7, r3
 8008a7e:	1c0a      	adds	r2, r1, #0
 8008a80:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	2b02      	cmp	r3, #2
 8008a88:	d005      	beq.n	8008a96 <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 8008a8a:	4bbd      	ldr	r3, [pc, #756]	; (8008d80 <astronode_decode_answer_transport+0x310>)
 8008a8c:	0018      	movs	r0, r3
 8008a8e:	f7fa fb63 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008a92:	2300      	movs	r3, #0
 8008a94:	e170      	b.n	8008d78 <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 8008a96:	210a      	movs	r1, #10
 8008a98:	187b      	adds	r3, r7, r1
 8008a9a:	881b      	ldrh	r3, [r3, #0]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	4013      	ands	r3, r2
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d103      	bne.n	8008aae <astronode_decode_answer_transport+0x3e>
 8008aa6:	187b      	adds	r3, r7, r1
 8008aa8:	881b      	ldrh	r3, [r3, #0]
 8008aaa:	2b07      	cmp	r3, #7
 8008aac:	d805      	bhi.n	8008aba <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 8008aae:	4bb5      	ldr	r3, [pc, #724]	; (8008d84 <astronode_decode_answer_transport+0x314>)
 8008ab0:	0018      	movs	r0, r3
 8008ab2:	f7fa fb51 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	e15e      	b.n	8008d78 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 8008aba:	230a      	movs	r3, #10
 8008abc:	18fb      	adds	r3, r7, r3
 8008abe:	881b      	ldrh	r3, [r3, #0]
 8008ac0:	3b08      	subs	r3, #8
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	da00      	bge.n	8008ac8 <astronode_decode_answer_transport+0x58>
 8008ac6:	3301      	adds	r3, #1
 8008ac8:	105b      	asrs	r3, r3, #1
 8008aca:	b299      	uxth	r1, r3
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	22c4      	movs	r2, #196	; 0xc4
 8008ad0:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 8008ad2:	230a      	movs	r3, #10
 8008ad4:	18fb      	adds	r3, r7, r3
 8008ad6:	881b      	ldrh	r3, [r3, #0]
 8008ad8:	3b01      	subs	r3, #1
 8008ada:	68fa      	ldr	r2, [r7, #12]
 8008adc:	18d3      	adds	r3, r2, r3
 8008ade:	781b      	ldrb	r3, [r3, #0]
 8008ae0:	2b03      	cmp	r3, #3
 8008ae2:	d005      	beq.n	8008af0 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 8008ae4:	4ba8      	ldr	r3, [pc, #672]	; (8008d88 <astronode_decode_answer_transport+0x318>)
 8008ae6:	0018      	movs	r0, r3
 8008ae8:	f7fa fb36 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008aec:	2300      	movs	r3, #0
 8008aee:	e143      	b.n	8008d78 <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 8008af0:	2117      	movs	r1, #23
 8008af2:	187b      	adds	r3, r7, r1
 8008af4:	2200      	movs	r2, #0
 8008af6:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 8008af8:	2416      	movs	r4, #22
 8008afa:	193b      	adds	r3, r7, r4
 8008afc:	2200      	movs	r2, #0
 8008afe:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	3301      	adds	r3, #1
 8008b04:	781b      	ldrb	r3, [r3, #0]
 8008b06:	187a      	adds	r2, r7, r1
 8008b08:	0011      	movs	r1, r2
 8008b0a:	0018      	movs	r0, r3
 8008b0c:	f7ff fee2 	bl	80088d4 <ascii_to_value>
 8008b10:	0003      	movs	r3, r0
 8008b12:	001a      	movs	r2, r3
 8008b14:	2301      	movs	r3, #1
 8008b16:	4053      	eors	r3, r2
 8008b18:	b2db      	uxtb	r3, r3
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d10e      	bne.n	8008b3c <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	3302      	adds	r3, #2
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	193a      	adds	r2, r7, r4
 8008b26:	0011      	movs	r1, r2
 8008b28:	0018      	movs	r0, r3
 8008b2a:	f7ff fed3 	bl	80088d4 <ascii_to_value>
 8008b2e:	0003      	movs	r3, r0
 8008b30:	001a      	movs	r2, r3
 8008b32:	2301      	movs	r3, #1
 8008b34:	4053      	eors	r3, r2
 8008b36:	b2db      	uxtb	r3, r3
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d005      	beq.n	8008b48 <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008b3c:	4b93      	ldr	r3, [pc, #588]	; (8008d8c <astronode_decode_answer_transport+0x31c>)
 8008b3e:	0018      	movs	r0, r3
 8008b40:	f7fa fb0a 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008b44:	2300      	movs	r3, #0
 8008b46:	e117      	b.n	8008d78 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 8008b48:	2317      	movs	r3, #23
 8008b4a:	18fb      	adds	r3, r7, r3
 8008b4c:	781b      	ldrb	r3, [r3, #0]
 8008b4e:	011b      	lsls	r3, r3, #4
 8008b50:	b2da      	uxtb	r2, r3
 8008b52:	2316      	movs	r3, #22
 8008b54:	18fb      	adds	r3, r7, r3
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	18d3      	adds	r3, r2, r3
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008b60:	231e      	movs	r3, #30
 8008b62:	18fb      	adds	r3, r7, r3
 8008b64:	2203      	movs	r2, #3
 8008b66:	801a      	strh	r2, [r3, #0]
 8008b68:	231c      	movs	r3, #28
 8008b6a:	18fb      	adds	r3, r7, r3
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	801a      	strh	r2, [r3, #0]
 8008b70:	e045      	b.n	8008bfe <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 8008b72:	241e      	movs	r4, #30
 8008b74:	193b      	adds	r3, r7, r4
 8008b76:	881b      	ldrh	r3, [r3, #0]
 8008b78:	68fa      	ldr	r2, [r7, #12]
 8008b7a:	18d3      	adds	r3, r2, r3
 8008b7c:	781b      	ldrb	r3, [r3, #0]
 8008b7e:	2217      	movs	r2, #23
 8008b80:	18ba      	adds	r2, r7, r2
 8008b82:	0011      	movs	r1, r2
 8008b84:	0018      	movs	r0, r3
 8008b86:	f7ff fea5 	bl	80088d4 <ascii_to_value>
 8008b8a:	0003      	movs	r3, r0
 8008b8c:	001a      	movs	r2, r3
 8008b8e:	2301      	movs	r3, #1
 8008b90:	4053      	eors	r3, r2
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d112      	bne.n	8008bbe <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 8008b98:	193b      	adds	r3, r7, r4
 8008b9a:	881b      	ldrh	r3, [r3, #0]
 8008b9c:	3301      	adds	r3, #1
 8008b9e:	68fa      	ldr	r2, [r7, #12]
 8008ba0:	18d3      	adds	r3, r2, r3
 8008ba2:	781b      	ldrb	r3, [r3, #0]
 8008ba4:	2216      	movs	r2, #22
 8008ba6:	18ba      	adds	r2, r7, r2
 8008ba8:	0011      	movs	r1, r2
 8008baa:	0018      	movs	r0, r3
 8008bac:	f7ff fe92 	bl	80088d4 <ascii_to_value>
 8008bb0:	0003      	movs	r3, r0
 8008bb2:	001a      	movs	r2, r3
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	4053      	eors	r3, r2
 8008bb8:	b2db      	uxtb	r3, r3
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d005      	beq.n	8008bca <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008bbe:	4b73      	ldr	r3, [pc, #460]	; (8008d8c <astronode_decode_answer_transport+0x31c>)
 8008bc0:	0018      	movs	r0, r3
 8008bc2:	f7fa fac9 	bl	8003158 <send_debug_logs>
            return RS_FAILURE;
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	e0d6      	b.n	8008d78 <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 8008bca:	2317      	movs	r3, #23
 8008bcc:	18fb      	adds	r3, r7, r3
 8008bce:	781b      	ldrb	r3, [r3, #0]
 8008bd0:	011b      	lsls	r3, r3, #4
 8008bd2:	b2d9      	uxtb	r1, r3
 8008bd4:	2316      	movs	r3, #22
 8008bd6:	18fb      	adds	r3, r7, r3
 8008bd8:	781a      	ldrb	r2, [r3, #0]
 8008bda:	201c      	movs	r0, #28
 8008bdc:	183b      	adds	r3, r7, r0
 8008bde:	881b      	ldrh	r3, [r3, #0]
 8008be0:	1838      	adds	r0, r7, r0
 8008be2:	1c5c      	adds	r4, r3, #1
 8008be4:	8004      	strh	r4, [r0, #0]
 8008be6:	0018      	movs	r0, r3
 8008be8:	188b      	adds	r3, r1, r2
 8008bea:	b2da      	uxtb	r2, r3
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	181b      	adds	r3, r3, r0
 8008bf0:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008bf2:	221e      	movs	r2, #30
 8008bf4:	18bb      	adds	r3, r7, r2
 8008bf6:	18ba      	adds	r2, r7, r2
 8008bf8:	8812      	ldrh	r2, [r2, #0]
 8008bfa:	3202      	adds	r2, #2
 8008bfc:	801a      	strh	r2, [r3, #0]
 8008bfe:	231e      	movs	r3, #30
 8008c00:	18fb      	adds	r3, r7, r3
 8008c02:	881a      	ldrh	r2, [r3, #0]
 8008c04:	260a      	movs	r6, #10
 8008c06:	19bb      	adds	r3, r7, r6
 8008c08:	881b      	ldrh	r3, [r3, #0]
 8008c0a:	3b05      	subs	r3, #5
 8008c0c:	429a      	cmp	r2, r3
 8008c0e:	dbb0      	blt.n	8008b72 <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	251a      	movs	r5, #26
 8008c14:	197c      	adds	r4, r7, r5
 8008c16:	4a5e      	ldr	r2, [pc, #376]	; (8008d90 <astronode_decode_answer_transport+0x320>)
 8008c18:	2101      	movs	r1, #1
 8008c1a:	0018      	movs	r0, r3
 8008c1c:	f000 f91e 	bl	8008e5c <calculate_crc>
 8008c20:	0003      	movs	r3, r0
 8008c22:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	1c58      	adds	r0, r3, #1
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	22c4      	movs	r2, #196	; 0xc4
 8008c2c:	5a99      	ldrh	r1, [r3, r2]
 8008c2e:	197c      	adds	r4, r7, r5
 8008c30:	197b      	adds	r3, r7, r5
 8008c32:	881b      	ldrh	r3, [r3, #0]
 8008c34:	001a      	movs	r2, r3
 8008c36:	f000 f911 	bl	8008e5c <calculate_crc>
 8008c3a:	0003      	movs	r3, r0
 8008c3c:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8008c3e:	197b      	adds	r3, r7, r5
 8008c40:	881b      	ldrh	r3, [r3, #0]
 8008c42:	021b      	lsls	r3, r3, #8
 8008c44:	b21a      	sxth	r2, r3
 8008c46:	0029      	movs	r1, r5
 8008c48:	197b      	adds	r3, r7, r5
 8008c4a:	881b      	ldrh	r3, [r3, #0]
 8008c4c:	0a1b      	lsrs	r3, r3, #8
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	b21b      	sxth	r3, r3
 8008c52:	4313      	orrs	r3, r2
 8008c54:	b21a      	sxth	r2, r3
 8008c56:	187b      	adds	r3, r7, r1
 8008c58:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 8008c5a:	19bb      	adds	r3, r7, r6
 8008c5c:	881b      	ldrh	r3, [r3, #0]
 8008c5e:	3b05      	subs	r3, #5
 8008c60:	68fa      	ldr	r2, [r7, #12]
 8008c62:	18d3      	adds	r3, r2, r3
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	2217      	movs	r2, #23
 8008c68:	18ba      	adds	r2, r7, r2
 8008c6a:	0011      	movs	r1, r2
 8008c6c:	0018      	movs	r0, r3
 8008c6e:	f7ff fe31 	bl	80088d4 <ascii_to_value>
 8008c72:	0003      	movs	r3, r0
 8008c74:	001a      	movs	r2, r3
 8008c76:	2301      	movs	r3, #1
 8008c78:	4053      	eors	r3, r2
 8008c7a:	b2db      	uxtb	r3, r3
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d112      	bne.n	8008ca6 <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 8008c80:	19bb      	adds	r3, r7, r6
 8008c82:	881b      	ldrh	r3, [r3, #0]
 8008c84:	3b04      	subs	r3, #4
 8008c86:	68fa      	ldr	r2, [r7, #12]
 8008c88:	18d3      	adds	r3, r2, r3
 8008c8a:	781b      	ldrb	r3, [r3, #0]
 8008c8c:	2216      	movs	r2, #22
 8008c8e:	18ba      	adds	r2, r7, r2
 8008c90:	0011      	movs	r1, r2
 8008c92:	0018      	movs	r0, r3
 8008c94:	f7ff fe1e 	bl	80088d4 <ascii_to_value>
 8008c98:	0003      	movs	r3, r0
 8008c9a:	001a      	movs	r2, r3
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	4053      	eors	r3, r2
 8008ca0:	b2db      	uxtb	r3, r3
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d005      	beq.n	8008cb2 <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008ca6:	4b39      	ldr	r3, [pc, #228]	; (8008d8c <astronode_decode_answer_transport+0x31c>)
 8008ca8:	0018      	movs	r0, r3
 8008caa:	f7fa fa55 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	e062      	b.n	8008d78 <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 8008cb2:	2017      	movs	r0, #23
 8008cb4:	183b      	adds	r3, r7, r0
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	b29b      	uxth	r3, r3
 8008cba:	031b      	lsls	r3, r3, #12
 8008cbc:	b299      	uxth	r1, r3
 8008cbe:	2416      	movs	r4, #22
 8008cc0:	193b      	adds	r3, r7, r4
 8008cc2:	781b      	ldrb	r3, [r3, #0]
 8008cc4:	b29b      	uxth	r3, r3
 8008cc6:	021b      	lsls	r3, r3, #8
 8008cc8:	b29a      	uxth	r2, r3
 8008cca:	2318      	movs	r3, #24
 8008ccc:	18fb      	adds	r3, r7, r3
 8008cce:	188a      	adds	r2, r1, r2
 8008cd0:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 8008cd2:	250a      	movs	r5, #10
 8008cd4:	197b      	adds	r3, r7, r5
 8008cd6:	881b      	ldrh	r3, [r3, #0]
 8008cd8:	3b03      	subs	r3, #3
 8008cda:	68fa      	ldr	r2, [r7, #12]
 8008cdc:	18d3      	adds	r3, r2, r3
 8008cde:	781b      	ldrb	r3, [r3, #0]
 8008ce0:	183a      	adds	r2, r7, r0
 8008ce2:	0011      	movs	r1, r2
 8008ce4:	0018      	movs	r0, r3
 8008ce6:	f7ff fdf5 	bl	80088d4 <ascii_to_value>
 8008cea:	0003      	movs	r3, r0
 8008cec:	001a      	movs	r2, r3
 8008cee:	2301      	movs	r3, #1
 8008cf0:	4053      	eors	r3, r2
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d111      	bne.n	8008d1c <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 8008cf8:	197b      	adds	r3, r7, r5
 8008cfa:	881b      	ldrh	r3, [r3, #0]
 8008cfc:	3b02      	subs	r3, #2
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	18d3      	adds	r3, r2, r3
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	193a      	adds	r2, r7, r4
 8008d06:	0011      	movs	r1, r2
 8008d08:	0018      	movs	r0, r3
 8008d0a:	f7ff fde3 	bl	80088d4 <ascii_to_value>
 8008d0e:	0003      	movs	r3, r0
 8008d10:	001a      	movs	r2, r3
 8008d12:	2301      	movs	r3, #1
 8008d14:	4053      	eors	r3, r2
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d005      	beq.n	8008d28 <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008d1c:	4b1b      	ldr	r3, [pc, #108]	; (8008d8c <astronode_decode_answer_transport+0x31c>)
 8008d1e:	0018      	movs	r0, r3
 8008d20:	f7fa fa1a 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008d24:	2300      	movs	r3, #0
 8008d26:	e027      	b.n	8008d78 <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 8008d28:	2317      	movs	r3, #23
 8008d2a:	18fb      	adds	r3, r7, r3
 8008d2c:	781b      	ldrb	r3, [r3, #0]
 8008d2e:	b29b      	uxth	r3, r3
 8008d30:	011b      	lsls	r3, r3, #4
 8008d32:	b29a      	uxth	r2, r3
 8008d34:	2316      	movs	r3, #22
 8008d36:	18fb      	adds	r3, r7, r3
 8008d38:	781b      	ldrb	r3, [r3, #0]
 8008d3a:	b29b      	uxth	r3, r3
 8008d3c:	18d3      	adds	r3, r2, r3
 8008d3e:	b299      	uxth	r1, r3
 8008d40:	2018      	movs	r0, #24
 8008d42:	183b      	adds	r3, r7, r0
 8008d44:	183a      	adds	r2, r7, r0
 8008d46:	8812      	ldrh	r2, [r2, #0]
 8008d48:	188a      	adds	r2, r1, r2
 8008d4a:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8008d4c:	183a      	adds	r2, r7, r0
 8008d4e:	231a      	movs	r3, #26
 8008d50:	18fb      	adds	r3, r7, r3
 8008d52:	8812      	ldrh	r2, [r2, #0]
 8008d54:	881b      	ldrh	r3, [r3, #0]
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d005      	beq.n	8008d66 <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 8008d5a:	4b0e      	ldr	r3, [pc, #56]	; (8008d94 <astronode_decode_answer_transport+0x324>)
 8008d5c:	0018      	movs	r0, r3
 8008d5e:	f7fa f9fb 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008d62:	2300      	movs	r3, #0
 8008d64:	e008      	b.n	8008d78 <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	781b      	ldrb	r3, [r3, #0]
 8008d6a:	2bff      	cmp	r3, #255	; 0xff
 8008d6c:	d103      	bne.n	8008d76 <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	0018      	movs	r0, r3
 8008d72:	f000 f8c3 	bl	8008efc <check_for_error>
    }

    return RS_SUCCESS;
 8008d76:	2301      	movs	r3, #1
}
 8008d78:	0018      	movs	r0, r3
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	b009      	add	sp, #36	; 0x24
 8008d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d80:	080135e4 	.word	0x080135e4
 8008d84:	08013634 	.word	0x08013634
 8008d88:	08013684 	.word	0x08013684
 8008d8c:	080136d4 	.word	0x080136d4
 8008d90:	0000ffff 	.word	0x0000ffff
 8008d94:	08013720 	.word	0x08013720

08008d98 <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 8008d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d9a:	4c2b      	ldr	r4, [pc, #172]	; (8008e48 <astronode_transport_send_receive+0xb0>)
 8008d9c:	44a5      	add	sp, r4
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	6078      	str	r0, [r7, #4]
 8008da2:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8008da4:	4b29      	ldr	r3, [pc, #164]	; (8008e4c <astronode_transport_send_receive+0xb4>)
 8008da6:	25ca      	movs	r5, #202	; 0xca
 8008da8:	00ad      	lsls	r5, r5, #2
 8008daa:	195b      	adds	r3, r3, r5
 8008dac:	19db      	adds	r3, r3, r7
 8008dae:	2200      	movs	r2, #0
 8008db0:	601a      	str	r2, [r3, #0]
 8008db2:	3304      	adds	r3, #4
 8008db4:	22c4      	movs	r2, #196	; 0xc4
 8008db6:	0052      	lsls	r2, r2, #1
 8008db8:	2100      	movs	r1, #0
 8008dba:	0018      	movs	r0, r3
 8008dbc:	f002 fdba 	bl	800b934 <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8008dc0:	4b23      	ldr	r3, [pc, #140]	; (8008e50 <astronode_transport_send_receive+0xb8>)
 8008dc2:	195b      	adds	r3, r3, r5
 8008dc4:	19db      	adds	r3, r3, r7
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	601a      	str	r2, [r3, #0]
 8008dca:	3304      	adds	r3, #4
 8008dcc:	22c4      	movs	r2, #196	; 0xc4
 8008dce:	0052      	lsls	r2, r2, #1
 8008dd0:	2100      	movs	r1, #0
 8008dd2:	0018      	movs	r0, r3
 8008dd4:	f002 fdae 	bl	800b934 <memset>
    uint16_t answer_length =  0;
 8008dd8:	4b1e      	ldr	r3, [pc, #120]	; (8008e54 <astronode_transport_send_receive+0xbc>)
 8008dda:	195b      	adds	r3, r3, r5
 8008ddc:	19db      	adds	r3, r3, r7
 8008dde:	2200      	movs	r2, #0
 8008de0:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 8008de2:	4e1d      	ldr	r6, [pc, #116]	; (8008e58 <astronode_transport_send_receive+0xc0>)
 8008de4:	19bc      	adds	r4, r7, r6
 8008de6:	23cc      	movs	r3, #204	; 0xcc
 8008de8:	005b      	lsls	r3, r3, #1
 8008dea:	18fa      	adds	r2, r7, r3
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	0011      	movs	r1, r2
 8008df0:	0018      	movs	r0, r3
 8008df2:	f7ff fd9b 	bl	800892c <astronode_create_request_transport>
 8008df6:	0003      	movs	r3, r0
 8008df8:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 8008dfa:	19bb      	adds	r3, r7, r6
 8008dfc:	881a      	ldrh	r2, [r3, #0]
 8008dfe:	23cc      	movs	r3, #204	; 0xcc
 8008e00:	005b      	lsls	r3, r3, #1
 8008e02:	18fb      	adds	r3, r7, r3
 8008e04:	0011      	movs	r1, r2
 8008e06:	0018      	movs	r0, r3
 8008e08:	f7fa fa9c 	bl	8003344 <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 8008e0c:	230a      	movs	r3, #10
 8008e0e:	18fa      	adds	r2, r7, r3
 8008e10:	240c      	movs	r4, #12
 8008e12:	193b      	adds	r3, r7, r4
 8008e14:	0011      	movs	r1, r2
 8008e16:	0018      	movs	r0, r3
 8008e18:	f000 f92c 	bl	8009074 <receive_astronode_answer>
 8008e1c:	0003      	movs	r3, r0
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d10a      	bne.n	8008e38 <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 8008e22:	4b0c      	ldr	r3, [pc, #48]	; (8008e54 <astronode_transport_send_receive+0xbc>)
 8008e24:	195b      	adds	r3, r3, r5
 8008e26:	19db      	adds	r3, r3, r7
 8008e28:	8819      	ldrh	r1, [r3, #0]
 8008e2a:	683a      	ldr	r2, [r7, #0]
 8008e2c:	193b      	adds	r3, r7, r4
 8008e2e:	0018      	movs	r0, r3
 8008e30:	f7ff fe1e 	bl	8008a70 <astronode_decode_answer_transport>
 8008e34:	0003      	movs	r3, r0
 8008e36:	e000      	b.n	8008e3a <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 8008e38:	2300      	movs	r3, #0
    }
}
 8008e3a:	0018      	movs	r0, r3
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	23cb      	movs	r3, #203	; 0xcb
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	449d      	add	sp, r3
 8008e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e46:	46c0      	nop			; (mov r8, r8)
 8008e48:	fffffcd4 	.word	0xfffffcd4
 8008e4c:	fffffe70 	.word	0xfffffe70
 8008e50:	fffffce4 	.word	0xfffffce4
 8008e54:	fffffce2 	.word	0xfffffce2
 8008e58:	00000326 	.word	0x00000326

08008e5c <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 8008e5c:	b590      	push	{r4, r7, lr}
 8008e5e:	b085      	sub	sp, #20
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	0008      	movs	r0, r1
 8008e66:	0011      	movs	r1, r2
 8008e68:	1cbb      	adds	r3, r7, #2
 8008e6a:	1c02      	adds	r2, r0, #0
 8008e6c:	801a      	strh	r2, [r3, #0]
 8008e6e:	003b      	movs	r3, r7
 8008e70:	1c0a      	adds	r2, r1, #0
 8008e72:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 8008e74:	230e      	movs	r3, #14
 8008e76:	18fb      	adds	r3, r7, r3
 8008e78:	003a      	movs	r2, r7
 8008e7a:	8812      	ldrh	r2, [r2, #0]
 8008e7c:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 8008e7e:	e02e      	b.n	8008ede <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 8008e80:	240e      	movs	r4, #14
 8008e82:	193b      	adds	r3, r7, r4
 8008e84:	881b      	ldrh	r3, [r3, #0]
 8008e86:	0a1b      	lsrs	r3, r3, #8
 8008e88:	b299      	uxth	r1, r3
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	1c5a      	adds	r2, r3, #1
 8008e8e:	607a      	str	r2, [r7, #4]
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	b29a      	uxth	r2, r3
 8008e94:	200c      	movs	r0, #12
 8008e96:	183b      	adds	r3, r7, r0
 8008e98:	404a      	eors	r2, r1
 8008e9a:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 8008e9c:	183b      	adds	r3, r7, r0
 8008e9e:	881b      	ldrh	r3, [r3, #0]
 8008ea0:	091b      	lsrs	r3, r3, #4
 8008ea2:	b299      	uxth	r1, r3
 8008ea4:	183b      	adds	r3, r7, r0
 8008ea6:	183a      	adds	r2, r7, r0
 8008ea8:	8812      	ldrh	r2, [r2, #0]
 8008eaa:	404a      	eors	r2, r1
 8008eac:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 8008eae:	0021      	movs	r1, r4
 8008eb0:	187b      	adds	r3, r7, r1
 8008eb2:	881b      	ldrh	r3, [r3, #0]
 8008eb4:	021b      	lsls	r3, r3, #8
 8008eb6:	b21a      	sxth	r2, r3
 8008eb8:	183b      	adds	r3, r7, r0
 8008eba:	881b      	ldrh	r3, [r3, #0]
 8008ebc:	031b      	lsls	r3, r3, #12
 8008ebe:	b21b      	sxth	r3, r3
 8008ec0:	4053      	eors	r3, r2
 8008ec2:	b21a      	sxth	r2, r3
 8008ec4:	183b      	adds	r3, r7, r0
 8008ec6:	881b      	ldrh	r3, [r3, #0]
 8008ec8:	015b      	lsls	r3, r3, #5
 8008eca:	b21b      	sxth	r3, r3
 8008ecc:	4053      	eors	r3, r2
 8008ece:	b21a      	sxth	r2, r3
 8008ed0:	183b      	adds	r3, r7, r0
 8008ed2:	2000      	movs	r0, #0
 8008ed4:	5e1b      	ldrsh	r3, [r3, r0]
 8008ed6:	4053      	eors	r3, r2
 8008ed8:	b21a      	sxth	r2, r3
 8008eda:	187b      	adds	r3, r7, r1
 8008edc:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 8008ede:	1cbb      	adds	r3, r7, #2
 8008ee0:	881b      	ldrh	r3, [r3, #0]
 8008ee2:	1cba      	adds	r2, r7, #2
 8008ee4:	1e59      	subs	r1, r3, #1
 8008ee6:	8011      	strh	r1, [r2, #0]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d1c9      	bne.n	8008e80 <calculate_crc+0x24>
    }
    return crc;
 8008eec:	230e      	movs	r3, #14
 8008eee:	18fb      	adds	r3, r7, r3
 8008ef0:	881b      	ldrh	r3, [r3, #0]
}
 8008ef2:	0018      	movs	r0, r3
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	b005      	add	sp, #20
 8008ef8:	bd90      	pop	{r4, r7, pc}
	...

08008efc <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b084      	sub	sp, #16
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	785b      	ldrb	r3, [r3, #1]
 8008f08:	b299      	uxth	r1, r3
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	789b      	ldrb	r3, [r3, #2]
 8008f0e:	b29b      	uxth	r3, r3
 8008f10:	021b      	lsls	r3, r3, #8
 8008f12:	b29a      	uxth	r2, r3
 8008f14:	200e      	movs	r0, #14
 8008f16:	183b      	adds	r3, r7, r0
 8008f18:	188a      	adds	r2, r1, r2
 8008f1a:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 8008f1c:	183b      	adds	r3, r7, r0
 8008f1e:	881b      	ldrh	r3, [r3, #0]
 8008f20:	4a40      	ldr	r2, [pc, #256]	; (8009024 <check_for_error+0x128>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d100      	bne.n	8008f28 <check_for_error+0x2c>
 8008f26:	e06f      	b.n	8009008 <check_for_error+0x10c>
 8008f28:	4a3e      	ldr	r2, [pc, #248]	; (8009024 <check_for_error+0x128>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	dd00      	ble.n	8008f30 <check_for_error+0x34>
 8008f2e:	e070      	b.n	8009012 <check_for_error+0x116>
 8008f30:	4a3d      	ldr	r2, [pc, #244]	; (8009028 <check_for_error+0x12c>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d100      	bne.n	8008f38 <check_for_error+0x3c>
 8008f36:	e062      	b.n	8008ffe <check_for_error+0x102>
 8008f38:	4a3b      	ldr	r2, [pc, #236]	; (8009028 <check_for_error+0x12c>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	dd00      	ble.n	8008f40 <check_for_error+0x44>
 8008f3e:	e068      	b.n	8009012 <check_for_error+0x116>
 8008f40:	4a3a      	ldr	r2, [pc, #232]	; (800902c <check_for_error+0x130>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d056      	beq.n	8008ff4 <check_for_error+0xf8>
 8008f46:	4a39      	ldr	r2, [pc, #228]	; (800902c <check_for_error+0x130>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	dd00      	ble.n	8008f4e <check_for_error+0x52>
 8008f4c:	e061      	b.n	8009012 <check_for_error+0x116>
 8008f4e:	4a38      	ldr	r2, [pc, #224]	; (8009030 <check_for_error+0x134>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d04a      	beq.n	8008fea <check_for_error+0xee>
 8008f54:	4a36      	ldr	r2, [pc, #216]	; (8009030 <check_for_error+0x134>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	dc5b      	bgt.n	8009012 <check_for_error+0x116>
 8008f5a:	4a36      	ldr	r2, [pc, #216]	; (8009034 <check_for_error+0x138>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d03f      	beq.n	8008fe0 <check_for_error+0xe4>
 8008f60:	4a34      	ldr	r2, [pc, #208]	; (8009034 <check_for_error+0x138>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	dc55      	bgt.n	8009012 <check_for_error+0x116>
 8008f66:	4a34      	ldr	r2, [pc, #208]	; (8009038 <check_for_error+0x13c>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d034      	beq.n	8008fd6 <check_for_error+0xda>
 8008f6c:	4a32      	ldr	r2, [pc, #200]	; (8009038 <check_for_error+0x13c>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	dc4f      	bgt.n	8009012 <check_for_error+0x116>
 8008f72:	4a32      	ldr	r2, [pc, #200]	; (800903c <check_for_error+0x140>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d029      	beq.n	8008fcc <check_for_error+0xd0>
 8008f78:	4a30      	ldr	r2, [pc, #192]	; (800903c <check_for_error+0x140>)
 8008f7a:	4293      	cmp	r3, r2
 8008f7c:	dc49      	bgt.n	8009012 <check_for_error+0x116>
 8008f7e:	4a30      	ldr	r2, [pc, #192]	; (8009040 <check_for_error+0x144>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d01e      	beq.n	8008fc2 <check_for_error+0xc6>
 8008f84:	4a2e      	ldr	r2, [pc, #184]	; (8009040 <check_for_error+0x144>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	dc43      	bgt.n	8009012 <check_for_error+0x116>
 8008f8a:	2222      	movs	r2, #34	; 0x22
 8008f8c:	32ff      	adds	r2, #255	; 0xff
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d012      	beq.n	8008fb8 <check_for_error+0xbc>
 8008f92:	2291      	movs	r2, #145	; 0x91
 8008f94:	0052      	lsls	r2, r2, #1
 8008f96:	4293      	cmp	r3, r2
 8008f98:	da3b      	bge.n	8009012 <check_for_error+0x116>
 8008f9a:	2b01      	cmp	r3, #1
 8008f9c:	d002      	beq.n	8008fa4 <check_for_error+0xa8>
 8008f9e:	2b11      	cmp	r3, #17
 8008fa0:	d005      	beq.n	8008fae <check_for_error+0xb2>
 8008fa2:	e036      	b.n	8009012 <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 8008fa4:	4b27      	ldr	r3, [pc, #156]	; (8009044 <check_for_error+0x148>)
 8008fa6:	0018      	movs	r0, r3
 8008fa8:	f7fa f8d6 	bl	8003158 <send_debug_logs>
            break;
 8008fac:	e036      	b.n	800901c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 8008fae:	4b26      	ldr	r3, [pc, #152]	; (8009048 <check_for_error+0x14c>)
 8008fb0:	0018      	movs	r0, r3
 8008fb2:	f7fa f8d1 	bl	8003158 <send_debug_logs>
            break;
 8008fb6:	e031      	b.n	800901c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 8008fb8:	4b24      	ldr	r3, [pc, #144]	; (800904c <check_for_error+0x150>)
 8008fba:	0018      	movs	r0, r3
 8008fbc:	f7fa f8cc 	bl	8003158 <send_debug_logs>
            break;
 8008fc0:	e02c      	b.n	800901c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 8008fc2:	4b23      	ldr	r3, [pc, #140]	; (8009050 <check_for_error+0x154>)
 8008fc4:	0018      	movs	r0, r3
 8008fc6:	f7fa f8c7 	bl	8003158 <send_debug_logs>
            break;
 8008fca:	e027      	b.n	800901c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 8008fcc:	4b21      	ldr	r3, [pc, #132]	; (8009054 <check_for_error+0x158>)
 8008fce:	0018      	movs	r0, r3
 8008fd0:	f7fa f8c2 	bl	8003158 <send_debug_logs>
            break;
 8008fd4:	e022      	b.n	800901c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 8008fd6:	4b20      	ldr	r3, [pc, #128]	; (8009058 <check_for_error+0x15c>)
 8008fd8:	0018      	movs	r0, r3
 8008fda:	f7fa f8bd 	bl	8003158 <send_debug_logs>
            break;
 8008fde:	e01d      	b.n	800901c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 8008fe0:	4b1e      	ldr	r3, [pc, #120]	; (800905c <check_for_error+0x160>)
 8008fe2:	0018      	movs	r0, r3
 8008fe4:	f7fa f8b8 	bl	8003158 <send_debug_logs>
            break;
 8008fe8:	e018      	b.n	800901c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 8008fea:	4b1d      	ldr	r3, [pc, #116]	; (8009060 <check_for_error+0x164>)
 8008fec:	0018      	movs	r0, r3
 8008fee:	f7fa f8b3 	bl	8003158 <send_debug_logs>
            break;
 8008ff2:	e013      	b.n	800901c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 8008ff4:	4b1b      	ldr	r3, [pc, #108]	; (8009064 <check_for_error+0x168>)
 8008ff6:	0018      	movs	r0, r3
 8008ff8:	f7fa f8ae 	bl	8003158 <send_debug_logs>
            break;
 8008ffc:	e00e      	b.n	800901c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 8008ffe:	4b1a      	ldr	r3, [pc, #104]	; (8009068 <check_for_error+0x16c>)
 8009000:	0018      	movs	r0, r3
 8009002:	f7fa f8a9 	bl	8003158 <send_debug_logs>
            break;
 8009006:	e009      	b.n	800901c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 8009008:	4b18      	ldr	r3, [pc, #96]	; (800906c <check_for_error+0x170>)
 800900a:	0018      	movs	r0, r3
 800900c:	f7fa f8a4 	bl	8003158 <send_debug_logs>
            break;
 8009010:	e004      	b.n	800901c <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 8009012:	4b17      	ldr	r3, [pc, #92]	; (8009070 <check_for_error+0x174>)
 8009014:	0018      	movs	r0, r3
 8009016:	f7fa f89f 	bl	8003158 <send_debug_logs>
            break;
 800901a:	46c0      	nop			; (mov r8, r8)
    }
}
 800901c:	46c0      	nop			; (mov r8, r8)
 800901e:	46bd      	mov	sp, r7
 8009020:	b004      	add	sp, #16
 8009022:	bd80      	pop	{r7, pc}
 8009024:	00004601 	.word	0x00004601
 8009028:	00004501 	.word	0x00004501
 800902c:	00003501 	.word	0x00003501
 8009030:	00002601 	.word	0x00002601
 8009034:	00002511 	.word	0x00002511
 8009038:	00002501 	.word	0x00002501
 800903c:	00000611 	.word	0x00000611
 8009040:	00000601 	.word	0x00000601
 8009044:	08013764 	.word	0x08013764
 8009048:	080137b0 	.word	0x080137b0
 800904c:	08013814 	.word	0x08013814
 8009050:	0801384c 	.word	0x0801384c
 8009054:	080138f0 	.word	0x080138f0
 8009058:	08013958 	.word	0x08013958
 800905c:	080139b8 	.word	0x080139b8
 8009060:	08013a44 	.word	0x08013a44
 8009064:	08013aa4 	.word	0x08013aa4
 8009068:	08013b50 	.word	0x08013b50
 800906c:	08013b9c 	.word	0x08013b9c
 8009070:	08013be4 	.word	0x08013be4

08009074 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 8009074:	b5b0      	push	{r4, r5, r7, lr}
 8009076:	b086      	sub	sp, #24
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 800907e:	230f      	movs	r3, #15
 8009080:	18fb      	adds	r3, r7, r3
 8009082:	2200      	movs	r2, #0
 8009084:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 8009086:	2316      	movs	r3, #22
 8009088:	18fb      	adds	r3, r7, r3
 800908a:	2200      	movs	r2, #0
 800908c:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 800908e:	f7fa f977 	bl	8003380 <get_systick>
 8009092:	0003      	movs	r3, r0
 8009094:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 8009096:	2315      	movs	r3, #21
 8009098:	18fb      	adds	r3, r7, r3
 800909a:	2200      	movs	r2, #0
 800909c:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 800909e:	e054      	b.n	800914a <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 80090a0:	4a34      	ldr	r2, [pc, #208]	; (8009174 <receive_astronode_answer+0x100>)
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	0011      	movs	r1, r2
 80090a6:	0018      	movs	r0, r3
 80090a8:	f7fa f972 	bl	8003390 <is_systick_timeout_over>
 80090ac:	1e03      	subs	r3, r0, #0
 80090ae:	d005      	beq.n	80090bc <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 80090b0:	4b31      	ldr	r3, [pc, #196]	; (8009178 <receive_astronode_answer+0x104>)
 80090b2:	0018      	movs	r0, r3
 80090b4:	f7fa f850 	bl	8003158 <send_debug_logs>
            return RS_FAILURE;
 80090b8:	2300      	movs	r3, #0
 80090ba:	e057      	b.n	800916c <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 80090bc:	250f      	movs	r5, #15
 80090be:	197b      	adds	r3, r7, r5
 80090c0:	0018      	movs	r0, r3
 80090c2:	f7fa f97b 	bl	80033bc <is_astronode_character_received>
 80090c6:	0003      	movs	r3, r0
 80090c8:	0019      	movs	r1, r3
 80090ca:	2016      	movs	r0, #22
 80090cc:	183b      	adds	r3, r7, r0
 80090ce:	183a      	adds	r2, r7, r0
 80090d0:	8812      	ldrh	r2, [r2, #0]
 80090d2:	801a      	strh	r2, [r3, #0]
 80090d4:	2415      	movs	r4, #21
 80090d6:	193b      	adds	r3, r7, r4
 80090d8:	193a      	adds	r2, r7, r4
 80090da:	7812      	ldrb	r2, [r2, #0]
 80090dc:	701a      	strb	r2, [r3, #0]
 80090de:	2900      	cmp	r1, #0
 80090e0:	d033      	beq.n	800914a <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 80090e2:	197b      	adds	r3, r7, r5
 80090e4:	781b      	ldrb	r3, [r3, #0]
 80090e6:	2b02      	cmp	r3, #2
 80090e8:	d105      	bne.n	80090f6 <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 80090ea:	193b      	adds	r3, r7, r4
 80090ec:	2200      	movs	r2, #0
 80090ee:	701a      	strb	r2, [r3, #0]
                length = 0;
 80090f0:	183b      	adds	r3, r7, r0
 80090f2:	2200      	movs	r2, #0
 80090f4:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 80090f6:	2116      	movs	r1, #22
 80090f8:	187b      	adds	r3, r7, r1
 80090fa:	881b      	ldrh	r3, [r3, #0]
 80090fc:	687a      	ldr	r2, [r7, #4]
 80090fe:	18d3      	adds	r3, r2, r3
 8009100:	220f      	movs	r2, #15
 8009102:	18ba      	adds	r2, r7, r2
 8009104:	7812      	ldrb	r2, [r2, #0]
 8009106:	701a      	strb	r2, [r3, #0]
            length++;
 8009108:	187b      	adds	r3, r7, r1
 800910a:	881a      	ldrh	r2, [r3, #0]
 800910c:	187b      	adds	r3, r7, r1
 800910e:	3201      	adds	r2, #1
 8009110:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 8009112:	187b      	adds	r3, r7, r1
 8009114:	881b      	ldrh	r3, [r3, #0]
 8009116:	2bb2      	cmp	r3, #178	; 0xb2
 8009118:	d905      	bls.n	8009126 <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 800911a:	4b18      	ldr	r3, [pc, #96]	; (800917c <receive_astronode_answer+0x108>)
 800911c:	0018      	movs	r0, r3
 800911e:	f7fa f81b 	bl	8003158 <send_debug_logs>
                return RS_FAILURE;
 8009122:	2300      	movs	r3, #0
 8009124:	e022      	b.n	800916c <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 8009126:	230f      	movs	r3, #15
 8009128:	18fb      	adds	r3, r7, r3
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	2b03      	cmp	r3, #3
 800912e:	d10c      	bne.n	800914a <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 8009130:	2216      	movs	r2, #22
 8009132:	18bb      	adds	r3, r7, r2
 8009134:	881b      	ldrh	r3, [r3, #0]
 8009136:	2b01      	cmp	r3, #1
 8009138:	d907      	bls.n	800914a <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	18ba      	adds	r2, r7, r2
 800913e:	8812      	ldrh	r2, [r2, #0]
 8009140:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 8009142:	2315      	movs	r3, #21
 8009144:	18fb      	adds	r3, r7, r3
 8009146:	2201      	movs	r2, #1
 8009148:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 800914a:	2315      	movs	r3, #21
 800914c:	18fb      	adds	r3, r7, r3
 800914e:	781b      	ldrb	r3, [r3, #0]
 8009150:	2201      	movs	r2, #1
 8009152:	4053      	eors	r3, r2
 8009154:	b2db      	uxtb	r3, r3
 8009156:	2b00      	cmp	r3, #0
 8009158:	d1a2      	bne.n	80090a0 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 800915a:	4b09      	ldr	r3, [pc, #36]	; (8009180 <receive_astronode_answer+0x10c>)
 800915c:	0018      	movs	r0, r3
 800915e:	f7f9 fffb 	bl	8003158 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	0018      	movs	r0, r3
 8009166:	f7f9 fff7 	bl	8003158 <send_debug_logs>

    return RS_SUCCESS;
 800916a:	2301      	movs	r3, #1
}
 800916c:	0018      	movs	r0, r3
 800916e:	46bd      	mov	sp, r7
 8009170:	b006      	add	sp, #24
 8009172:	bdb0      	pop	{r4, r5, r7, pc}
 8009174:	000005dc 	.word	0x000005dc
 8009178:	08013c08 	.word	0x08013c08
 800917c:	08013c2c 	.word	0x08013c2c
 8009180:	08013c78 	.word	0x08013c78

08009184 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b082      	sub	sp, #8
 8009188:	af00      	add	r7, sp, #0
 800918a:	0002      	movs	r2, r0
 800918c:	6039      	str	r1, [r7, #0]
 800918e:	1dfb      	adds	r3, r7, #7
 8009190:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 8009192:	1dfb      	adds	r3, r7, #7
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	091b      	lsrs	r3, r3, #4
 8009198:	b2db      	uxtb	r3, r3
 800919a:	001a      	movs	r2, r3
 800919c:	4b08      	ldr	r3, [pc, #32]	; (80091c0 <uint8_to_ascii_buffer+0x3c>)
 800919e:	5c9a      	ldrb	r2, [r3, r2]
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 80091a4:	1dfb      	adds	r3, r7, #7
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	220f      	movs	r2, #15
 80091aa:	401a      	ands	r2, r3
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	3301      	adds	r3, #1
 80091b0:	4903      	ldr	r1, [pc, #12]	; (80091c0 <uint8_to_ascii_buffer+0x3c>)
 80091b2:	5c8a      	ldrb	r2, [r1, r2]
 80091b4:	701a      	strb	r2, [r3, #0]
}
 80091b6:	46c0      	nop			; (mov r8, r8)
 80091b8:	46bd      	mov	sp, r7
 80091ba:	b002      	add	sp, #8
 80091bc:	bd80      	pop	{r7, pc}
 80091be:	46c0      	nop			; (mov r8, r8)
 80091c0:	08013fac 	.word	0x08013fac

080091c4 <my_astro_init>:
 *      Author: mzeml
 */
#include "my_astronode.h"

bool my_astro_init ()
{
 80091c4:	b590      	push	{r4, r7, lr}
 80091c6:	b087      	sub	sp, #28
 80091c8:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 80091ca:	1dfb      	adds	r3, r7, #7
 80091cc:	2200      	movs	r2, #0
 80091ce:	701a      	strb	r2, [r3, #0]

	while ( !cfg_wr )
 80091d0:	e012      	b.n	80091f8 <my_astro_init+0x34>
	{
		my_astronode_reset () ;
 80091d2:	f7fa f89d 	bl	8003310 <my_astronode_reset>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 80091d6:	1dfc      	adds	r4, r7, #7
 80091d8:	2300      	movs	r3, #0
 80091da:	9303      	str	r3, [sp, #12]
 80091dc:	2301      	movs	r3, #1
 80091de:	9302      	str	r3, [sp, #8]
 80091e0:	2301      	movs	r3, #1
 80091e2:	9301      	str	r3, [sp, #4]
 80091e4:	2301      	movs	r3, #1
 80091e6:	9300      	str	r3, [sp, #0]
 80091e8:	2300      	movs	r3, #0
 80091ea:	2201      	movs	r2, #1
 80091ec:	2101      	movs	r1, #1
 80091ee:	2001      	movs	r0, #1
 80091f0:	f7fe fb9e 	bl	8007930 <astronode_send_cfg_wr>
 80091f4:	0003      	movs	r3, r0
 80091f6:	7023      	strb	r3, [r4, #0]
	while ( !cfg_wr )
 80091f8:	1dfb      	adds	r3, r7, #7
 80091fa:	781b      	ldrb	r3, [r3, #0]
 80091fc:	2201      	movs	r2, #1
 80091fe:	4053      	eors	r3, r2
 8009200:	b2db      	uxtb	r3, r3
 8009202:	2b00      	cmp	r3, #0
 8009204:	d1e5      	bne.n	80091d2 <my_astro_init+0xe>
	}

	if ( cfg_wr )
 8009206:	1dfb      	adds	r3, r7, #7
 8009208:	781b      	ldrb	r3, [r3, #0]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d00d      	beq.n	800922a <my_astro_init+0x66>
	{
		astronode_send_rtc_rr () ;
 800920e:	f7fe ffef 	bl	80081f0 <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 8009212:	f7fe fb55 	bl	80078c0 <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 8009216:	f7ff f8e5 	bl	80083e4 <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 800921a:	f7fe fcdf 	bl	8007bdc <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 800921e:	f7fe fc33 	bl	8007a88 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 8009222:	f7fe ff69 	bl	80080f8 <astronode_send_pld_fr>
		return true ;
 8009226:	2301      	movs	r3, #1
 8009228:	e000      	b.n	800922c <my_astro_init+0x68>
	}
	else
	{
		return false ;
 800922a:	2300      	movs	r3, #0
	}
}
 800922c:	0018      	movs	r0, r3
 800922e:	46bd      	mov	sp, r7
 8009230:	b003      	add	sp, #12
 8009232:	bd90      	pop	{r4, r7, pc}

08009234 <my_astro_add_payload_2_queue>:

bool my_astro_add_payload_2_queue ( uint16_t id , char* payload )
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b084      	sub	sp, #16
 8009238:	af00      	add	r7, sp, #0
 800923a:	0002      	movs	r2, r0
 800923c:	6039      	str	r1, [r7, #0]
 800923e:	1dbb      	adds	r3, r7, #6
 8009240:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	0018      	movs	r0, r3
 8009246:	f7f6 ff5d 	bl	8000104 <strlen>
 800924a:	0003      	movs	r3, r0
 800924c:	60fb      	str	r3, [r7, #12]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2ba0      	cmp	r3, #160	; 0xa0
 8009252:	d80b      	bhi.n	800926c <my_astro_add_payload_2_queue+0x38>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	b29a      	uxth	r2, r3
 8009258:	6839      	ldr	r1, [r7, #0]
 800925a:	1dbb      	adds	r3, r7, #6
 800925c:	881b      	ldrh	r3, [r3, #0]
 800925e:	0018      	movs	r0, r3
 8009260:	f7fe fea6 	bl	8007fb0 <astronode_send_pld_er>
 8009264:	1e03      	subs	r3, r0, #0
 8009266:	d005      	beq.n	8009274 <my_astro_add_payload_2_queue+0x40>
		{
			return true ;
 8009268:	2301      	movs	r3, #1
 800926a:	e004      	b.n	8009276 <my_astro_add_payload_2_queue+0x42>
		}
	}
	else
	{
		send_debug_logs ( "my_astronode.c,my_astro_add_payload_2_queue,Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 800926c:	4b04      	ldr	r3, [pc, #16]	; (8009280 <my_astro_add_payload_2_queue+0x4c>)
 800926e:	0018      	movs	r0, r3
 8009270:	f7f9 ff72 	bl	8003158 <send_debug_logs>
	}
	return false ;
 8009274:	2300      	movs	r3, #0
}
 8009276:	0018      	movs	r0, r3
 8009278:	46bd      	mov	sp, r7
 800927a:	b004      	add	sp, #16
 800927c:	bd80      	pop	{r7, pc}
 800927e:	46c0      	nop			; (mov r8, r8)
 8009280:	08013ca4 	.word	0x08013ca4

08009284 <my_astro_handle_evt>:
bool my_astro_handle_evt ( void )
{
 8009284:	b580      	push	{r7, lr}
 8009286:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_handle_evt,evt pin is high." ) ;
 8009288:	4b15      	ldr	r3, [pc, #84]	; (80092e0 <my_astro_handle_evt+0x5c>)
 800928a:	0018      	movs	r0, r3
 800928c:	f7f9 ff64 	bl	8003158 <send_debug_logs>
	astronode_send_evt_rr () ;
 8009290:	f7fe fd4e 	bl	8007d30 <astronode_send_evt_rr>
	if (is_sak_available () )
 8009294:	f7ff fb00 	bl	8008898 <is_sak_available>
 8009298:	1e03      	subs	r3, r0, #0
 800929a:	d007      	beq.n	80092ac <my_astro_handle_evt+0x28>
	{
	  astronode_send_sak_rr () ;
 800929c:	f7ff f80c 	bl	80082b8 <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 80092a0:	f7ff f860 	bl	8008364 <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,message has been acknowledged." ) ;
 80092a4:	4b0f      	ldr	r3, [pc, #60]	; (80092e4 <my_astro_handle_evt+0x60>)
 80092a6:	0018      	movs	r0, r3
 80092a8:	f7f9 ff56 	bl	8003158 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 80092ac:	f7ff fafe 	bl	80088ac <is_astronode_reset>
 80092b0:	1e03      	subs	r3, r0, #0
 80092b2:	d005      	beq.n	80092c0 <my_astro_handle_evt+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,terminal has been reset." ) ;
 80092b4:	4b0c      	ldr	r3, [pc, #48]	; (80092e8 <my_astro_handle_evt+0x64>)
 80092b6:	0018      	movs	r0, r3
 80092b8:	f7f9 ff4e 	bl	8003158 <send_debug_logs>
	  astronode_send_res_cr () ;
 80092bc:	f7fe ff58 	bl	8008170 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 80092c0:	f7ff fafe 	bl	80088c0 <is_command_available>
 80092c4:	1e03      	subs	r3, r0, #0
 80092c6:	d007      	beq.n	80092d8 <my_astro_handle_evt+0x54>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,unicast command is available" ) ;
 80092c8:	4b08      	ldr	r3, [pc, #32]	; (80092ec <my_astro_handle_evt+0x68>)
 80092ca:	0018      	movs	r0, r3
 80092cc:	f7f9 ff44 	bl	8003158 <send_debug_logs>
	  astronode_send_cmd_rr () ;
 80092d0:	f7ff f972 	bl	80085b8 <astronode_send_cmd_rr>
	  astronode_send_cmd_cr () ;
 80092d4:	f7ff f930 	bl	8008538 <astronode_send_cmd_cr>
	}
	return true ;
 80092d8:	2301      	movs	r3, #1
}
 80092da:	0018      	movs	r0, r3
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}
 80092e0:	08013d0c 	.word	0x08013d0c
 80092e4:	08013d40 	.word	0x08013d40
 80092e8:	08013d84 	.word	0x08013d84
 80092ec:	08013dc0 	.word	0x08013dc0

080092f0 <my_astro_write_coordinates>:
	//astronode_send_per_rr () ;
	return true ;
}

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b082      	sub	sp, #8
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
 80092f8:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 80092fa:	683a      	ldr	r2, [r7, #0]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	0011      	movs	r1, r2
 8009300:	0018      	movs	r0, r3
 8009302:	f7fe fd95 	bl	8007e30 <astronode_send_geo_wr>
}
 8009306:	46c0      	nop			; (mov r8, r8)
 8009308:	46bd      	mov	sp, r7
 800930a:	b002      	add	sp, #8
 800930c:	bd80      	pop	{r7, pc}
	...

08009310 <my_gnss_acq_coordinates>:
 */

#include "my_gnss.h"

bool my_gnss_acq_coordinates ( fix_astro* fix3d )
{
 8009310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009312:	4ca1      	ldr	r4, [pc, #644]	; (8009598 <my_gnss_acq_coordinates+0x288>)
 8009314:	44a5      	add	sp, r4
 8009316:	af00      	add	r7, sp, #0
 8009318:	6078      	str	r0, [r7, #4]
	bool		r = false ;
 800931a:	4ba0      	ldr	r3, [pc, #640]	; (800959c <my_gnss_acq_coordinates+0x28c>)
 800931c:	18fb      	adds	r3, r7, r3
 800931e:	2200      	movs	r2, #0
 8009320:	701a      	strb	r2, [r3, #0]
	bool		is_utc_saved = false ;
 8009322:	4b9f      	ldr	r3, [pc, #636]	; (80095a0 <my_gnss_acq_coordinates+0x290>)
 8009324:	18fb      	adds	r3, r7, r3
 8009326:	2200      	movs	r2, #0
 8009328:	701a      	strb	r2, [r3, #0]
	uint8_t		rx_byte = 0 ;
 800932a:	4b9e      	ldr	r3, [pc, #632]	; (80095a4 <my_gnss_acq_coordinates+0x294>)
 800932c:	18fb      	adds	r3, r7, r3
 800932e:	2200      	movs	r2, #0
 8009330:	701a      	strb	r2, [r3, #0]
	uint8_t		i_nmea = 0 ;
 8009332:	4b9d      	ldr	r3, [pc, #628]	; (80095a8 <my_gnss_acq_coordinates+0x298>)
 8009334:	18fb      	adds	r3, r7, r3
 8009336:	2200      	movs	r2, #0
 8009338:	701a      	strb	r2, [r3, #0]
	uint8_t		gsv_tns = 0 ;
 800933a:	4b9c      	ldr	r3, [pc, #624]	; (80095ac <my_gnss_acq_coordinates+0x29c>)
 800933c:	18fb      	adds	r3, r7, r3
 800933e:	2200      	movs	r2, #0
 8009340:	701a      	strb	r2, [r3, #0]
	uint8_t		nmea_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 8009342:	4b9b      	ldr	r3, [pc, #620]	; (80095b0 <my_gnss_acq_coordinates+0x2a0>)
 8009344:	2486      	movs	r4, #134	; 0x86
 8009346:	00a4      	lsls	r4, r4, #2
 8009348:	191b      	adds	r3, r3, r4
 800934a:	19db      	adds	r3, r3, r7
 800934c:	2200      	movs	r2, #0
 800934e:	601a      	str	r2, [r3, #0]
 8009350:	3304      	adds	r3, #4
 8009352:	22f6      	movs	r2, #246	; 0xf6
 8009354:	2100      	movs	r1, #0
 8009356:	0018      	movs	r0, r3
 8009358:	f002 faec 	bl	800b934 <memset>
	uint8_t		gngll_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 800935c:	4b95      	ldr	r3, [pc, #596]	; (80095b4 <my_gnss_acq_coordinates+0x2a4>)
 800935e:	191b      	adds	r3, r3, r4
 8009360:	19db      	adds	r3, r3, r7
 8009362:	2200      	movs	r2, #0
 8009364:	601a      	str	r2, [r3, #0]
 8009366:	3304      	adds	r3, #4
 8009368:	22f6      	movs	r2, #246	; 0xf6
 800936a:	2100      	movs	r1, #0
 800936c:	0018      	movs	r0, r3
 800936e:	f002 fae1 	bl	800b934 <memset>
	char* 		nmea_gsv_label = "GPGSV" ;
 8009372:	4b91      	ldr	r3, [pc, #580]	; (80095b8 <my_gnss_acq_coordinates+0x2a8>)
 8009374:	2284      	movs	r2, #132	; 0x84
 8009376:	0092      	lsls	r2, r2, #2
 8009378:	18ba      	adds	r2, r7, r2
 800937a:	6013      	str	r3, [r2, #0]
	char* 		nmea_rmc_label = "GNRMC" ;
 800937c:	4b8f      	ldr	r3, [pc, #572]	; (80095bc <my_gnss_acq_coordinates+0x2ac>)
 800937e:	2283      	movs	r2, #131	; 0x83
 8009380:	0092      	lsls	r2, r2, #2
 8009382:	18ba      	adds	r2, r7, r2
 8009384:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngsa_label = "GNGSA" ;
 8009386:	4b8e      	ldr	r3, [pc, #568]	; (80095c0 <my_gnss_acq_coordinates+0x2b0>)
 8009388:	2282      	movs	r2, #130	; 0x82
 800938a:	0092      	lsls	r2, r2, #2
 800938c:	18ba      	adds	r2, r7, r2
 800938e:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngll_label = "GNGLL" ;
 8009390:	4b8c      	ldr	r3, [pc, #560]	; (80095c4 <my_gnss_acq_coordinates+0x2b4>)
 8009392:	2281      	movs	r2, #129	; 0x81
 8009394:	0092      	lsls	r2, r2, #2
 8009396:	18ba      	adds	r2, r7, r2
 8009398:	6013      	str	r3, [r2, #0]

	fix3d->fix_mode = '0' ;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2230      	movs	r2, #48	; 0x30
 800939e:	741a      	strb	r2, [r3, #16]
	fix3d->pdop = 1000 ;
 80093a0:	6879      	ldr	r1, [r7, #4]
 80093a2:	2200      	movs	r2, #0
 80093a4:	4b88      	ldr	r3, [pc, #544]	; (80095c8 <my_gnss_acq_coordinates+0x2b8>)
 80093a6:	608a      	str	r2, [r1, #8]
 80093a8:	60cb      	str	r3, [r1, #12]
	my_tim_start () ;
 80093aa:	f7fa f839 	bl	8003420 <my_tim_start>
	while ( tim_seconds < fix_acq_ths )
 80093ae:	e0c4      	b.n	800953a <my_gnss_acq_coordinates+0x22a>
	// Pierwsze
	{
		my_gnss_receive_byte ( &rx_byte, true ) ;
 80093b0:	4c7c      	ldr	r4, [pc, #496]	; (80095a4 <my_gnss_acq_coordinates+0x294>)
 80093b2:	193b      	adds	r3, r7, r4
 80093b4:	2101      	movs	r1, #1
 80093b6:	0018      	movs	r0, r3
 80093b8:	f7f9 ff88 	bl	80032cc <my_gnss_receive_byte>
		if ( rx_byte )
 80093bc:	0020      	movs	r0, r4
 80093be:	183b      	adds	r3, r7, r0
 80093c0:	781b      	ldrb	r3, [r3, #0]
 80093c2:	4c77      	ldr	r4, [pc, #476]	; (80095a0 <my_gnss_acq_coordinates+0x290>)
 80093c4:	193a      	adds	r2, r7, r4
 80093c6:	1939      	adds	r1, r7, r4
 80093c8:	7809      	ldrb	r1, [r1, #0]
 80093ca:	7011      	strb	r1, [r2, #0]
 80093cc:	4d77      	ldr	r5, [pc, #476]	; (80095ac <my_gnss_acq_coordinates+0x29c>)
 80093ce:	197a      	adds	r2, r7, r5
 80093d0:	1979      	adds	r1, r7, r5
 80093d2:	7809      	ldrb	r1, [r1, #0]
 80093d4:	7011      	strb	r1, [r2, #0]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d100      	bne.n	80093dc <my_gnss_acq_coordinates+0xcc>
 80093da:	e0ae      	b.n	800953a <my_gnss_acq_coordinates+0x22a>
		{
			if ( my_nmea_message ( &rx_byte , nmea_message , &i_nmea ) == 2 )
 80093dc:	4b72      	ldr	r3, [pc, #456]	; (80095a8 <my_gnss_acq_coordinates+0x298>)
 80093de:	18fa      	adds	r2, r7, r3
 80093e0:	2684      	movs	r6, #132	; 0x84
 80093e2:	0076      	lsls	r6, r6, #1
 80093e4:	19b9      	adds	r1, r7, r6
 80093e6:	183b      	adds	r3, r7, r0
 80093e8:	0018      	movs	r0, r3
 80093ea:	f000 fbe1 	bl	8009bb0 <my_nmea_message>
 80093ee:	0001      	movs	r1, r0
 80093f0:	193b      	adds	r3, r7, r4
 80093f2:	193a      	adds	r2, r7, r4
 80093f4:	7812      	ldrb	r2, [r2, #0]
 80093f6:	701a      	strb	r2, [r3, #0]
 80093f8:	197b      	adds	r3, r7, r5
 80093fa:	197a      	adds	r2, r7, r5
 80093fc:	7812      	ldrb	r2, [r2, #0]
 80093fe:	701a      	strb	r2, [r3, #0]
 8009400:	2902      	cmp	r1, #2
 8009402:	d000      	beq.n	8009406 <my_gnss_acq_coordinates+0xf6>
 8009404:	e099      	b.n	800953a <my_gnss_acq_coordinates+0x22a>
			{
				if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 8009406:	19bb      	adds	r3, r7, r6
 8009408:	0018      	movs	r0, r3
 800940a:	f000 fc91 	bl	8009d30 <is_my_nmea_checksum_ok>
 800940e:	0003      	movs	r3, r0
 8009410:	0019      	movs	r1, r3
 8009412:	193b      	adds	r3, r7, r4
 8009414:	193a      	adds	r2, r7, r4
 8009416:	7812      	ldrb	r2, [r2, #0]
 8009418:	701a      	strb	r2, [r3, #0]
 800941a:	197b      	adds	r3, r7, r5
 800941c:	197a      	adds	r2, r7, r5
 800941e:	7812      	ldrb	r2, [r2, #0]
 8009420:	701a      	strb	r2, [r3, #0]
 8009422:	2900      	cmp	r1, #0
 8009424:	d100      	bne.n	8009428 <my_gnss_acq_coordinates+0x118>
 8009426:	e088      	b.n	800953a <my_gnss_acq_coordinates+0x22a>
				{
					if ( !is_utc_saved )
 8009428:	193b      	adds	r3, r7, r4
 800942a:	781b      	ldrb	r3, [r3, #0]
 800942c:	2201      	movs	r2, #1
 800942e:	4053      	eors	r3, r2
 8009430:	b2db      	uxtb	r3, r3
 8009432:	2b00      	cmp	r3, #0
 8009434:	d015      	beq.n	8009462 <my_gnss_acq_coordinates+0x152>
					{
						if ( fix3d->fix_mode == NMEA_3D_FIX )
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	7c1b      	ldrb	r3, [r3, #16]
 800943a:	2b33      	cmp	r3, #51	; 0x33
 800943c:	d111      	bne.n	8009462 <my_gnss_acq_coordinates+0x152>
						{
							if ( strstr ( (char*) nmea_message , nmea_rmc_label ) )
 800943e:	2383      	movs	r3, #131	; 0x83
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	18fb      	adds	r3, r7, r3
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	19bb      	adds	r3, r7, r6
 8009448:	0011      	movs	r1, r2
 800944a:	0018      	movs	r0, r3
 800944c:	f002 fa9f 	bl	800b98e <strstr>
 8009450:	1e03      	subs	r3, r0, #0
 8009452:	d006      	beq.n	8009462 <my_gnss_acq_coordinates+0x152>
							{
								my_rtc_set_dt_from_nmea_rmc ( (char*) nmea_message ) ; // Jeśli masz fix to na pewno czas jest dobry
 8009454:	19bb      	adds	r3, r7, r6
 8009456:	0018      	movs	r0, r3
 8009458:	f000 f99e 	bl	8009798 <my_rtc_set_dt_from_nmea_rmc>
								is_utc_saved = true ;
 800945c:	193b      	adds	r3, r7, r4
 800945e:	2201      	movs	r2, #1
 8009460:	701a      	strb	r2, [r3, #0]
							}
						}
					}
					if ( strstr ( (char*) nmea_message , nmea_gsv_label ) && gsv_tns < MIN_TNS ) // Nie ma co tego później monitorować, bo jest cała kaskada wiadomości
 8009462:	2384      	movs	r3, #132	; 0x84
 8009464:	009b      	lsls	r3, r3, #2
 8009466:	18fb      	adds	r3, r7, r3
 8009468:	681a      	ldr	r2, [r3, #0]
 800946a:	2484      	movs	r4, #132	; 0x84
 800946c:	0064      	lsls	r4, r4, #1
 800946e:	193b      	adds	r3, r7, r4
 8009470:	0011      	movs	r1, r2
 8009472:	0018      	movs	r0, r3
 8009474:	f002 fa8b 	bl	800b98e <strstr>
 8009478:	1e03      	subs	r3, r0, #0
 800947a:	d012      	beq.n	80094a2 <my_gnss_acq_coordinates+0x192>
 800947c:	4d4b      	ldr	r5, [pc, #300]	; (80095ac <my_gnss_acq_coordinates+0x29c>)
 800947e:	197b      	adds	r3, r7, r5
 8009480:	781b      	ldrb	r3, [r3, #0]
 8009482:	2b02      	cmp	r3, #2
 8009484:	d80d      	bhi.n	80094a2 <my_gnss_acq_coordinates+0x192>
					{
						if ( tim_seconds > min_tns_time_ths )
 8009486:	4b51      	ldr	r3, [pc, #324]	; (80095cc <my_gnss_acq_coordinates+0x2bc>)
 8009488:	881a      	ldrh	r2, [r3, #0]
 800948a:	4b51      	ldr	r3, [pc, #324]	; (80095d0 <my_gnss_acq_coordinates+0x2c0>)
 800948c:	881b      	ldrh	r3, [r3, #0]
 800948e:	429a      	cmp	r2, r3
 8009490:	d85b      	bhi.n	800954a <my_gnss_acq_coordinates+0x23a>
						{
							break ;
						}
						gsv_tns = my_nmea_get_gsv_tns ( (char*) nmea_message ) ;
 8009492:	193b      	adds	r3, r7, r4
 8009494:	0018      	movs	r0, r3
 8009496:	f000 fdf1 	bl	800a07c <my_nmea_get_gsv_tns>
 800949a:	0003      	movs	r3, r0
 800949c:	001a      	movs	r2, r3
 800949e:	197b      	adds	r3, r7, r5
 80094a0:	701a      	strb	r2, [r3, #0]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) ) // Koniecznie monitorować cały czas
 80094a2:	2382      	movs	r3, #130	; 0x82
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	18fb      	adds	r3, r7, r3
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	2484      	movs	r4, #132	; 0x84
 80094ac:	0064      	lsls	r4, r4, #1
 80094ae:	193b      	adds	r3, r7, r4
 80094b0:	0011      	movs	r1, r2
 80094b2:	0018      	movs	r0, r3
 80094b4:	f002 fa6b 	bl	800b98e <strstr>
 80094b8:	1e03      	subs	r3, r0, #0
 80094ba:	d010      	beq.n	80094de <my_gnss_acq_coordinates+0x1ce>
					{
						fix3d->fix_mode = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 80094bc:	193b      	adds	r3, r7, r4
 80094be:	0018      	movs	r0, r3
 80094c0:	f000 fbe2 	bl	8009c88 <get_my_nmea_gngsa_fixed_mode_s>
 80094c4:	0003      	movs	r3, r0
 80094c6:	001a      	movs	r2, r3
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	741a      	strb	r2, [r3, #16]
						fix3d->pdop = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 80094cc:	193b      	adds	r3, r7, r4
 80094ce:	0018      	movs	r0, r3
 80094d0:	f000 fbe5 	bl	8009c9e <get_my_nmea_gngsa_pdop_d>
 80094d4:	0002      	movs	r2, r0
 80094d6:	000b      	movs	r3, r1
 80094d8:	6879      	ldr	r1, [r7, #4]
 80094da:	608a      	str	r2, [r1, #8]
 80094dc:	60cb      	str	r3, [r1, #12]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngll_label ) && is_utc_saved )
 80094de:	2381      	movs	r3, #129	; 0x81
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	18fb      	adds	r3, r7, r3
 80094e4:	681a      	ldr	r2, [r3, #0]
 80094e6:	2384      	movs	r3, #132	; 0x84
 80094e8:	005b      	lsls	r3, r3, #1
 80094ea:	18fb      	adds	r3, r7, r3
 80094ec:	0011      	movs	r1, r2
 80094ee:	0018      	movs	r0, r3
 80094f0:	f002 fa4d 	bl	800b98e <strstr>
 80094f4:	1e03      	subs	r3, r0, #0
 80094f6:	d020      	beq.n	800953a <my_gnss_acq_coordinates+0x22a>
 80094f8:	4b29      	ldr	r3, [pc, #164]	; (80095a0 <my_gnss_acq_coordinates+0x290>)
 80094fa:	18fb      	adds	r3, r7, r3
 80094fc:	781b      	ldrb	r3, [r3, #0]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d01b      	beq.n	800953a <my_gnss_acq_coordinates+0x22a>
					{
						if ( fix3d->fix_mode != NMEA_3D_FIX ) // Solution for Issue #3 Handle a lost of fix during acquisition.
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	7c1b      	ldrb	r3, [r3, #16]
 8009506:	2b33      	cmp	r3, #51	; 0x33
 8009508:	d121      	bne.n	800954e <my_gnss_acq_coordinates+0x23e>
						{
							break ;
						}
						memcpy ( gngll_message , nmea_message , UART_TX_MAX_BUFF_SIZE ) ;
 800950a:	4b2a      	ldr	r3, [pc, #168]	; (80095b4 <my_gnss_acq_coordinates+0x2a4>)
 800950c:	2186      	movs	r1, #134	; 0x86
 800950e:	0089      	lsls	r1, r1, #2
 8009510:	185b      	adds	r3, r3, r1
 8009512:	19da      	adds	r2, r3, r7
 8009514:	4b26      	ldr	r3, [pc, #152]	; (80095b0 <my_gnss_acq_coordinates+0x2a0>)
 8009516:	185b      	adds	r3, r3, r1
 8009518:	19db      	adds	r3, r3, r7
 800951a:	0010      	movs	r0, r2
 800951c:	0019      	movs	r1, r3
 800951e:	23fa      	movs	r3, #250	; 0xfa
 8009520:	001a      	movs	r2, r3
 8009522:	f002 faec 	bl	800bafe <memcpy>
						if ( fix3d->pdop <= pdop_ths )
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6898      	ldr	r0, [r3, #8]
 800952a:	68d9      	ldr	r1, [r3, #12]
 800952c:	4b29      	ldr	r3, [pc, #164]	; (80095d4 <my_gnss_acq_coordinates+0x2c4>)
 800952e:	681a      	ldr	r2, [r3, #0]
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	f7f6 ff99 	bl	8000468 <__aeabi_dcmple>
 8009536:	1e03      	subs	r3, r0, #0
 8009538:	d10b      	bne.n	8009552 <my_gnss_acq_coordinates+0x242>
	while ( tim_seconds < fix_acq_ths )
 800953a:	4b24      	ldr	r3, [pc, #144]	; (80095cc <my_gnss_acq_coordinates+0x2bc>)
 800953c:	881a      	ldrh	r2, [r3, #0]
 800953e:	4b26      	ldr	r3, [pc, #152]	; (80095d8 <my_gnss_acq_coordinates+0x2c8>)
 8009540:	881b      	ldrh	r3, [r3, #0]
 8009542:	429a      	cmp	r2, r3
 8009544:	d200      	bcs.n	8009548 <my_gnss_acq_coordinates+0x238>
 8009546:	e733      	b.n	80093b0 <my_gnss_acq_coordinates+0xa0>
 8009548:	e004      	b.n	8009554 <my_gnss_acq_coordinates+0x244>
							break ;
 800954a:	46c0      	nop			; (mov r8, r8)
 800954c:	e002      	b.n	8009554 <my_gnss_acq_coordinates+0x244>
							break ;
 800954e:	46c0      	nop			; (mov r8, r8)
 8009550:	e000      	b.n	8009554 <my_gnss_acq_coordinates+0x244>
						{
							break ;
 8009552:	46c0      	nop			; (mov r8, r8)
					}
				}
			}
		}
	}
	my_tim_stop () ;
 8009554:	f7f9 ff74 	bl	8003440 <my_tim_stop>
	// WYŁĄCZYĆ I ZASAVEOWAĆ BRAK GLONASS BO OSTATNIO NIE ZROBIŁEM SAVE TO NVRAM

	if ( gngll_message[0] )
 8009558:	4b16      	ldr	r3, [pc, #88]	; (80095b4 <my_gnss_acq_coordinates+0x2a4>)
 800955a:	2286      	movs	r2, #134	; 0x86
 800955c:	0092      	lsls	r2, r2, #2
 800955e:	189b      	adds	r3, r3, r2
 8009560:	19db      	adds	r3, r3, r7
 8009562:	781b      	ldrb	r3, [r3, #0]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d00a      	beq.n	800957e <my_gnss_acq_coordinates+0x26e>
	{
		my_nmea_get_gngll_coordinates ( (char*) gngll_message , fix3d ) ;
 8009568:	687a      	ldr	r2, [r7, #4]
 800956a:	230c      	movs	r3, #12
 800956c:	18fb      	adds	r3, r7, r3
 800956e:	0011      	movs	r1, r2
 8009570:	0018      	movs	r0, r3
 8009572:	f000 fc99 	bl	8009ea8 <my_nmea_get_gngll_coordinates>
		r = true ;
 8009576:	4b09      	ldr	r3, [pc, #36]	; (800959c <my_gnss_acq_coordinates+0x28c>)
 8009578:	18fb      	adds	r3, r7, r3
 800957a:	2201      	movs	r2, #1
 800957c:	701a      	strb	r2, [r3, #0]
	}
	fix3d->acq_time = tim_seconds ;
 800957e:	4b13      	ldr	r3, [pc, #76]	; (80095cc <my_gnss_acq_coordinates+0x2bc>)
 8009580:	881a      	ldrh	r2, [r3, #0]
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	825a      	strh	r2, [r3, #18]
	return r ;
 8009586:	4b05      	ldr	r3, [pc, #20]	; (800959c <my_gnss_acq_coordinates+0x28c>)
 8009588:	18fb      	adds	r3, r7, r3
 800958a:	781b      	ldrb	r3, [r3, #0]
}
 800958c:	0018      	movs	r0, r3
 800958e:	46bd      	mov	sp, r7
 8009590:	2387      	movs	r3, #135	; 0x87
 8009592:	009b      	lsls	r3, r3, #2
 8009594:	449d      	add	sp, r3
 8009596:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009598:	fffffde4 	.word	0xfffffde4
 800959c:	00000217 	.word	0x00000217
 80095a0:	00000216 	.word	0x00000216
 80095a4:	00000203 	.word	0x00000203
 80095a8:	00000202 	.word	0x00000202
 80095ac:	00000215 	.word	0x00000215
 80095b0:	fffffef0 	.word	0xfffffef0
 80095b4:	fffffdf4 	.word	0xfffffdf4
 80095b8:	08013e00 	.word	0x08013e00
 80095bc:	08013e08 	.word	0x08013e08
 80095c0:	08013e10 	.word	0x08013e10
 80095c4:	08013e18 	.word	0x08013e18
 80095c8:	408f4000 	.word	0x408f4000
 80095cc:	20000c00 	.word	0x20000c00
 80095d0:	20000018 	.word	0x20000018
 80095d4:	20000020 	.word	0x20000020
 80095d8:	20000016 	.word	0x20000016

080095dc <my_rtc_get_dt>:
** Synopsis: $<TalkerID>RMC,<UTC>,<Status>,<Lat>,<N/S>,<Lon>,<E/W>,<SOG>,<COG>,<Date>,<MagVar>,<MagVarDir>,<ModeInd>,<NavStatus>*<Checksum><CR><LF>
** m message example from Quectel L86: "$GPRMC,085151.187,V,,,,,0.00,0.00,291023,,,N,V*3A". \r\n have been wiped out.
*/

void my_rtc_get_dt ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b082      	sub	sp, #8
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
 80095e6:	6879      	ldr	r1, [r7, #4]
 80095e8:	4b07      	ldr	r3, [pc, #28]	; (8009608 <my_rtc_get_dt+0x2c>)
 80095ea:	2200      	movs	r2, #0
 80095ec:	0018      	movs	r0, r3
 80095ee:	f7fc f987 	bl	8005900 <HAL_RTC_GetDate>
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
 80095f2:	6839      	ldr	r1, [r7, #0]
 80095f4:	4b04      	ldr	r3, [pc, #16]	; (8009608 <my_rtc_get_dt+0x2c>)
 80095f6:	2200      	movs	r2, #0
 80095f8:	0018      	movs	r0, r3
 80095fa:	f7fc f893 	bl	8005724 <HAL_RTC_GetTime>
}
 80095fe:	46c0      	nop			; (mov r8, r8)
 8009600:	46bd      	mov	sp, r7
 8009602:	b002      	add	sp, #8
 8009604:	bd80      	pop	{r7, pc}
 8009606:	46c0      	nop			; (mov r8, r8)
 8009608:	200006f4 	.word	0x200006f4

0800960c <my_rtc_get_dt_s>:
uint16_t my_rtc_get_dt_s ( char* dt_s )
{
 800960c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800960e:	b08d      	sub	sp, #52	; 0x34
 8009610:	af04      	add	r7, sp, #16
 8009612:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 8009614:	2508      	movs	r5, #8
 8009616:	1979      	adds	r1, r7, r5
 8009618:	4b1b      	ldr	r3, [pc, #108]	; (8009688 <my_rtc_get_dt_s+0x7c>)
 800961a:	2200      	movs	r2, #0
 800961c:	0018      	movs	r0, r3
 800961e:	f7fc f881 	bl	8005724 <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 8009622:	241c      	movs	r4, #28
 8009624:	1939      	adds	r1, r7, r4
 8009626:	4b18      	ldr	r3, [pc, #96]	; (8009688 <my_rtc_get_dt_s+0x7c>)
 8009628:	2200      	movs	r2, #0
 800962a:	0018      	movs	r0, r3
 800962c:	f7fc f968 	bl	8005900 <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds ) ;
 8009630:	0021      	movs	r1, r4
 8009632:	187b      	adds	r3, r7, r1
 8009634:	78db      	ldrb	r3, [r3, #3]
 8009636:	22fa      	movs	r2, #250	; 0xfa
 8009638:	00d2      	lsls	r2, r2, #3
 800963a:	189a      	adds	r2, r3, r2
 800963c:	187b      	adds	r3, r7, r1
 800963e:	785b      	ldrb	r3, [r3, #1]
 8009640:	469c      	mov	ip, r3
 8009642:	187b      	adds	r3, r7, r1
 8009644:	789b      	ldrb	r3, [r3, #2]
 8009646:	001c      	movs	r4, r3
 8009648:	0028      	movs	r0, r5
 800964a:	183b      	adds	r3, r7, r0
 800964c:	781b      	ldrb	r3, [r3, #0]
 800964e:	001d      	movs	r5, r3
 8009650:	183b      	adds	r3, r7, r0
 8009652:	785b      	ldrb	r3, [r3, #1]
 8009654:	001e      	movs	r6, r3
 8009656:	183b      	adds	r3, r7, r0
 8009658:	789b      	ldrb	r3, [r3, #2]
 800965a:	490c      	ldr	r1, [pc, #48]	; (800968c <my_rtc_get_dt_s+0x80>)
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	9303      	str	r3, [sp, #12]
 8009660:	9602      	str	r6, [sp, #8]
 8009662:	9501      	str	r5, [sp, #4]
 8009664:	9400      	str	r4, [sp, #0]
 8009666:	4663      	mov	r3, ip
 8009668:	f002 f8ce 	bl	800b808 <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 800966c:	211c      	movs	r1, #28
 800966e:	187b      	adds	r3, r7, r1
 8009670:	78db      	ldrb	r3, [r3, #3]
 8009672:	b29b      	uxth	r3, r3
 8009674:	22fa      	movs	r2, #250	; 0xfa
 8009676:	00d2      	lsls	r2, r2, #3
 8009678:	4694      	mov	ip, r2
 800967a:	4463      	add	r3, ip
 800967c:	b29b      	uxth	r3, r3
}
 800967e:	0018      	movs	r0, r3
 8009680:	46bd      	mov	sp, r7
 8009682:	b009      	add	sp, #36	; 0x24
 8009684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009686:	46c0      	nop			; (mov r8, r8)
 8009688:	200006f4 	.word	0x200006f4
 800968c:	08013e68 	.word	0x08013e68

08009690 <my_rtc_set_alarm>:
bool my_rtc_set_alarm ( uint32_t s )
{
 8009690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009692:	b0a9      	sub	sp, #164	; 0xa4
 8009694:	af02      	add	r7, sp, #8
 8009696:	6078      	str	r0, [r7, #4]

	RTC_DateTypeDef 	d ;
	RTC_TimeTypeDef 	t ;
	RTC_AlarmTypeDef	a ;

	my_rtc_get_dt ( &d , &t ) ;
 8009698:	2434      	movs	r4, #52	; 0x34
 800969a:	193a      	adds	r2, r7, r4
 800969c:	2548      	movs	r5, #72	; 0x48
 800969e:	197b      	adds	r3, r7, r5
 80096a0:	0011      	movs	r1, r2
 80096a2:	0018      	movs	r0, r3
 80096a4:	f7ff ff9a 	bl	80095dc <my_rtc_get_dt>
	my_rtc_get_dt_s ( rtc_dt_s ) ; // Bez tej linii będzie błąd funkcji, która zacznie ustawiać alarm na wartość poprzedniego alarmu i wszystko się zawiesi
 80096a8:	2680      	movs	r6, #128	; 0x80
 80096aa:	19bb      	adds	r3, r7, r6
 80096ac:	0018      	movs	r0, r3
 80096ae:	f7ff ffad 	bl	800960c <my_rtc_get_dt_s>
	sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80096b2:	4a36      	ldr	r2, [pc, #216]	; (800978c <my_rtc_set_alarm+0xfc>)
 80096b4:	4936      	ldr	r1, [pc, #216]	; (8009790 <my_rtc_set_alarm+0x100>)
 80096b6:	234c      	movs	r3, #76	; 0x4c
 80096b8:	18f8      	adds	r0, r7, r3
 80096ba:	19bb      	adds	r3, r7, r6
 80096bc:	9300      	str	r3, [sp, #0]
 80096be:	232d      	movs	r3, #45	; 0x2d
 80096c0:	f002 f8a2 	bl	800b808 <sprintf>
	send_debug_logs ( m ) ;
 80096c4:	234c      	movs	r3, #76	; 0x4c
 80096c6:	18fb      	adds	r3, r7, r3
 80096c8:	0018      	movs	r0, r3
 80096ca:	f7f9 fd45 	bl	8003158 <send_debug_logs>
	uint32_t alarm_ts = my_conv_rtc2timestamp ( &d , &t ) + s ;
 80096ce:	193a      	adds	r2, r7, r4
 80096d0:	197b      	adds	r3, r7, r5
 80096d2:	0011      	movs	r1, r2
 80096d4:	0018      	movs	r0, r3
 80096d6:	f000 f90d 	bl	80098f4 <my_conv_rtc2timestamp>
 80096da:	0002      	movs	r2, r0
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	189b      	adds	r3, r3, r2
 80096e0:	2094      	movs	r0, #148	; 0x94
 80096e2:	183a      	adds	r2, r7, r0
 80096e4:	6013      	str	r3, [r2, #0]
	my_conv_timestamp2rtc ( alarm_ts , &d , &t ) ;
 80096e6:	193a      	adds	r2, r7, r4
 80096e8:	1979      	adds	r1, r7, r5
 80096ea:	1838      	adds	r0, r7, r0
 80096ec:	6803      	ldr	r3, [r0, #0]
 80096ee:	0018      	movs	r0, r3
 80096f0:	f000 f974 	bl	80099dc <my_conv_timestamp2rtc>

	/** Enable the Alarm A		  */
	a.AlarmTime.Hours = t.Hours ;
 80096f4:	193b      	adds	r3, r7, r4
 80096f6:	781a      	ldrb	r2, [r3, #0]
 80096f8:	210c      	movs	r1, #12
 80096fa:	187b      	adds	r3, r7, r1
 80096fc:	701a      	strb	r2, [r3, #0]
	a.AlarmTime.Minutes = t.Minutes ;
 80096fe:	193b      	adds	r3, r7, r4
 8009700:	785a      	ldrb	r2, [r3, #1]
 8009702:	187b      	adds	r3, r7, r1
 8009704:	705a      	strb	r2, [r3, #1]
	a.AlarmTime.Seconds = t.Seconds ;
 8009706:	193b      	adds	r3, r7, r4
 8009708:	789a      	ldrb	r2, [r3, #2]
 800970a:	187b      	adds	r3, r7, r1
 800970c:	709a      	strb	r2, [r3, #2]
	a.AlarmTime.SubSeconds = 0;
 800970e:	0008      	movs	r0, r1
 8009710:	183b      	adds	r3, r7, r0
 8009712:	2200      	movs	r2, #0
 8009714:	605a      	str	r2, [r3, #4]
	a.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 8009716:	183b      	adds	r3, r7, r0
 8009718:	2200      	movs	r2, #0
 800971a:	60da      	str	r2, [r3, #12]
	a.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET ;
 800971c:	183b      	adds	r3, r7, r0
 800971e:	2200      	movs	r2, #0
 8009720:	611a      	str	r2, [r3, #16]
	a.AlarmMask = RTC_ALARMMASK_NONE ;
 8009722:	183b      	adds	r3, r7, r0
 8009724:	2200      	movs	r2, #0
 8009726:	615a      	str	r2, [r3, #20]
	a.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL ;
 8009728:	183b      	adds	r3, r7, r0
 800972a:	2200      	movs	r2, #0
 800972c:	619a      	str	r2, [r3, #24]
	a.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE ;
 800972e:	183b      	adds	r3, r7, r0
 8009730:	2200      	movs	r2, #0
 8009732:	61da      	str	r2, [r3, #28]
	a.AlarmDateWeekDay = d.Date ;
 8009734:	197b      	adds	r3, r7, r5
 8009736:	7899      	ldrb	r1, [r3, #2]
 8009738:	183b      	adds	r3, r7, r0
 800973a:	2220      	movs	r2, #32
 800973c:	5499      	strb	r1, [r3, r2]
	a.Alarm = RTC_ALARM_A ;
 800973e:	183b      	adds	r3, r7, r0
 8009740:	2280      	movs	r2, #128	; 0x80
 8009742:	0052      	lsls	r2, r2, #1
 8009744:	625a      	str	r2, [r3, #36]	; 0x24
	if ( HAL_RTC_SetAlarm_IT ( &hrtc , &a , RTC_FORMAT_BIN ) == HAL_OK )
 8009746:	1839      	adds	r1, r7, r0
 8009748:	4b12      	ldr	r3, [pc, #72]	; (8009794 <my_rtc_set_alarm+0x104>)
 800974a:	2200      	movs	r2, #0
 800974c:	0018      	movs	r0, r3
 800974e:	f7fc f925 	bl	800599c <HAL_RTC_SetAlarm_IT>
 8009752:	1e03      	subs	r3, r0, #0
 8009754:	d114      	bne.n	8009780 <my_rtc_set_alarm+0xf0>
	{
		my_conv_dt_2_dts ( &d , &t , rtc_dt_s ) ;
 8009756:	19ba      	adds	r2, r7, r6
 8009758:	1939      	adds	r1, r7, r4
 800975a:	197b      	adds	r3, r7, r5
 800975c:	0018      	movs	r0, r3
 800975e:	f000 f9ff 	bl	8009b60 <my_conv_dt_2_dts>
		sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8009762:	4a0a      	ldr	r2, [pc, #40]	; (800978c <my_rtc_set_alarm+0xfc>)
 8009764:	490a      	ldr	r1, [pc, #40]	; (8009790 <my_rtc_set_alarm+0x100>)
 8009766:	244c      	movs	r4, #76	; 0x4c
 8009768:	1938      	adds	r0, r7, r4
 800976a:	19bb      	adds	r3, r7, r6
 800976c:	9300      	str	r3, [sp, #0]
 800976e:	2341      	movs	r3, #65	; 0x41
 8009770:	f002 f84a 	bl	800b808 <sprintf>
		send_debug_logs ( m ) ;
 8009774:	193b      	adds	r3, r7, r4
 8009776:	0018      	movs	r0, r3
 8009778:	f7f9 fcee 	bl	8003158 <send_debug_logs>
		return true ;
 800977c:	2301      	movs	r3, #1
 800977e:	e000      	b.n	8009782 <my_rtc_set_alarm+0xf2>
	}
	return false ;
 8009780:	2300      	movs	r3, #0
}
 8009782:	0018      	movs	r0, r3
 8009784:	46bd      	mov	sp, r7
 8009786:	b027      	add	sp, #156	; 0x9c
 8009788:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800978a:	46c0      	nop			; (mov r8, r8)
 800978c:	08013e88 	.word	0x08013e88
 8009790:	08013ea4 	.word	0x08013ea4
 8009794:	200006f4 	.word	0x200006f4

08009798 <my_rtc_set_dt_from_nmea_rmc>:

void my_rtc_set_dt_from_nmea_rmc ( const char* m )
{
 8009798:	b5b0      	push	{r4, r5, r7, lr}
 800979a:	b088      	sub	sp, #32
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime ;
	  RTC_DateTypeDef sDate ;

	  my_nmea_get_rmc_date_yy ( m , &sDate.Year ) ;
 80097a0:	2508      	movs	r5, #8
 80097a2:	197b      	adds	r3, r7, r5
 80097a4:	1cda      	adds	r2, r3, #3
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	0011      	movs	r1, r2
 80097aa:	0018      	movs	r0, r3
 80097ac:	f000 fc9e 	bl	800a0ec <my_nmea_get_rmc_date_yy>
	  my_nmea_get_rmc_date_mm ( m , &sDate.Month ) ;
 80097b0:	197b      	adds	r3, r7, r5
 80097b2:	1c5a      	adds	r2, r3, #1
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	0011      	movs	r1, r2
 80097b8:	0018      	movs	r0, r3
 80097ba:	f000 fcd1 	bl	800a160 <my_nmea_get_rmc_date_mm>
	  my_nmea_get_rmc_date_dd ( m , &sDate.Date ) ;
 80097be:	197b      	adds	r3, r7, r5
 80097c0:	1c9a      	adds	r2, r3, #2
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	0011      	movs	r1, r2
 80097c6:	0018      	movs	r0, r3
 80097c8:	f000 fd04 	bl	800a1d4 <my_nmea_get_rmc_date_dd>
	  my_nmea_get_rmc_utc_hh ( m , &sTime.Hours ) ;
 80097cc:	240c      	movs	r4, #12
 80097ce:	193a      	adds	r2, r7, r4
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	0011      	movs	r1, r2
 80097d4:	0018      	movs	r0, r3
 80097d6:	f000 fd37 	bl	800a248 <my_nmea_get_rmc_utc_hh>
	  my_nmea_get_rmc_utc_mm ( m , &sTime.Minutes ) ;
 80097da:	193b      	adds	r3, r7, r4
 80097dc:	1c5a      	adds	r2, r3, #1
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	0011      	movs	r1, r2
 80097e2:	0018      	movs	r0, r3
 80097e4:	f000 fd6a 	bl	800a2bc <my_nmea_get_rmc_utc_mm>
	  my_nmea_get_rmc_utc_ss ( m , &sTime.Seconds ) ;
 80097e8:	193b      	adds	r3, r7, r4
 80097ea:	1c9a      	adds	r2, r3, #2
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	0011      	movs	r1, r2
 80097f0:	0018      	movs	r0, r3
 80097f2:	f000 fd9d 	bl	800a330 <my_nmea_get_rmc_utc_ss>
	  my_nmea_get_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 80097f6:	193b      	adds	r3, r7, r4
 80097f8:	1d1a      	adds	r2, r3, #4
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	0011      	movs	r1, r2
 80097fe:	0018      	movs	r0, r3
 8009800:	f000 fdd0 	bl	800a3a4 <my_nmea_get_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8009804:	193b      	adds	r3, r7, r4
 8009806:	2200      	movs	r2, #0
 8009808:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800980a:	193b      	adds	r3, r7, r4
 800980c:	2200      	movs	r2, #0
 800980e:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 8009810:	4b0b      	ldr	r3, [pc, #44]	; (8009840 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009812:	0018      	movs	r0, r3
 8009814:	f7fc fb31 	bl	8005e7a <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 8009818:	1939      	adds	r1, r7, r4
 800981a:	4b09      	ldr	r3, [pc, #36]	; (8009840 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 800981c:	2200      	movs	r2, #0
 800981e:	0018      	movs	r0, r3
 8009820:	f7fb fed8 	bl	80055d4 <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 8009824:	1979      	adds	r1, r7, r5
 8009826:	4b06      	ldr	r3, [pc, #24]	; (8009840 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009828:	2200      	movs	r2, #0
 800982a:	0018      	movs	r0, r3
 800982c:	f7fb ffd6 	bl	80057dc <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 8009830:	4b03      	ldr	r3, [pc, #12]	; (8009840 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009832:	0018      	movs	r0, r3
 8009834:	f7fc fb55 	bl	8005ee2 <HAL_RTCEx_DisableBypassShadow>
}
 8009838:	46c0      	nop			; (mov r8, r8)
 800983a:	46bd      	mov	sp, r7
 800983c:	b008      	add	sp, #32
 800983e:	bdb0      	pop	{r4, r5, r7, pc}
 8009840:	200006f4 	.word	0x200006f4

08009844 <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b084      	sub	sp, #16
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2100      	movs	r1, #0
 8009850:	0018      	movs	r0, r3
 8009852:	f001 fe3d 	bl	800b4d0 <strtod>
 8009856:	0002      	movs	r2, r0
 8009858:	000b      	movs	r3, r1
 800985a:	60ba      	str	r2, [r7, #8]
 800985c:	60fb      	str	r3, [r7, #12]
    return d ;
 800985e:	68ba      	ldr	r2, [r7, #8]
 8009860:	68fb      	ldr	r3, [r7, #12]
}
 8009862:	0010      	movs	r0, r2
 8009864:	0019      	movs	r1, r3
 8009866:	46bd      	mov	sp, r7
 8009868:	b004      	add	sp, #16
 800986a:	bd80      	pop	{r7, pc}

0800986c <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b084      	sub	sp, #16
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
 8009874:	0008      	movs	r0, r1
 8009876:	0011      	movs	r1, r2
 8009878:	1cfb      	adds	r3, r7, #3
 800987a:	1c02      	adds	r2, r0, #0
 800987c:	701a      	strb	r2, [r3, #0]
 800987e:	1cbb      	adds	r3, r7, #2
 8009880:	1c0a      	adds	r2, r1, #0
 8009882:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 8009884:	230f      	movs	r3, #15
 8009886:	18fb      	adds	r3, r7, r3
 8009888:	2200      	movs	r2, #0
 800988a:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 800988c:	230e      	movs	r3, #14
 800988e:	18fb      	adds	r3, r7, r3
 8009890:	2200      	movs	r2, #0
 8009892:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 8009894:	e01c      	b.n	80098d0 <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 8009896:	230f      	movs	r3, #15
 8009898:	18fb      	adds	r3, r7, r3
 800989a:	781b      	ldrb	r3, [r3, #0]
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	18d3      	adds	r3, r2, r3
 80098a0:	781b      	ldrb	r3, [r3, #0]
 80098a2:	1cfa      	adds	r2, r7, #3
 80098a4:	7812      	ldrb	r2, [r2, #0]
 80098a6:	429a      	cmp	r2, r3
 80098a8:	d105      	bne.n	80098b6 <my_find_char_position+0x4a>
			p++ ;
 80098aa:	210e      	movs	r1, #14
 80098ac:	187b      	adds	r3, r7, r1
 80098ae:	781a      	ldrb	r2, [r3, #0]
 80098b0:	187b      	adds	r3, r7, r1
 80098b2:	3201      	adds	r2, #1
 80098b4:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 80098b6:	230e      	movs	r3, #14
 80098b8:	18fa      	adds	r2, r7, r3
 80098ba:	1cbb      	adds	r3, r7, #2
 80098bc:	7812      	ldrb	r2, [r2, #0]
 80098be:	781b      	ldrb	r3, [r3, #0]
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d00e      	beq.n	80098e2 <my_find_char_position+0x76>
			break ;
		i++ ;
 80098c4:	210f      	movs	r1, #15
 80098c6:	187b      	adds	r3, r7, r1
 80098c8:	781a      	ldrb	r2, [r3, #0]
 80098ca:	187b      	adds	r3, r7, r1
 80098cc:	3201      	adds	r2, #1
 80098ce:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 80098d0:	230f      	movs	r3, #15
 80098d2:	18fb      	adds	r3, r7, r3
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	687a      	ldr	r2, [r7, #4]
 80098d8:	18d3      	adds	r3, r2, r3
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d1da      	bne.n	8009896 <my_find_char_position+0x2a>
 80098e0:	e000      	b.n	80098e4 <my_find_char_position+0x78>
			break ;
 80098e2:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 80098e4:	230f      	movs	r3, #15
 80098e6:	18fb      	adds	r3, r7, r3
 80098e8:	781b      	ldrb	r3, [r3, #0]
}
 80098ea:	0018      	movs	r0, r3
 80098ec:	46bd      	mov	sp, r7
 80098ee:	b004      	add	sp, #16
 80098f0:	bd80      	pop	{r7, pc}
	...

080098f4 <my_conv_rtc2timestamp>:

// Function converting RTC date and time to Unix timestamp (ts): number of seconds after the Epoch (1970.01.01).
uint32_t my_conv_rtc2timestamp ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b086      	sub	sp, #24
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	6039      	str	r1, [r7, #0]
    // Number of days in months (considering leap years).
    static const uint8_t monthDays[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;

    // Conversion of years into days.
    uint32_t years = d->Year + 2000;  // RTC starts from 20
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	78db      	ldrb	r3, [r3, #3]
 8009902:	22fa      	movs	r2, #250	; 0xfa
 8009904:	00d2      	lsls	r2, r2, #3
 8009906:	4694      	mov	ip, r2
 8009908:	4463      	add	r3, ip
 800990a:	60fb      	str	r3, [r7, #12]
    uint32_t days = ( years - 1970 ) * 365 + ( ( years - 1969 ) / 4 ) ;  // Days for years and leap years.
 800990c:	68fa      	ldr	r2, [r7, #12]
 800990e:	0013      	movs	r3, r2
 8009910:	00db      	lsls	r3, r3, #3
 8009912:	189b      	adds	r3, r3, r2
 8009914:	00db      	lsls	r3, r3, #3
 8009916:	189b      	adds	r3, r3, r2
 8009918:	009a      	lsls	r2, r3, #2
 800991a:	189a      	adds	r2, r3, r2
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	492c      	ldr	r1, [pc, #176]	; (80099d0 <my_conv_rtc2timestamp+0xdc>)
 8009920:	468c      	mov	ip, r1
 8009922:	4463      	add	r3, ip
 8009924:	089b      	lsrs	r3, r3, #2
 8009926:	18d3      	adds	r3, r2, r3
 8009928:	4a2a      	ldr	r2, [pc, #168]	; (80099d4 <my_conv_rtc2timestamp+0xe0>)
 800992a:	4694      	mov	ip, r2
 800992c:	4463      	add	r3, ip
 800992e:	617b      	str	r3, [r7, #20]
    // Conversion of months into days.
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009930:	2300      	movs	r3, #0
 8009932:	613b      	str	r3, [r7, #16]
 8009934:	e00a      	b.n	800994c <my_conv_rtc2timestamp+0x58>
    {
        days += monthDays[i] ;
 8009936:	4a28      	ldr	r2, [pc, #160]	; (80099d8 <my_conv_rtc2timestamp+0xe4>)
 8009938:	693b      	ldr	r3, [r7, #16]
 800993a:	18d3      	adds	r3, r2, r3
 800993c:	781b      	ldrb	r3, [r3, #0]
 800993e:	001a      	movs	r2, r3
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	189b      	adds	r3, r3, r2
 8009944:	617b      	str	r3, [r7, #20]
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009946:	693b      	ldr	r3, [r7, #16]
 8009948:	3301      	adds	r3, #1
 800994a:	613b      	str	r3, [r7, #16]
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	785b      	ldrb	r3, [r3, #1]
 8009950:	3b01      	subs	r3, #1
 8009952:	693a      	ldr	r2, [r7, #16]
 8009954:	429a      	cmp	r2, r3
 8009956:	dbee      	blt.n	8009936 <my_conv_rtc2timestamp+0x42>
    }
    if ( d->Month > 2 && my_conv_is_leap_year ( years ) )
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	785b      	ldrb	r3, [r3, #1]
 800995c:	2b02      	cmp	r3, #2
 800995e:	d908      	bls.n	8009972 <my_conv_rtc2timestamp+0x7e>
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	0018      	movs	r0, r3
 8009964:	f000 f8de 	bl	8009b24 <my_conv_is_leap_year>
 8009968:	1e03      	subs	r3, r0, #0
 800996a:	d002      	beq.n	8009972 <my_conv_rtc2timestamp+0x7e>
    {
        days++ ;  // Add one day in a leap year.
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	3301      	adds	r3, #1
 8009970:	617b      	str	r3, [r7, #20]
    }
    // add the days of the month
    days += d->Date - 1 ;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	789b      	ldrb	r3, [r3, #2]
 8009976:	001a      	movs	r2, r3
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	18d3      	adds	r3, r2, r3
 800997c:	3b01      	subs	r3, #1
 800997e:	617b      	str	r3, [r7, #20]
    // Convert days into seconds and add hours, minutes, seconds.
    uint32_t ts = days * 86400 + t->Hours * 3600 + t->Minutes * 60 + t->Seconds ;
 8009980:	697a      	ldr	r2, [r7, #20]
 8009982:	0013      	movs	r3, r2
 8009984:	005b      	lsls	r3, r3, #1
 8009986:	189b      	adds	r3, r3, r2
 8009988:	011a      	lsls	r2, r3, #4
 800998a:	1ad2      	subs	r2, r2, r3
 800998c:	0113      	lsls	r3, r2, #4
 800998e:	1a9b      	subs	r3, r3, r2
 8009990:	01db      	lsls	r3, r3, #7
 8009992:	0019      	movs	r1, r3
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	001a      	movs	r2, r3
 800999a:	0013      	movs	r3, r2
 800999c:	011b      	lsls	r3, r3, #4
 800999e:	1a9b      	subs	r3, r3, r2
 80099a0:	011a      	lsls	r2, r3, #4
 80099a2:	1ad2      	subs	r2, r2, r3
 80099a4:	0113      	lsls	r3, r2, #4
 80099a6:	001a      	movs	r2, r3
 80099a8:	0013      	movs	r3, r2
 80099aa:	18ca      	adds	r2, r1, r3
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	785b      	ldrb	r3, [r3, #1]
 80099b0:	0019      	movs	r1, r3
 80099b2:	000b      	movs	r3, r1
 80099b4:	011b      	lsls	r3, r3, #4
 80099b6:	1a5b      	subs	r3, r3, r1
 80099b8:	009b      	lsls	r3, r3, #2
 80099ba:	18d3      	adds	r3, r2, r3
 80099bc:	683a      	ldr	r2, [r7, #0]
 80099be:	7892      	ldrb	r2, [r2, #2]
 80099c0:	189b      	adds	r3, r3, r2
 80099c2:	60bb      	str	r3, [r7, #8]

    return ts ;
 80099c4:	68bb      	ldr	r3, [r7, #8]
}
 80099c6:	0018      	movs	r0, r3
 80099c8:	46bd      	mov	sp, r7
 80099ca:	b006      	add	sp, #24
 80099cc:	bd80      	pop	{r7, pc}
 80099ce:	46c0      	nop			; (mov r8, r8)
 80099d0:	fffff84f 	.word	0xfffff84f
 80099d4:	fff50736 	.word	0xfff50736
 80099d8:	08013fbc 	.word	0x08013fbc

080099dc <my_conv_timestamp2rtc>:

// Function converting Unix timestamp (ts) to RTC date and time
void my_conv_timestamp2rtc ( uint32_t ts , RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 80099dc:	b590      	push	{r4, r7, lr}
 80099de:	b08b      	sub	sp, #44	; 0x2c
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	60f8      	str	r0, [r7, #12]
 80099e4:	60b9      	str	r1, [r7, #8]
 80099e6:	607a      	str	r2, [r7, #4]
	static const uint16_t daysInMonth[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;
	uint32_t seconds = ts % 60 ;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	213c      	movs	r1, #60	; 0x3c
 80099ec:	0018      	movs	r0, r3
 80099ee:	f7f6 fc2b 	bl	8000248 <__aeabi_uidivmod>
 80099f2:	000b      	movs	r3, r1
 80099f4:	61bb      	str	r3, [r7, #24]
	uint32_t minutes = ( ts / 60 ) % 60 ;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	213c      	movs	r1, #60	; 0x3c
 80099fa:	0018      	movs	r0, r3
 80099fc:	f7f6 fb9e 	bl	800013c <__udivsi3>
 8009a00:	0003      	movs	r3, r0
 8009a02:	213c      	movs	r1, #60	; 0x3c
 8009a04:	0018      	movs	r0, r3
 8009a06:	f7f6 fc1f 	bl	8000248 <__aeabi_uidivmod>
 8009a0a:	000b      	movs	r3, r1
 8009a0c:	617b      	str	r3, [r7, #20]
	uint32_t hours = ( ts / 3600 ) % 24 ;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	22e1      	movs	r2, #225	; 0xe1
 8009a12:	0111      	lsls	r1, r2, #4
 8009a14:	0018      	movs	r0, r3
 8009a16:	f7f6 fb91 	bl	800013c <__udivsi3>
 8009a1a:	0003      	movs	r3, r0
 8009a1c:	2118      	movs	r1, #24
 8009a1e:	0018      	movs	r0, r3
 8009a20:	f7f6 fc12 	bl	8000248 <__aeabi_uidivmod>
 8009a24:	000b      	movs	r3, r1
 8009a26:	613b      	str	r3, [r7, #16]

	// Counting days since Epoch
	uint32_t days = ts / 86400 ;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	493b      	ldr	r1, [pc, #236]	; (8009b18 <my_conv_timestamp2rtc+0x13c>)
 8009a2c:	0018      	movs	r0, r3
 8009a2e:	f7f6 fb85 	bl	800013c <__udivsi3>
 8009a32:	0003      	movs	r3, r0
 8009a34:	627b      	str	r3, [r7, #36]	; 0x24

	// Calculating the year
	uint32_t year = 1970 ;
 8009a36:	4b39      	ldr	r3, [pc, #228]	; (8009b1c <my_conv_timestamp2rtc+0x140>)
 8009a38:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8009a3a:	e00d      	b.n	8009a58 <my_conv_timestamp2rtc+0x7c>
	{
		days -= 365 + my_conv_is_leap_year ( year ) ;
 8009a3c:	6a3b      	ldr	r3, [r7, #32]
 8009a3e:	0018      	movs	r0, r3
 8009a40:	f000 f870 	bl	8009b24 <my_conv_is_leap_year>
 8009a44:	0003      	movs	r3, r0
 8009a46:	336e      	adds	r3, #110	; 0x6e
 8009a48:	33ff      	adds	r3, #255	; 0xff
 8009a4a:	001a      	movs	r2, r3
 8009a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4e:	1a9b      	subs	r3, r3, r2
 8009a50:	627b      	str	r3, [r7, #36]	; 0x24
		year++ ;
 8009a52:	6a3b      	ldr	r3, [r7, #32]
 8009a54:	3301      	adds	r3, #1
 8009a56:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8009a58:	6a3b      	ldr	r3, [r7, #32]
 8009a5a:	0018      	movs	r0, r3
 8009a5c:	f000 f862 	bl	8009b24 <my_conv_is_leap_year>
 8009a60:	0003      	movs	r3, r0
 8009a62:	336e      	adds	r3, #110	; 0x6e
 8009a64:	33ff      	adds	r3, #255	; 0xff
 8009a66:	001a      	movs	r2, r3
 8009a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d2e6      	bcs.n	8009a3c <my_conv_timestamp2rtc+0x60>
	}

	// Calculating the month
	uint32_t month = 0 ;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8009a72:	e018      	b.n	8009aa6 <my_conv_timestamp2rtc+0xca>
		days -= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ;
 8009a74:	4b2a      	ldr	r3, [pc, #168]	; (8009b20 <my_conv_timestamp2rtc+0x144>)
 8009a76:	69fa      	ldr	r2, [r7, #28]
 8009a78:	0052      	lsls	r2, r2, #1
 8009a7a:	5ad3      	ldrh	r3, [r2, r3]
 8009a7c:	001c      	movs	r4, r3
 8009a7e:	69fb      	ldr	r3, [r7, #28]
 8009a80:	2b01      	cmp	r3, #1
 8009a82:	d107      	bne.n	8009a94 <my_conv_timestamp2rtc+0xb8>
 8009a84:	6a3b      	ldr	r3, [r7, #32]
 8009a86:	0018      	movs	r0, r3
 8009a88:	f000 f84c 	bl	8009b24 <my_conv_is_leap_year>
 8009a8c:	1e03      	subs	r3, r0, #0
 8009a8e:	d001      	beq.n	8009a94 <my_conv_timestamp2rtc+0xb8>
 8009a90:	2301      	movs	r3, #1
 8009a92:	e000      	b.n	8009a96 <my_conv_timestamp2rtc+0xba>
 8009a94:	2300      	movs	r3, #0
 8009a96:	191b      	adds	r3, r3, r4
 8009a98:	001a      	movs	r2, r3
 8009a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a9c:	1a9b      	subs	r3, r3, r2
 8009a9e:	627b      	str	r3, [r7, #36]	; 0x24
		month++ ;
 8009aa0:	69fb      	ldr	r3, [r7, #28]
 8009aa2:	3301      	adds	r3, #1
 8009aa4:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8009aa6:	4b1e      	ldr	r3, [pc, #120]	; (8009b20 <my_conv_timestamp2rtc+0x144>)
 8009aa8:	69fa      	ldr	r2, [r7, #28]
 8009aaa:	0052      	lsls	r2, r2, #1
 8009aac:	5ad3      	ldrh	r3, [r2, r3]
 8009aae:	001c      	movs	r4, r3
 8009ab0:	69fb      	ldr	r3, [r7, #28]
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d107      	bne.n	8009ac6 <my_conv_timestamp2rtc+0xea>
 8009ab6:	6a3b      	ldr	r3, [r7, #32]
 8009ab8:	0018      	movs	r0, r3
 8009aba:	f000 f833 	bl	8009b24 <my_conv_is_leap_year>
 8009abe:	1e03      	subs	r3, r0, #0
 8009ac0:	d001      	beq.n	8009ac6 <my_conv_timestamp2rtc+0xea>
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	e000      	b.n	8009ac8 <my_conv_timestamp2rtc+0xec>
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	191b      	adds	r3, r3, r4
 8009aca:	001a      	movs	r2, r3
 8009acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d2d0      	bcs.n	8009a74 <my_conv_timestamp2rtc+0x98>
	}

	// Setting date and time in RTC structures
	d->Year = year - 2000 ; // RTC_DateTypeDef.Year expects years since 2000
 8009ad2:	6a3b      	ldr	r3, [r7, #32]
 8009ad4:	b2db      	uxtb	r3, r3
 8009ad6:	3330      	adds	r3, #48	; 0x30
 8009ad8:	b2da      	uxtb	r2, r3
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	70da      	strb	r2, [r3, #3]
	d->Month = month + 1 ;  // +1 because month is counted from 0
 8009ade:	69fb      	ldr	r3, [r7, #28]
 8009ae0:	b2db      	uxtb	r3, r3
 8009ae2:	3301      	adds	r3, #1
 8009ae4:	b2da      	uxtb	r2, r3
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	705a      	strb	r2, [r3, #1]
	d->Date = days + 1 ;    // +1 because days are counted from 0
 8009aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aec:	b2db      	uxtb	r3, r3
 8009aee:	3301      	adds	r3, #1
 8009af0:	b2da      	uxtb	r2, r3
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	709a      	strb	r2, [r3, #2]
	t->Hours = hours ;
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	b2da      	uxtb	r2, r3
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	701a      	strb	r2, [r3, #0]
	t->Minutes = minutes ;
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	b2da      	uxtb	r2, r3
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	705a      	strb	r2, [r3, #1]
	t->Seconds = seconds ;
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	b2da      	uxtb	r2, r3
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	709a      	strb	r2, [r3, #2]
}
 8009b0e:	46c0      	nop			; (mov r8, r8)
 8009b10:	46bd      	mov	sp, r7
 8009b12:	b00b      	add	sp, #44	; 0x2c
 8009b14:	bd90      	pop	{r4, r7, pc}
 8009b16:	46c0      	nop			; (mov r8, r8)
 8009b18:	00015180 	.word	0x00015180
 8009b1c:	000007b2 	.word	0x000007b2
 8009b20:	08013fc8 	.word	0x08013fc8

08009b24 <my_conv_is_leap_year>:

// Function checking for leap years
int my_conv_is_leap_year ( int yyyy )
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b082      	sub	sp, #8
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
    return ( ( yyyy % 4 == 0 ) && ( yyyy % 100 != 0 ) ) || ( yyyy % 400 == 0 ) ;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2203      	movs	r2, #3
 8009b30:	4013      	ands	r3, r2
 8009b32:	d106      	bne.n	8009b42 <my_conv_is_leap_year+0x1e>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2164      	movs	r1, #100	; 0x64
 8009b38:	0018      	movs	r0, r3
 8009b3a:	f7f6 fc6f 	bl	800041c <__aeabi_idivmod>
 8009b3e:	1e0b      	subs	r3, r1, #0
 8009b40:	d107      	bne.n	8009b52 <my_conv_is_leap_year+0x2e>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	22c8      	movs	r2, #200	; 0xc8
 8009b46:	0051      	lsls	r1, r2, #1
 8009b48:	0018      	movs	r0, r3
 8009b4a:	f7f6 fc67 	bl	800041c <__aeabi_idivmod>
 8009b4e:	1e0b      	subs	r3, r1, #0
 8009b50:	d101      	bne.n	8009b56 <my_conv_is_leap_year+0x32>
 8009b52:	2301      	movs	r3, #1
 8009b54:	e000      	b.n	8009b58 <my_conv_is_leap_year+0x34>
 8009b56:	2300      	movs	r3, #0
}
 8009b58:	0018      	movs	r0, r3
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	b002      	add	sp, #8
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <my_conv_dt_2_dts>:

void my_conv_dt_2_dts ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t , char* dt_s )
{
 8009b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b62:	b089      	sub	sp, #36	; 0x24
 8009b64:	af04      	add	r7, sp, #16
 8009b66:	60f8      	str	r0, [r7, #12]
 8009b68:	60b9      	str	r1, [r7, #8]
 8009b6a:	607a      	str	r2, [r7, #4]
	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + d->Year , d->Month , d->Date , t->Hours , t->Minutes , t->Seconds ) ;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	78db      	ldrb	r3, [r3, #3]
 8009b70:	22fa      	movs	r2, #250	; 0xfa
 8009b72:	00d2      	lsls	r2, r2, #3
 8009b74:	189a      	adds	r2, r3, r2
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	785b      	ldrb	r3, [r3, #1]
 8009b7a:	469c      	mov	ip, r3
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	789b      	ldrb	r3, [r3, #2]
 8009b80:	001c      	movs	r4, r3
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	781b      	ldrb	r3, [r3, #0]
 8009b86:	001d      	movs	r5, r3
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	785b      	ldrb	r3, [r3, #1]
 8009b8c:	001e      	movs	r6, r3
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	789b      	ldrb	r3, [r3, #2]
 8009b92:	4906      	ldr	r1, [pc, #24]	; (8009bac <my_conv_dt_2_dts+0x4c>)
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	9303      	str	r3, [sp, #12]
 8009b98:	9602      	str	r6, [sp, #8]
 8009b9a:	9501      	str	r5, [sp, #4]
 8009b9c:	9400      	str	r4, [sp, #0]
 8009b9e:	4663      	mov	r3, ip
 8009ba0:	f001 fe32 	bl	800b808 <sprintf>
}
 8009ba4:	46c0      	nop			; (mov r8, r8)
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	b005      	add	sp, #20
 8009baa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bac:	08013eb0 	.word	0x08013eb0

08009bb0 <my_nmea_message>:
#include <inttypes.h>
#include "my_nmea.h"


int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b084      	sub	sp, #16
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	60f8      	str	r0, [r7, #12]
 8009bb8:	60b9      	str	r1, [r7, #8]
 8009bba:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	781b      	ldrb	r3, [r3, #0]
 8009bc0:	2b24      	cmp	r3, #36	; 0x24
 8009bc2:	d117      	bne.n	8009bf4 <my_nmea_message+0x44>
    {
        *i = 0 ;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	781b      	ldrb	r3, [r3, #0]
 8009bce:	1c5a      	adds	r2, r3, #1
 8009bd0:	b2d1      	uxtb	r1, r2
 8009bd2:	687a      	ldr	r2, [r7, #4]
 8009bd4:	7011      	strb	r1, [r2, #0]
 8009bd6:	001a      	movs	r2, r3
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	189b      	adds	r3, r3, r2
 8009bdc:	68fa      	ldr	r2, [r7, #12]
 8009bde:	7812      	ldrb	r2, [r2, #0]
 8009be0:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	781b      	ldrb	r3, [r3, #0]
 8009be6:	001a      	movs	r2, r3
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	189b      	adds	r3, r3, r2
 8009bec:	2200      	movs	r2, #0
 8009bee:	701a      	strb	r2, [r3, #0]
        return 0 ;
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	e045      	b.n	8009c80 <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	781b      	ldrb	r3, [r3, #0]
 8009bf8:	2b1f      	cmp	r3, #31
 8009bfa:	d907      	bls.n	8009c0c <my_nmea_message+0x5c>
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	781b      	ldrb	r3, [r3, #0]
 8009c00:	2b7e      	cmp	r3, #126	; 0x7e
 8009c02:	d803      	bhi.n	8009c0c <my_nmea_message+0x5c>
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d103      	bne.n	8009c14 <my_nmea_message+0x64>
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	781b      	ldrb	r3, [r3, #0]
 8009c10:	2b0d      	cmp	r3, #13
 8009c12:	d114      	bne.n	8009c3e <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	781b      	ldrb	r3, [r3, #0]
 8009c18:	1c5a      	adds	r2, r3, #1
 8009c1a:	b2d1      	uxtb	r1, r2
 8009c1c:	687a      	ldr	r2, [r7, #4]
 8009c1e:	7011      	strb	r1, [r2, #0]
 8009c20:	001a      	movs	r2, r3
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	189b      	adds	r3, r3, r2
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	7812      	ldrb	r2, [r2, #0]
 8009c2a:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	781b      	ldrb	r3, [r3, #0]
 8009c30:	001a      	movs	r2, r3
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	189b      	adds	r3, r3, r2
 8009c36:	2200      	movs	r2, #0
 8009c38:	701a      	strb	r2, [r3, #0]
        return 1 ;
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	e020      	b.n	8009c80 <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	781b      	ldrb	r3, [r3, #0]
 8009c42:	2b0a      	cmp	r3, #10
 8009c44:	d11a      	bne.n	8009c7c <my_nmea_message+0xcc>
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	781b      	ldrb	r3, [r3, #0]
 8009c4a:	2b01      	cmp	r3, #1
 8009c4c:	d916      	bls.n	8009c7c <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	3b01      	subs	r3, #1
 8009c54:	b2da      	uxtb	r2, r3
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	701a      	strb	r2, [r3, #0]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	781b      	ldrb	r3, [r3, #0]
 8009c5e:	001a      	movs	r2, r3
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	189b      	adds	r3, r3, r2
 8009c64:	781b      	ldrb	r3, [r3, #0]
 8009c66:	2b0d      	cmp	r3, #13
 8009c68:	d108      	bne.n	8009c7c <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	781b      	ldrb	r3, [r3, #0]
 8009c6e:	001a      	movs	r2, r3
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	189b      	adds	r3, r3, r2
 8009c74:	2200      	movs	r2, #0
 8009c76:	701a      	strb	r2, [r3, #0]
            return 2 ;
 8009c78:	2302      	movs	r3, #2
 8009c7a:	e001      	b.n	8009c80 <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	425b      	negs	r3, r3
}
 8009c80:	0018      	movs	r0, r3
 8009c82:	46bd      	mov	sp, r7
 8009c84:	b004      	add	sp, #16
 8009c86:	bd80      	pop	{r7, pc}

08009c88 <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b082      	sub	sp, #8
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
	return m[9] ;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	3309      	adds	r3, #9
 8009c94:	781b      	ldrb	r3, [r3, #0]
}
 8009c96:	0018      	movs	r0, r3
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	b002      	add	sp, #8
 8009c9c:	bd80      	pop	{r7, pc}

08009c9e <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 8009c9e:	b5b0      	push	{r4, r5, r7, lr}
 8009ca0:	b086      	sub	sp, #24
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	220f      	movs	r2, #15
 8009caa:	212c      	movs	r1, #44	; 0x2c
 8009cac:	0018      	movs	r0, r3
 8009cae:	f7ff fddd 	bl	800986c <my_find_char_position>
 8009cb2:	0003      	movs	r3, r0
 8009cb4:	001a      	movs	r2, r3
 8009cb6:	2517      	movs	r5, #23
 8009cb8:	197b      	adds	r3, r7, r5
 8009cba:	3201      	adds	r2, #1
 8009cbc:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2210      	movs	r2, #16
 8009cc2:	212c      	movs	r1, #44	; 0x2c
 8009cc4:	0018      	movs	r0, r3
 8009cc6:	f7ff fdd1 	bl	800986c <my_find_char_position>
 8009cca:	0003      	movs	r3, r0
 8009ccc:	0019      	movs	r1, r3
 8009cce:	2416      	movs	r4, #22
 8009cd0:	193b      	adds	r3, r7, r4
 8009cd2:	197a      	adds	r2, r7, r5
 8009cd4:	7812      	ldrb	r2, [r2, #0]
 8009cd6:	1a8a      	subs	r2, r1, r2
 8009cd8:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 8009cda:	193b      	adds	r3, r7, r4
 8009cdc:	781b      	ldrb	r3, [r3, #0]
 8009cde:	3301      	adds	r3, #1
 8009ce0:	0018      	movs	r0, r3
 8009ce2:	f000 fb93 	bl	800a40c <malloc>
 8009ce6:	0003      	movs	r3, r0
 8009ce8:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu łańcucha
 8009cea:	197b      	adds	r3, r7, r5
 8009cec:	781b      	ldrb	r3, [r3, #0]
 8009cee:	687a      	ldr	r2, [r7, #4]
 8009cf0:	18d1      	adds	r1, r2, r3
 8009cf2:	193b      	adds	r3, r7, r4
 8009cf4:	781a      	ldrb	r2, [r3, #0]
 8009cf6:	693b      	ldr	r3, [r7, #16]
 8009cf8:	0018      	movs	r0, r3
 8009cfa:	f001 fe34 	bl	800b966 <strncpy>
	pdop_s[pdop_length] = '\0';
 8009cfe:	193b      	adds	r3, r7, r4
 8009d00:	781b      	ldrb	r3, [r3, #0]
 8009d02:	693a      	ldr	r2, [r7, #16]
 8009d04:	18d3      	adds	r3, r2, r3
 8009d06:	2200      	movs	r2, #0
 8009d08:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 8009d0a:	693b      	ldr	r3, [r7, #16]
 8009d0c:	0018      	movs	r0, r3
 8009d0e:	f7ff fd99 	bl	8009844 <my_string2double_conv>
 8009d12:	0002      	movs	r2, r0
 8009d14:	000b      	movs	r3, r1
 8009d16:	60ba      	str	r2, [r7, #8]
 8009d18:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 8009d1a:	693b      	ldr	r3, [r7, #16]
 8009d1c:	0018      	movs	r0, r3
 8009d1e:	f000 fb7f 	bl	800a420 <free>
	return pdop ; // przed zwróceniem zaokrąglij do 2 miejsc po przecinku
 8009d22:	68ba      	ldr	r2, [r7, #8]
 8009d24:	68fb      	ldr	r3, [r7, #12]
}
 8009d26:	0010      	movs	r0, r2
 8009d28:	0019      	movs	r1, r3
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	b006      	add	sp, #24
 8009d2e:	bdb0      	pop	{r4, r5, r7, pc}

08009d30 <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 8009d30:	b590      	push	{r4, r7, lr}
 8009d32:	b085      	sub	sp, #20
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 8009d38:	230f      	movs	r3, #15
 8009d3a:	18fb      	adds	r3, r7, r3
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 8009d40:	230e      	movs	r3, #14
 8009d42:	18fb      	adds	r3, r7, r3
 8009d44:	2201      	movs	r2, #1
 8009d46:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8009d48:	e00f      	b.n	8009d6a <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 8009d4a:	220e      	movs	r2, #14
 8009d4c:	18bb      	adds	r3, r7, r2
 8009d4e:	781b      	ldrb	r3, [r3, #0]
 8009d50:	18ba      	adds	r2, r7, r2
 8009d52:	1c59      	adds	r1, r3, #1
 8009d54:	7011      	strb	r1, [r2, #0]
 8009d56:	001a      	movs	r2, r3
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	189b      	adds	r3, r3, r2
 8009d5c:	7819      	ldrb	r1, [r3, #0]
 8009d5e:	220f      	movs	r2, #15
 8009d60:	18bb      	adds	r3, r7, r2
 8009d62:	18ba      	adds	r2, r7, r2
 8009d64:	7812      	ldrb	r2, [r2, #0]
 8009d66:	404a      	eors	r2, r1
 8009d68:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8009d6a:	210e      	movs	r1, #14
 8009d6c:	187b      	adds	r3, r7, r1
 8009d6e:	781b      	ldrb	r3, [r3, #0]
 8009d70:	687a      	ldr	r2, [r7, #4]
 8009d72:	18d3      	adds	r3, r2, r3
 8009d74:	781b      	ldrb	r3, [r3, #0]
 8009d76:	2b2a      	cmp	r3, #42	; 0x2a
 8009d78:	d00a      	beq.n	8009d90 <is_my_nmea_checksum_ok+0x60>
 8009d7a:	187b      	adds	r3, r7, r1
 8009d7c:	781b      	ldrb	r3, [r3, #0]
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	18d3      	adds	r3, r2, r3
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d003      	beq.n	8009d90 <is_my_nmea_checksum_ok+0x60>
 8009d88:	187b      	adds	r3, r7, r1
 8009d8a:	781b      	ldrb	r3, [r3, #0]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d1dc      	bne.n	8009d4a <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 8009d90:	230f      	movs	r3, #15
 8009d92:	18fb      	adds	r3, r7, r3
 8009d94:	781c      	ldrb	r4, [r3, #0]
 8009d96:	210e      	movs	r1, #14
 8009d98:	187b      	adds	r3, r7, r1
 8009d9a:	187a      	adds	r2, r7, r1
 8009d9c:	7812      	ldrb	r2, [r2, #0]
 8009d9e:	3201      	adds	r2, #1
 8009da0:	701a      	strb	r2, [r3, #0]
 8009da2:	187b      	adds	r3, r7, r1
 8009da4:	781b      	ldrb	r3, [r3, #0]
 8009da6:	687a      	ldr	r2, [r7, #4]
 8009da8:	18d3      	adds	r3, r2, r3
 8009daa:	2210      	movs	r2, #16
 8009dac:	2100      	movs	r1, #0
 8009dae:	0018      	movs	r0, r3
 8009db0:	f001 fc26 	bl	800b600 <strtol>
 8009db4:	0003      	movs	r3, r0
 8009db6:	1ae3      	subs	r3, r4, r3
 8009db8:	425a      	negs	r2, r3
 8009dba:	4153      	adcs	r3, r2
 8009dbc:	b2db      	uxtb	r3, r3
}
 8009dbe:	0018      	movs	r0, r3
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	b005      	add	sp, #20
 8009dc4:	bd90      	pop	{r4, r7, pc}
	...

08009dc8 <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 8009dc8:	b5b0      	push	{r4, r5, r7, lr}
 8009dca:	b086      	sub	sp, #24
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
 8009dd0:	000a      	movs	r2, r1
 8009dd2:	1cfb      	adds	r3, r7, #3
 8009dd4:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 8009dd6:	2308      	movs	r3, #8
 8009dd8:	18fa      	adds	r2, r7, r3
 8009dda:	492f      	ldr	r1, [pc, #188]	; (8009e98 <nmea2decimal+0xd0>)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	0018      	movs	r0, r3
 8009de0:	f001 fd32 	bl	800b848 <sscanf>
    min = deg / 100 ;
 8009de4:	68b8      	ldr	r0, [r7, #8]
 8009de6:	68f9      	ldr	r1, [r7, #12]
 8009de8:	2200      	movs	r2, #0
 8009dea:	4b2c      	ldr	r3, [pc, #176]	; (8009e9c <nmea2decimal+0xd4>)
 8009dec:	f7f7 f844 	bl	8000e78 <__aeabi_ddiv>
 8009df0:	0002      	movs	r2, r0
 8009df2:	000b      	movs	r3, r1
 8009df4:	613a      	str	r2, [r7, #16]
 8009df6:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 8009df8:	6938      	ldr	r0, [r7, #16]
 8009dfa:	6979      	ldr	r1, [r7, #20]
 8009dfc:	f7f8 fa98 	bl	8002330 <__aeabi_d2iz>
 8009e00:	0003      	movs	r3, r0
 8009e02:	0018      	movs	r0, r3
 8009e04:	f7f8 faca 	bl	800239c <__aeabi_i2d>
 8009e08:	0002      	movs	r2, r0
 8009e0a:	000b      	movs	r3, r1
 8009e0c:	60ba      	str	r2, [r7, #8]
 8009e0e:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 8009e10:	68ba      	ldr	r2, [r7, #8]
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	6938      	ldr	r0, [r7, #16]
 8009e16:	6979      	ldr	r1, [r7, #20]
 8009e18:	f7f7 feea 	bl	8001bf0 <__aeabi_dsub>
 8009e1c:	0002      	movs	r2, r0
 8009e1e:	000b      	movs	r3, r1
 8009e20:	0010      	movs	r0, r2
 8009e22:	0019      	movs	r1, r3
 8009e24:	2200      	movs	r2, #0
 8009e26:	4b1e      	ldr	r3, [pc, #120]	; (8009ea0 <nmea2decimal+0xd8>)
 8009e28:	f7f7 fc20 	bl	800166c <__aeabi_dmul>
 8009e2c:	0002      	movs	r2, r0
 8009e2e:	000b      	movs	r3, r1
 8009e30:	613a      	str	r2, [r7, #16]
 8009e32:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 8009e34:	2200      	movs	r2, #0
 8009e36:	4b1b      	ldr	r3, [pc, #108]	; (8009ea4 <nmea2decimal+0xdc>)
 8009e38:	6938      	ldr	r0, [r7, #16]
 8009e3a:	6979      	ldr	r1, [r7, #20]
 8009e3c:	f7f7 f81c 	bl	8000e78 <__aeabi_ddiv>
 8009e40:	0002      	movs	r2, r0
 8009e42:	000b      	movs	r3, r1
 8009e44:	613a      	str	r2, [r7, #16]
 8009e46:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 8009e48:	1cfb      	adds	r3, r7, #3
 8009e4a:	781b      	ldrb	r3, [r3, #0]
 8009e4c:	2b53      	cmp	r3, #83	; 0x53
 8009e4e:	d003      	beq.n	8009e58 <nmea2decimal+0x90>
 8009e50:	1cfb      	adds	r3, r7, #3
 8009e52:	781b      	ldrb	r3, [r3, #0]
 8009e54:	2b57      	cmp	r3, #87	; 0x57
 8009e56:	d10e      	bne.n	8009e76 <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 8009e58:	68b8      	ldr	r0, [r7, #8]
 8009e5a:	68f9      	ldr	r1, [r7, #12]
 8009e5c:	693a      	ldr	r2, [r7, #16]
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	f7f6 fcaa 	bl	80007b8 <__aeabi_dadd>
 8009e64:	0002      	movs	r2, r0
 8009e66:	000b      	movs	r3, r1
 8009e68:	0011      	movs	r1, r2
 8009e6a:	000c      	movs	r4, r1
 8009e6c:	2180      	movs	r1, #128	; 0x80
 8009e6e:	0609      	lsls	r1, r1, #24
 8009e70:	4059      	eors	r1, r3
 8009e72:	000d      	movs	r5, r1
 8009e74:	e009      	b.n	8009e8a <nmea2decimal+0xc2>
    else
    	return deg + min ;
 8009e76:	68b8      	ldr	r0, [r7, #8]
 8009e78:	68f9      	ldr	r1, [r7, #12]
 8009e7a:	693a      	ldr	r2, [r7, #16]
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	f7f6 fc9b 	bl	80007b8 <__aeabi_dadd>
 8009e82:	0002      	movs	r2, r0
 8009e84:	000b      	movs	r3, r1
 8009e86:	0014      	movs	r4, r2
 8009e88:	001d      	movs	r5, r3
}
 8009e8a:	0022      	movs	r2, r4
 8009e8c:	002b      	movs	r3, r5
 8009e8e:	0010      	movs	r0, r2
 8009e90:	0019      	movs	r1, r3
 8009e92:	46bd      	mov	sp, r7
 8009e94:	b006      	add	sp, #24
 8009e96:	bdb0      	pop	{r4, r5, r7, pc}
 8009e98:	08013ed0 	.word	0x08013ed0
 8009e9c:	40590000 	.word	0x40590000
 8009ea0:	40240000 	.word	0x40240000
 8009ea4:	40180000 	.word	0x40180000

08009ea8 <my_nmea_get_gngll_coordinates>:

void my_nmea_get_gngll_coordinates ( const char* m , fix_astro* fix3d )
{
 8009ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009eaa:	b08d      	sub	sp, #52	; 0x34
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
 8009eb0:	6039      	str	r1, [r7, #0]
	char direction ;

	// UTC part

	// Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2201      	movs	r2, #1
 8009eb6:	212c      	movs	r1, #44	; 0x2c
 8009eb8:	0018      	movs	r0, r3
 8009eba:	f7ff fcd7 	bl	800986c <my_find_char_position>
 8009ebe:	0003      	movs	r3, r0
 8009ec0:	001a      	movs	r2, r3
 8009ec2:	252f      	movs	r5, #47	; 0x2f
 8009ec4:	197b      	adds	r3, r7, r5
 8009ec6:	3201      	adds	r2, #1
 8009ec8:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2202      	movs	r2, #2
 8009ece:	212c      	movs	r1, #44	; 0x2c
 8009ed0:	0018      	movs	r0, r3
 8009ed2:	f7ff fccb 	bl	800986c <my_find_char_position>
 8009ed6:	0003      	movs	r3, r0
 8009ed8:	0019      	movs	r1, r3
 8009eda:	242e      	movs	r4, #46	; 0x2e
 8009edc:	193b      	adds	r3, r7, r4
 8009ede:	197a      	adds	r2, r7, r5
 8009ee0:	7812      	ldrb	r2, [r2, #0]
 8009ee2:	1a8a      	subs	r2, r1, r2
 8009ee4:	701a      	strb	r2, [r3, #0]

	char* latitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 8009ee6:	193b      	adds	r3, r7, r4
 8009ee8:	781b      	ldrb	r3, [r3, #0]
 8009eea:	3301      	adds	r3, #1
 8009eec:	0018      	movs	r0, r3
 8009eee:	f000 fa8d 	bl	800a40c <malloc>
 8009ef2:	0003      	movs	r3, r0
 8009ef4:	62bb      	str	r3, [r7, #40]	; 0x28
	strncpy ( latitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu łańcucha
 8009ef6:	197b      	adds	r3, r7, r5
 8009ef8:	781b      	ldrb	r3, [r3, #0]
 8009efa:	687a      	ldr	r2, [r7, #4]
 8009efc:	18d1      	adds	r1, r2, r3
 8009efe:	193b      	adds	r3, r7, r4
 8009f00:	781a      	ldrb	r2, [r3, #0]
 8009f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f04:	0018      	movs	r0, r3
 8009f06:	f001 fd2e 	bl	800b966 <strncpy>
	latitude_s_temp[coordinate_length] = '\0';
 8009f0a:	193b      	adds	r3, r7, r4
 8009f0c:	781b      	ldrb	r3, [r3, #0]
 8009f0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f10:	18d3      	adds	r3, r2, r3
 8009f12:	2200      	movs	r2, #0
 8009f14:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 8009f16:	197b      	adds	r3, r7, r5
 8009f18:	781a      	ldrb	r2, [r3, #0]
 8009f1a:	193b      	adds	r3, r7, r4
 8009f1c:	781b      	ldrb	r3, [r3, #0]
 8009f1e:	18d3      	adds	r3, r2, r3
 8009f20:	3301      	adds	r3, #1
 8009f22:	687a      	ldr	r2, [r7, #4]
 8009f24:	18d2      	adds	r2, r2, r3
 8009f26:	2627      	movs	r6, #39	; 0x27
 8009f28:	19bb      	adds	r3, r7, r6
 8009f2a:	7812      	ldrb	r2, [r2, #0]
 8009f2c:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s_temp , direction ) ;
 8009f2e:	19bb      	adds	r3, r7, r6
 8009f30:	781a      	ldrb	r2, [r3, #0]
 8009f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f34:	0011      	movs	r1, r2
 8009f36:	0018      	movs	r0, r3
 8009f38:	f7ff ff46 	bl	8009dc8 <nmea2decimal>
 8009f3c:	0002      	movs	r2, r0
 8009f3e:	000b      	movs	r3, r1
 8009f40:	61ba      	str	r2, [r7, #24]
 8009f42:	61fb      	str	r3, [r7, #28]
	free ( latitude_s_temp ) ;
 8009f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f46:	0018      	movs	r0, r3
 8009f48:	f000 fa6a 	bl	800a420 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	4b49      	ldr	r3, [pc, #292]	; (800a074 <my_nmea_get_gngll_coordinates+0x1cc>)
 8009f50:	69b8      	ldr	r0, [r7, #24]
 8009f52:	69f9      	ldr	r1, [r7, #28]
 8009f54:	f7f7 fb8a 	bl	800166c <__aeabi_dmul>
 8009f58:	0002      	movs	r2, r0
 8009f5a:	000b      	movs	r3, r1
 8009f5c:	0010      	movs	r0, r2
 8009f5e:	0019      	movs	r1, r3
 8009f60:	f008 fa1e 	bl	80123a0 <round>
 8009f64:	2200      	movs	r2, #0
 8009f66:	4b43      	ldr	r3, [pc, #268]	; (800a074 <my_nmea_get_gngll_coordinates+0x1cc>)
 8009f68:	f7f6 ff86 	bl	8000e78 <__aeabi_ddiv>
 8009f6c:	0002      	movs	r2, r0
 8009f6e:	000b      	movs	r3, r1
 8009f70:	61ba      	str	r2, [r7, #24]
 8009f72:	61fb      	str	r3, [r7, #28]
	//snprintf ( latitude_s , 12 , "%.6lf" , latitude_d ) ;
	fix3d->latitude_astro_geo_wr = (int32_t) ( latitude_d * 10000000 ) ;
 8009f74:	2200      	movs	r2, #0
 8009f76:	4b40      	ldr	r3, [pc, #256]	; (800a078 <my_nmea_get_gngll_coordinates+0x1d0>)
 8009f78:	69b8      	ldr	r0, [r7, #24]
 8009f7a:	69f9      	ldr	r1, [r7, #28]
 8009f7c:	f7f7 fb76 	bl	800166c <__aeabi_dmul>
 8009f80:	0002      	movs	r2, r0
 8009f82:	000b      	movs	r3, r1
 8009f84:	0010      	movs	r0, r2
 8009f86:	0019      	movs	r1, r3
 8009f88:	f7f8 f9d2 	bl	8002330 <__aeabi_d2iz>
 8009f8c:	0002      	movs	r2, r0
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	601a      	str	r2, [r3, #0]

	// Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2203      	movs	r2, #3
 8009f96:	212c      	movs	r1, #44	; 0x2c
 8009f98:	0018      	movs	r0, r3
 8009f9a:	f7ff fc67 	bl	800986c <my_find_char_position>
 8009f9e:	0003      	movs	r3, r0
 8009fa0:	001a      	movs	r2, r3
 8009fa2:	197b      	adds	r3, r7, r5
 8009fa4:	3201      	adds	r2, #1
 8009fa6:	701a      	strb	r2, [r3, #0]
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2204      	movs	r2, #4
 8009fac:	212c      	movs	r1, #44	; 0x2c
 8009fae:	0018      	movs	r0, r3
 8009fb0:	f7ff fc5c 	bl	800986c <my_find_char_position>
 8009fb4:	0003      	movs	r3, r0
 8009fb6:	0019      	movs	r1, r3
 8009fb8:	193b      	adds	r3, r7, r4
 8009fba:	197a      	adds	r2, r7, r5
 8009fbc:	7812      	ldrb	r2, [r2, #0]
 8009fbe:	1a8a      	subs	r2, r1, r2
 8009fc0:	701a      	strb	r2, [r3, #0]

	char* longitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 8009fc2:	193b      	adds	r3, r7, r4
 8009fc4:	781b      	ldrb	r3, [r3, #0]
 8009fc6:	3301      	adds	r3, #1
 8009fc8:	0018      	movs	r0, r3
 8009fca:	f000 fa1f 	bl	800a40c <malloc>
 8009fce:	0003      	movs	r3, r0
 8009fd0:	617b      	str	r3, [r7, #20]
	strncpy ( longitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu łańcucha
 8009fd2:	197b      	adds	r3, r7, r5
 8009fd4:	781b      	ldrb	r3, [r3, #0]
 8009fd6:	687a      	ldr	r2, [r7, #4]
 8009fd8:	18d1      	adds	r1, r2, r3
 8009fda:	193b      	adds	r3, r7, r4
 8009fdc:	781a      	ldrb	r2, [r3, #0]
 8009fde:	697b      	ldr	r3, [r7, #20]
 8009fe0:	0018      	movs	r0, r3
 8009fe2:	f001 fcc0 	bl	800b966 <strncpy>
	longitude_s_temp[coordinate_length] = '\0';
 8009fe6:	193b      	adds	r3, r7, r4
 8009fe8:	781b      	ldrb	r3, [r3, #0]
 8009fea:	697a      	ldr	r2, [r7, #20]
 8009fec:	18d3      	adds	r3, r2, r3
 8009fee:	2200      	movs	r2, #0
 8009ff0:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 8009ff2:	197b      	adds	r3, r7, r5
 8009ff4:	781a      	ldrb	r2, [r3, #0]
 8009ff6:	193b      	adds	r3, r7, r4
 8009ff8:	781b      	ldrb	r3, [r3, #0]
 8009ffa:	18d3      	adds	r3, r2, r3
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	687a      	ldr	r2, [r7, #4]
 800a000:	18d2      	adds	r2, r2, r3
 800a002:	19bb      	adds	r3, r7, r6
 800a004:	7812      	ldrb	r2, [r2, #0]
 800a006:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s_temp , direction ) ;
 800a008:	19bb      	adds	r3, r7, r6
 800a00a:	781a      	ldrb	r2, [r3, #0]
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	0011      	movs	r1, r2
 800a010:	0018      	movs	r0, r3
 800a012:	f7ff fed9 	bl	8009dc8 <nmea2decimal>
 800a016:	0002      	movs	r2, r0
 800a018:	000b      	movs	r3, r1
 800a01a:	60ba      	str	r2, [r7, #8]
 800a01c:	60fb      	str	r3, [r7, #12]
	free ( longitude_s_temp ) ;
 800a01e:	697b      	ldr	r3, [r7, #20]
 800a020:	0018      	movs	r0, r3
 800a022:	f000 f9fd 	bl	800a420 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 800a026:	2200      	movs	r2, #0
 800a028:	4b12      	ldr	r3, [pc, #72]	; (800a074 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a02a:	68b8      	ldr	r0, [r7, #8]
 800a02c:	68f9      	ldr	r1, [r7, #12]
 800a02e:	f7f7 fb1d 	bl	800166c <__aeabi_dmul>
 800a032:	0002      	movs	r2, r0
 800a034:	000b      	movs	r3, r1
 800a036:	0010      	movs	r0, r2
 800a038:	0019      	movs	r1, r3
 800a03a:	f008 f9b1 	bl	80123a0 <round>
 800a03e:	2200      	movs	r2, #0
 800a040:	4b0c      	ldr	r3, [pc, #48]	; (800a074 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a042:	f7f6 ff19 	bl	8000e78 <__aeabi_ddiv>
 800a046:	0002      	movs	r2, r0
 800a048:	000b      	movs	r3, r1
 800a04a:	60ba      	str	r2, [r7, #8]
 800a04c:	60fb      	str	r3, [r7, #12]
	//snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	fix3d->longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
 800a04e:	2200      	movs	r2, #0
 800a050:	4b09      	ldr	r3, [pc, #36]	; (800a078 <my_nmea_get_gngll_coordinates+0x1d0>)
 800a052:	68b8      	ldr	r0, [r7, #8]
 800a054:	68f9      	ldr	r1, [r7, #12]
 800a056:	f7f7 fb09 	bl	800166c <__aeabi_dmul>
 800a05a:	0002      	movs	r2, r0
 800a05c:	000b      	movs	r3, r1
 800a05e:	0010      	movs	r0, r2
 800a060:	0019      	movs	r1, r3
 800a062:	f7f8 f965 	bl	8002330 <__aeabi_d2iz>
 800a066:	0002      	movs	r2, r0
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	605a      	str	r2, [r3, #4]
}
 800a06c:	46c0      	nop			; (mov r8, r8)
 800a06e:	46bd      	mov	sp, r7
 800a070:	b00d      	add	sp, #52	; 0x34
 800a072:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a074:	412e8480 	.word	0x412e8480
 800a078:	416312d0 	.word	0x416312d0

0800a07c <my_nmea_get_gsv_tns>:
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
	snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	*longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
}
uint16_t my_nmea_get_gsv_tns ( const char* m ) //tns = Total Number Satelites
{
 800a07c:	b5b0      	push	{r4, r5, r7, lr}
 800a07e:	b086      	sub	sp, #24
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
	uint16_t tns = 0 ;
 800a084:	240e      	movs	r4, #14
 800a086:	193b      	adds	r3, r7, r4
 800a088:	2200      	movs	r2, #0
 800a08a:	801a      	strh	r2, [r3, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , GSV_TNS_POSITION ) + 1 ;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2203      	movs	r2, #3
 800a090:	212c      	movs	r1, #44	; 0x2c
 800a092:	0018      	movs	r0, r3
 800a094:	f7ff fbea 	bl	800986c <my_find_char_position>
 800a098:	0003      	movs	r3, r0
 800a09a:	001a      	movs	r2, r3
 800a09c:	2517      	movs	r5, #23
 800a09e:	197b      	adds	r3, r7, r5
 800a0a0:	3201      	adds	r2, #1
 800a0a2:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( GSV_TNS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a0a4:	2003      	movs	r0, #3
 800a0a6:	f000 f9b1 	bl	800a40c <malloc>
 800a0aa:	0003      	movs	r3, r0
 800a0ac:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , GSV_TNS_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a0ae:	197b      	adds	r3, r7, r5
 800a0b0:	781b      	ldrb	r3, [r3, #0]
 800a0b2:	687a      	ldr	r2, [r7, #4]
 800a0b4:	18d1      	adds	r1, r2, r3
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	2202      	movs	r2, #2
 800a0ba:	0018      	movs	r0, r3
 800a0bc:	f001 fc53 	bl	800b966 <strncpy>
	s[GSV_TNS_LENGTH] = '\0';
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	3302      	adds	r3, #2
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%hu" , &tns ) ;
 800a0c8:	193a      	adds	r2, r7, r4
 800a0ca:	4907      	ldr	r1, [pc, #28]	; (800a0e8 <my_nmea_get_gsv_tns+0x6c>)
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	0018      	movs	r0, r3
 800a0d0:	f001 fbba 	bl	800b848 <sscanf>
	free ( s ) ;
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	0018      	movs	r0, r3
 800a0d8:	f000 f9a2 	bl	800a420 <free>
	return tns ;
 800a0dc:	193b      	adds	r3, r7, r4
 800a0de:	881b      	ldrh	r3, [r3, #0]
}
 800a0e0:	0018      	movs	r0, r3
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	b006      	add	sp, #24
 800a0e6:	bdb0      	pop	{r4, r5, r7, pc}
 800a0e8:	08013edc 	.word	0x08013edc

0800a0ec <my_nmea_get_rmc_date_yy>:

void my_nmea_get_rmc_date_yy ( const char* m , uint8_t* yy )
{
 800a0ec:	b590      	push	{r4, r7, lr}
 800a0ee:	b087      	sub	sp, #28
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2209      	movs	r2, #9
 800a0fa:	212c      	movs	r1, #44	; 0x2c
 800a0fc:	0018      	movs	r0, r3
 800a0fe:	f7ff fbb5 	bl	800986c <my_find_char_position>
 800a102:	0003      	movs	r3, r0
 800a104:	001a      	movs	r2, r3
 800a106:	2417      	movs	r4, #23
 800a108:	193b      	adds	r3, r7, r4
 800a10a:	3205      	adds	r2, #5
 800a10c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a10e:	2003      	movs	r0, #3
 800a110:	f000 f97c 	bl	800a40c <malloc>
 800a114:	0003      	movs	r3, r0
 800a116:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a118:	193b      	adds	r3, r7, r4
 800a11a:	781b      	ldrb	r3, [r3, #0]
 800a11c:	687a      	ldr	r2, [r7, #4]
 800a11e:	18d1      	adds	r1, r2, r3
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	2202      	movs	r2, #2
 800a124:	0018      	movs	r0, r3
 800a126:	f001 fc1e 	bl	800b966 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a12a:	693b      	ldr	r3, [r7, #16]
 800a12c:	3302      	adds	r3, #2
 800a12e:	2200      	movs	r2, #0
 800a130:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a132:	240e      	movs	r4, #14
 800a134:	193a      	adds	r2, r7, r4
 800a136:	4909      	ldr	r1, [pc, #36]	; (800a15c <my_nmea_get_rmc_date_yy+0x70>)
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	0018      	movs	r0, r3
 800a13c:	f001 fb84 	bl	800b848 <sscanf>
	free ( s ) ;
 800a140:	693b      	ldr	r3, [r7, #16]
 800a142:	0018      	movs	r0, r3
 800a144:	f000 f96c 	bl	800a420 <free>
	*yy = (uint8_t) temp ;
 800a148:	193b      	adds	r3, r7, r4
 800a14a:	881b      	ldrh	r3, [r3, #0]
 800a14c:	b2da      	uxtb	r2, r3
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	701a      	strb	r2, [r3, #0]

}
 800a152:	46c0      	nop			; (mov r8, r8)
 800a154:	46bd      	mov	sp, r7
 800a156:	b007      	add	sp, #28
 800a158:	bd90      	pop	{r4, r7, pc}
 800a15a:	46c0      	nop			; (mov r8, r8)
 800a15c:	08013edc 	.word	0x08013edc

0800a160 <my_nmea_get_rmc_date_mm>:

void my_nmea_get_rmc_date_mm ( const char* m , uint8_t* mm )
{
 800a160:	b590      	push	{r4, r7, lr}
 800a162:	b087      	sub	sp, #28
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2209      	movs	r2, #9
 800a16e:	212c      	movs	r1, #44	; 0x2c
 800a170:	0018      	movs	r0, r3
 800a172:	f7ff fb7b 	bl	800986c <my_find_char_position>
 800a176:	0003      	movs	r3, r0
 800a178:	001a      	movs	r2, r3
 800a17a:	2417      	movs	r4, #23
 800a17c:	193b      	adds	r3, r7, r4
 800a17e:	3203      	adds	r2, #3
 800a180:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a182:	2003      	movs	r0, #3
 800a184:	f000 f942 	bl	800a40c <malloc>
 800a188:	0003      	movs	r3, r0
 800a18a:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a18c:	193b      	adds	r3, r7, r4
 800a18e:	781b      	ldrb	r3, [r3, #0]
 800a190:	687a      	ldr	r2, [r7, #4]
 800a192:	18d1      	adds	r1, r2, r3
 800a194:	693b      	ldr	r3, [r7, #16]
 800a196:	2202      	movs	r2, #2
 800a198:	0018      	movs	r0, r3
 800a19a:	f001 fbe4 	bl	800b966 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a19e:	693b      	ldr	r3, [r7, #16]
 800a1a0:	3302      	adds	r3, #2
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a1a6:	240e      	movs	r4, #14
 800a1a8:	193a      	adds	r2, r7, r4
 800a1aa:	4909      	ldr	r1, [pc, #36]	; (800a1d0 <my_nmea_get_rmc_date_mm+0x70>)
 800a1ac:	693b      	ldr	r3, [r7, #16]
 800a1ae:	0018      	movs	r0, r3
 800a1b0:	f001 fb4a 	bl	800b848 <sscanf>
	free ( s ) ;
 800a1b4:	693b      	ldr	r3, [r7, #16]
 800a1b6:	0018      	movs	r0, r3
 800a1b8:	f000 f932 	bl	800a420 <free>
	*mm = (uint8_t) temp ;
 800a1bc:	193b      	adds	r3, r7, r4
 800a1be:	881b      	ldrh	r3, [r3, #0]
 800a1c0:	b2da      	uxtb	r2, r3
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	701a      	strb	r2, [r3, #0]

}
 800a1c6:	46c0      	nop			; (mov r8, r8)
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	b007      	add	sp, #28
 800a1cc:	bd90      	pop	{r4, r7, pc}
 800a1ce:	46c0      	nop			; (mov r8, r8)
 800a1d0:	08013edc 	.word	0x08013edc

0800a1d4 <my_nmea_get_rmc_date_dd>:
void my_nmea_get_rmc_date_dd ( const char* m , uint8_t* dd )
{
 800a1d4:	b590      	push	{r4, r7, lr}
 800a1d6:	b087      	sub	sp, #28
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
 800a1dc:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2209      	movs	r2, #9
 800a1e2:	212c      	movs	r1, #44	; 0x2c
 800a1e4:	0018      	movs	r0, r3
 800a1e6:	f7ff fb41 	bl	800986c <my_find_char_position>
 800a1ea:	0003      	movs	r3, r0
 800a1ec:	001a      	movs	r2, r3
 800a1ee:	2417      	movs	r4, #23
 800a1f0:	193b      	adds	r3, r7, r4
 800a1f2:	3201      	adds	r2, #1
 800a1f4:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a1f6:	2003      	movs	r0, #3
 800a1f8:	f000 f908 	bl	800a40c <malloc>
 800a1fc:	0003      	movs	r3, r0
 800a1fe:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a200:	193b      	adds	r3, r7, r4
 800a202:	781b      	ldrb	r3, [r3, #0]
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	18d1      	adds	r1, r2, r3
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	2202      	movs	r2, #2
 800a20c:	0018      	movs	r0, r3
 800a20e:	f001 fbaa 	bl	800b966 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	3302      	adds	r3, #2
 800a216:	2200      	movs	r2, #0
 800a218:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a21a:	240e      	movs	r4, #14
 800a21c:	193a      	adds	r2, r7, r4
 800a21e:	4909      	ldr	r1, [pc, #36]	; (800a244 <my_nmea_get_rmc_date_dd+0x70>)
 800a220:	693b      	ldr	r3, [r7, #16]
 800a222:	0018      	movs	r0, r3
 800a224:	f001 fb10 	bl	800b848 <sscanf>
	free ( s ) ;
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	0018      	movs	r0, r3
 800a22c:	f000 f8f8 	bl	800a420 <free>
	*dd = (uint8_t) temp ;
 800a230:	193b      	adds	r3, r7, r4
 800a232:	881b      	ldrh	r3, [r3, #0]
 800a234:	b2da      	uxtb	r2, r3
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	701a      	strb	r2, [r3, #0]

}
 800a23a:	46c0      	nop			; (mov r8, r8)
 800a23c:	46bd      	mov	sp, r7
 800a23e:	b007      	add	sp, #28
 800a240:	bd90      	pop	{r4, r7, pc}
 800a242:	46c0      	nop			; (mov r8, r8)
 800a244:	08013edc 	.word	0x08013edc

0800a248 <my_nmea_get_rmc_utc_hh>:
void my_nmea_get_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 800a248:	b590      	push	{r4, r7, lr}
 800a24a:	b087      	sub	sp, #28
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
 800a250:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2201      	movs	r2, #1
 800a256:	212c      	movs	r1, #44	; 0x2c
 800a258:	0018      	movs	r0, r3
 800a25a:	f7ff fb07 	bl	800986c <my_find_char_position>
 800a25e:	0003      	movs	r3, r0
 800a260:	001a      	movs	r2, r3
 800a262:	2417      	movs	r4, #23
 800a264:	193b      	adds	r3, r7, r4
 800a266:	3201      	adds	r2, #1
 800a268:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a26a:	2003      	movs	r0, #3
 800a26c:	f000 f8ce 	bl	800a40c <malloc>
 800a270:	0003      	movs	r3, r0
 800a272:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a274:	193b      	adds	r3, r7, r4
 800a276:	781b      	ldrb	r3, [r3, #0]
 800a278:	687a      	ldr	r2, [r7, #4]
 800a27a:	18d1      	adds	r1, r2, r3
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	2202      	movs	r2, #2
 800a280:	0018      	movs	r0, r3
 800a282:	f001 fb70 	bl	800b966 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	3302      	adds	r3, #2
 800a28a:	2200      	movs	r2, #0
 800a28c:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a28e:	240e      	movs	r4, #14
 800a290:	193a      	adds	r2, r7, r4
 800a292:	4909      	ldr	r1, [pc, #36]	; (800a2b8 <my_nmea_get_rmc_utc_hh+0x70>)
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	0018      	movs	r0, r3
 800a298:	f001 fad6 	bl	800b848 <sscanf>
	free ( s ) ;
 800a29c:	693b      	ldr	r3, [r7, #16]
 800a29e:	0018      	movs	r0, r3
 800a2a0:	f000 f8be 	bl	800a420 <free>
	*hh = (uint8_t) temp ;
 800a2a4:	193b      	adds	r3, r7, r4
 800a2a6:	881b      	ldrh	r3, [r3, #0]
 800a2a8:	b2da      	uxtb	r2, r3
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	701a      	strb	r2, [r3, #0]

}
 800a2ae:	46c0      	nop			; (mov r8, r8)
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	b007      	add	sp, #28
 800a2b4:	bd90      	pop	{r4, r7, pc}
 800a2b6:	46c0      	nop			; (mov r8, r8)
 800a2b8:	08013edc 	.word	0x08013edc

0800a2bc <my_nmea_get_rmc_utc_mm>:
void my_nmea_get_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 800a2bc:	b590      	push	{r4, r7, lr}
 800a2be:	b087      	sub	sp, #28
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
 800a2c4:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2201      	movs	r2, #1
 800a2ca:	212c      	movs	r1, #44	; 0x2c
 800a2cc:	0018      	movs	r0, r3
 800a2ce:	f7ff facd 	bl	800986c <my_find_char_position>
 800a2d2:	0003      	movs	r3, r0
 800a2d4:	001a      	movs	r2, r3
 800a2d6:	2417      	movs	r4, #23
 800a2d8:	193b      	adds	r3, r7, r4
 800a2da:	3203      	adds	r2, #3
 800a2dc:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a2de:	2003      	movs	r0, #3
 800a2e0:	f000 f894 	bl	800a40c <malloc>
 800a2e4:	0003      	movs	r3, r0
 800a2e6:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a2e8:	193b      	adds	r3, r7, r4
 800a2ea:	781b      	ldrb	r3, [r3, #0]
 800a2ec:	687a      	ldr	r2, [r7, #4]
 800a2ee:	18d1      	adds	r1, r2, r3
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	2202      	movs	r2, #2
 800a2f4:	0018      	movs	r0, r3
 800a2f6:	f001 fb36 	bl	800b966 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	3302      	adds	r3, #2
 800a2fe:	2200      	movs	r2, #0
 800a300:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a302:	240e      	movs	r4, #14
 800a304:	193a      	adds	r2, r7, r4
 800a306:	4909      	ldr	r1, [pc, #36]	; (800a32c <my_nmea_get_rmc_utc_mm+0x70>)
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	0018      	movs	r0, r3
 800a30c:	f001 fa9c 	bl	800b848 <sscanf>
	free ( s ) ;
 800a310:	693b      	ldr	r3, [r7, #16]
 800a312:	0018      	movs	r0, r3
 800a314:	f000 f884 	bl	800a420 <free>
	*mm = (uint8_t) temp ;
 800a318:	193b      	adds	r3, r7, r4
 800a31a:	881b      	ldrh	r3, [r3, #0]
 800a31c:	b2da      	uxtb	r2, r3
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	701a      	strb	r2, [r3, #0]

}
 800a322:	46c0      	nop			; (mov r8, r8)
 800a324:	46bd      	mov	sp, r7
 800a326:	b007      	add	sp, #28
 800a328:	bd90      	pop	{r4, r7, pc}
 800a32a:	46c0      	nop			; (mov r8, r8)
 800a32c:	08013edc 	.word	0x08013edc

0800a330 <my_nmea_get_rmc_utc_ss>:
void my_nmea_get_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 800a330:	b590      	push	{r4, r7, lr}
 800a332:	b087      	sub	sp, #28
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2201      	movs	r2, #1
 800a33e:	212c      	movs	r1, #44	; 0x2c
 800a340:	0018      	movs	r0, r3
 800a342:	f7ff fa93 	bl	800986c <my_find_char_position>
 800a346:	0003      	movs	r3, r0
 800a348:	001a      	movs	r2, r3
 800a34a:	2417      	movs	r4, #23
 800a34c:	193b      	adds	r3, r7, r4
 800a34e:	3205      	adds	r2, #5
 800a350:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a352:	2003      	movs	r0, #3
 800a354:	f000 f85a 	bl	800a40c <malloc>
 800a358:	0003      	movs	r3, r0
 800a35a:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a35c:	193b      	adds	r3, r7, r4
 800a35e:	781b      	ldrb	r3, [r3, #0]
 800a360:	687a      	ldr	r2, [r7, #4]
 800a362:	18d1      	adds	r1, r2, r3
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	2202      	movs	r2, #2
 800a368:	0018      	movs	r0, r3
 800a36a:	f001 fafc 	bl	800b966 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a36e:	693b      	ldr	r3, [r7, #16]
 800a370:	3302      	adds	r3, #2
 800a372:	2200      	movs	r2, #0
 800a374:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a376:	240e      	movs	r4, #14
 800a378:	193a      	adds	r2, r7, r4
 800a37a:	4909      	ldr	r1, [pc, #36]	; (800a3a0 <my_nmea_get_rmc_utc_ss+0x70>)
 800a37c:	693b      	ldr	r3, [r7, #16]
 800a37e:	0018      	movs	r0, r3
 800a380:	f001 fa62 	bl	800b848 <sscanf>
	free ( s ) ;
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	0018      	movs	r0, r3
 800a388:	f000 f84a 	bl	800a420 <free>
	*ss = (uint8_t) temp ;
 800a38c:	193b      	adds	r3, r7, r4
 800a38e:	881b      	ldrh	r3, [r3, #0]
 800a390:	b2da      	uxtb	r2, r3
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	701a      	strb	r2, [r3, #0]

}
 800a396:	46c0      	nop			; (mov r8, r8)
 800a398:	46bd      	mov	sp, r7
 800a39a:	b007      	add	sp, #28
 800a39c:	bd90      	pop	{r4, r7, pc}
 800a39e:	46c0      	nop			; (mov r8, r8)
 800a3a0:	08013edc 	.word	0x08013edc

0800a3a4 <my_nmea_get_rmc_utc_sss>:
void my_nmea_get_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 800a3a4:	b590      	push	{r4, r7, lr}
 800a3a6:	b085      	sub	sp, #20
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2201      	movs	r2, #1
 800a3b2:	212c      	movs	r1, #44	; 0x2c
 800a3b4:	0018      	movs	r0, r3
 800a3b6:	f7ff fa59 	bl	800986c <my_find_char_position>
 800a3ba:	0003      	movs	r3, r0
 800a3bc:	001a      	movs	r2, r3
 800a3be:	240f      	movs	r4, #15
 800a3c0:	193b      	adds	r3, r7, r4
 800a3c2:	3208      	adds	r2, #8
 800a3c4:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a3c6:	2004      	movs	r0, #4
 800a3c8:	f000 f820 	bl	800a40c <malloc>
 800a3cc:	0003      	movs	r3, r0
 800a3ce:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a3d0:	193b      	adds	r3, r7, r4
 800a3d2:	781b      	ldrb	r3, [r3, #0]
 800a3d4:	687a      	ldr	r2, [r7, #4]
 800a3d6:	18d1      	adds	r1, r2, r3
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	2203      	movs	r2, #3
 800a3dc:	0018      	movs	r0, r3
 800a3de:	f001 fac2 	bl	800b966 <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 800a3e2:	68bb      	ldr	r3, [r7, #8]
 800a3e4:	3303      	adds	r3, #3
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 800a3ea:	683a      	ldr	r2, [r7, #0]
 800a3ec:	4906      	ldr	r1, [pc, #24]	; (800a408 <my_nmea_get_rmc_utc_sss+0x64>)
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	0018      	movs	r0, r3
 800a3f2:	f001 fa29 	bl	800b848 <sscanf>
	free ( s ) ;
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	0018      	movs	r0, r3
 800a3fa:	f000 f811 	bl	800a420 <free>
}
 800a3fe:	46c0      	nop			; (mov r8, r8)
 800a400:	46bd      	mov	sp, r7
 800a402:	b005      	add	sp, #20
 800a404:	bd90      	pop	{r4, r7, pc}
 800a406:	46c0      	nop			; (mov r8, r8)
 800a408:	08013ee0 	.word	0x08013ee0

0800a40c <malloc>:
 800a40c:	b510      	push	{r4, lr}
 800a40e:	4b03      	ldr	r3, [pc, #12]	; (800a41c <malloc+0x10>)
 800a410:	0001      	movs	r1, r0
 800a412:	6818      	ldr	r0, [r3, #0]
 800a414:	f000 f80e 	bl	800a434 <_malloc_r>
 800a418:	bd10      	pop	{r4, pc}
 800a41a:	46c0      	nop			; (mov r8, r8)
 800a41c:	200006d0 	.word	0x200006d0

0800a420 <free>:
 800a420:	b510      	push	{r4, lr}
 800a422:	4b03      	ldr	r3, [pc, #12]	; (800a430 <free+0x10>)
 800a424:	0001      	movs	r1, r0
 800a426:	6818      	ldr	r0, [r3, #0]
 800a428:	f001 fbe4 	bl	800bbf4 <_free_r>
 800a42c:	bd10      	pop	{r4, pc}
 800a42e:	46c0      	nop			; (mov r8, r8)
 800a430:	200006d0 	.word	0x200006d0

0800a434 <_malloc_r>:
 800a434:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a436:	000d      	movs	r5, r1
 800a438:	b087      	sub	sp, #28
 800a43a:	350b      	adds	r5, #11
 800a43c:	9001      	str	r0, [sp, #4]
 800a43e:	2d16      	cmp	r5, #22
 800a440:	d908      	bls.n	800a454 <_malloc_r+0x20>
 800a442:	2207      	movs	r2, #7
 800a444:	4395      	bics	r5, r2
 800a446:	d506      	bpl.n	800a456 <_malloc_r+0x22>
 800a448:	230c      	movs	r3, #12
 800a44a:	9a01      	ldr	r2, [sp, #4]
 800a44c:	6013      	str	r3, [r2, #0]
 800a44e:	2000      	movs	r0, #0
 800a450:	b007      	add	sp, #28
 800a452:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a454:	2510      	movs	r5, #16
 800a456:	42a9      	cmp	r1, r5
 800a458:	d8f6      	bhi.n	800a448 <_malloc_r+0x14>
 800a45a:	9801      	ldr	r0, [sp, #4]
 800a45c:	f000 f9fe 	bl	800a85c <__malloc_lock>
 800a460:	23fc      	movs	r3, #252	; 0xfc
 800a462:	4ebe      	ldr	r6, [pc, #760]	; (800a75c <_malloc_r+0x328>)
 800a464:	005b      	lsls	r3, r3, #1
 800a466:	429d      	cmp	r5, r3
 800a468:	d219      	bcs.n	800a49e <_malloc_r+0x6a>
 800a46a:	002a      	movs	r2, r5
 800a46c:	3208      	adds	r2, #8
 800a46e:	18b2      	adds	r2, r6, r2
 800a470:	0011      	movs	r1, r2
 800a472:	6854      	ldr	r4, [r2, #4]
 800a474:	3908      	subs	r1, #8
 800a476:	08eb      	lsrs	r3, r5, #3
 800a478:	428c      	cmp	r4, r1
 800a47a:	d103      	bne.n	800a484 <_malloc_r+0x50>
 800a47c:	68d4      	ldr	r4, [r2, #12]
 800a47e:	3302      	adds	r3, #2
 800a480:	42a2      	cmp	r2, r4
 800a482:	d022      	beq.n	800a4ca <_malloc_r+0x96>
 800a484:	2203      	movs	r2, #3
 800a486:	6863      	ldr	r3, [r4, #4]
 800a488:	68a1      	ldr	r1, [r4, #8]
 800a48a:	4393      	bics	r3, r2
 800a48c:	68e2      	ldr	r2, [r4, #12]
 800a48e:	18e3      	adds	r3, r4, r3
 800a490:	60ca      	str	r2, [r1, #12]
 800a492:	6091      	str	r1, [r2, #8]
 800a494:	2201      	movs	r2, #1
 800a496:	6859      	ldr	r1, [r3, #4]
 800a498:	430a      	orrs	r2, r1
 800a49a:	605a      	str	r2, [r3, #4]
 800a49c:	e02a      	b.n	800a4f4 <_malloc_r+0xc0>
 800a49e:	233f      	movs	r3, #63	; 0x3f
 800a4a0:	0a6a      	lsrs	r2, r5, #9
 800a4a2:	d003      	beq.n	800a4ac <_malloc_r+0x78>
 800a4a4:	2a04      	cmp	r2, #4
 800a4a6:	d82b      	bhi.n	800a500 <_malloc_r+0xcc>
 800a4a8:	09ab      	lsrs	r3, r5, #6
 800a4aa:	3338      	adds	r3, #56	; 0x38
 800a4ac:	2203      	movs	r2, #3
 800a4ae:	4694      	mov	ip, r2
 800a4b0:	00d9      	lsls	r1, r3, #3
 800a4b2:	1989      	adds	r1, r1, r6
 800a4b4:	68cc      	ldr	r4, [r1, #12]
 800a4b6:	428c      	cmp	r4, r1
 800a4b8:	d006      	beq.n	800a4c8 <_malloc_r+0x94>
 800a4ba:	4660      	mov	r0, ip
 800a4bc:	6862      	ldr	r2, [r4, #4]
 800a4be:	4382      	bics	r2, r0
 800a4c0:	1b57      	subs	r7, r2, r5
 800a4c2:	2f0f      	cmp	r7, #15
 800a4c4:	dd34      	ble.n	800a530 <_malloc_r+0xfc>
 800a4c6:	3b01      	subs	r3, #1
 800a4c8:	3301      	adds	r3, #1
 800a4ca:	6934      	ldr	r4, [r6, #16]
 800a4cc:	49a4      	ldr	r1, [pc, #656]	; (800a760 <_malloc_r+0x32c>)
 800a4ce:	428c      	cmp	r4, r1
 800a4d0:	d055      	beq.n	800a57e <_malloc_r+0x14a>
 800a4d2:	2003      	movs	r0, #3
 800a4d4:	6862      	ldr	r2, [r4, #4]
 800a4d6:	4382      	bics	r2, r0
 800a4d8:	1b50      	subs	r0, r2, r5
 800a4da:	280f      	cmp	r0, #15
 800a4dc:	dd36      	ble.n	800a54c <_malloc_r+0x118>
 800a4de:	2301      	movs	r3, #1
 800a4e0:	1967      	adds	r7, r4, r5
 800a4e2:	431d      	orrs	r5, r3
 800a4e4:	4303      	orrs	r3, r0
 800a4e6:	6065      	str	r5, [r4, #4]
 800a4e8:	6177      	str	r7, [r6, #20]
 800a4ea:	6137      	str	r7, [r6, #16]
 800a4ec:	60f9      	str	r1, [r7, #12]
 800a4ee:	60b9      	str	r1, [r7, #8]
 800a4f0:	607b      	str	r3, [r7, #4]
 800a4f2:	50a0      	str	r0, [r4, r2]
 800a4f4:	9801      	ldr	r0, [sp, #4]
 800a4f6:	f000 f9b9 	bl	800a86c <__malloc_unlock>
 800a4fa:	0020      	movs	r0, r4
 800a4fc:	3008      	adds	r0, #8
 800a4fe:	e7a7      	b.n	800a450 <_malloc_r+0x1c>
 800a500:	2a14      	cmp	r2, #20
 800a502:	d802      	bhi.n	800a50a <_malloc_r+0xd6>
 800a504:	0013      	movs	r3, r2
 800a506:	335b      	adds	r3, #91	; 0x5b
 800a508:	e7d0      	b.n	800a4ac <_malloc_r+0x78>
 800a50a:	2a54      	cmp	r2, #84	; 0x54
 800a50c:	d802      	bhi.n	800a514 <_malloc_r+0xe0>
 800a50e:	0b2b      	lsrs	r3, r5, #12
 800a510:	336e      	adds	r3, #110	; 0x6e
 800a512:	e7cb      	b.n	800a4ac <_malloc_r+0x78>
 800a514:	23aa      	movs	r3, #170	; 0xaa
 800a516:	005b      	lsls	r3, r3, #1
 800a518:	429a      	cmp	r2, r3
 800a51a:	d802      	bhi.n	800a522 <_malloc_r+0xee>
 800a51c:	0beb      	lsrs	r3, r5, #15
 800a51e:	3377      	adds	r3, #119	; 0x77
 800a520:	e7c4      	b.n	800a4ac <_malloc_r+0x78>
 800a522:	4990      	ldr	r1, [pc, #576]	; (800a764 <_malloc_r+0x330>)
 800a524:	237e      	movs	r3, #126	; 0x7e
 800a526:	428a      	cmp	r2, r1
 800a528:	d8c0      	bhi.n	800a4ac <_malloc_r+0x78>
 800a52a:	0cab      	lsrs	r3, r5, #18
 800a52c:	337c      	adds	r3, #124	; 0x7c
 800a52e:	e7bd      	b.n	800a4ac <_malloc_r+0x78>
 800a530:	68e0      	ldr	r0, [r4, #12]
 800a532:	2f00      	cmp	r7, #0
 800a534:	db08      	blt.n	800a548 <_malloc_r+0x114>
 800a536:	68a3      	ldr	r3, [r4, #8]
 800a538:	60d8      	str	r0, [r3, #12]
 800a53a:	6083      	str	r3, [r0, #8]
 800a53c:	2301      	movs	r3, #1
 800a53e:	18a2      	adds	r2, r4, r2
 800a540:	6851      	ldr	r1, [r2, #4]
 800a542:	430b      	orrs	r3, r1
 800a544:	6053      	str	r3, [r2, #4]
 800a546:	e7d5      	b.n	800a4f4 <_malloc_r+0xc0>
 800a548:	0004      	movs	r4, r0
 800a54a:	e7b4      	b.n	800a4b6 <_malloc_r+0x82>
 800a54c:	6171      	str	r1, [r6, #20]
 800a54e:	6131      	str	r1, [r6, #16]
 800a550:	2800      	cmp	r0, #0
 800a552:	daf3      	bge.n	800a53c <_malloc_r+0x108>
 800a554:	6871      	ldr	r1, [r6, #4]
 800a556:	468c      	mov	ip, r1
 800a558:	2180      	movs	r1, #128	; 0x80
 800a55a:	0089      	lsls	r1, r1, #2
 800a55c:	428a      	cmp	r2, r1
 800a55e:	d300      	bcc.n	800a562 <_malloc_r+0x12e>
 800a560:	e08c      	b.n	800a67c <_malloc_r+0x248>
 800a562:	08d1      	lsrs	r1, r2, #3
 800a564:	0950      	lsrs	r0, r2, #5
 800a566:	2201      	movs	r2, #1
 800a568:	4082      	lsls	r2, r0
 800a56a:	4660      	mov	r0, ip
 800a56c:	4302      	orrs	r2, r0
 800a56e:	6072      	str	r2, [r6, #4]
 800a570:	00ca      	lsls	r2, r1, #3
 800a572:	1992      	adds	r2, r2, r6
 800a574:	6891      	ldr	r1, [r2, #8]
 800a576:	60e2      	str	r2, [r4, #12]
 800a578:	60a1      	str	r1, [r4, #8]
 800a57a:	6094      	str	r4, [r2, #8]
 800a57c:	60cc      	str	r4, [r1, #12]
 800a57e:	2201      	movs	r2, #1
 800a580:	4876      	ldr	r0, [pc, #472]	; (800a75c <_malloc_r+0x328>)
 800a582:	1099      	asrs	r1, r3, #2
 800a584:	408a      	lsls	r2, r1
 800a586:	6841      	ldr	r1, [r0, #4]
 800a588:	4291      	cmp	r1, r2
 800a58a:	d328      	bcc.n	800a5de <_malloc_r+0x1aa>
 800a58c:	420a      	tst	r2, r1
 800a58e:	d105      	bne.n	800a59c <_malloc_r+0x168>
 800a590:	2403      	movs	r4, #3
 800a592:	43a3      	bics	r3, r4
 800a594:	0052      	lsls	r2, r2, #1
 800a596:	3304      	adds	r3, #4
 800a598:	420a      	tst	r2, r1
 800a59a:	d0fb      	beq.n	800a594 <_malloc_r+0x160>
 800a59c:	496f      	ldr	r1, [pc, #444]	; (800a75c <_malloc_r+0x328>)
 800a59e:	9104      	str	r1, [sp, #16]
 800a5a0:	00d9      	lsls	r1, r3, #3
 800a5a2:	1841      	adds	r1, r0, r1
 800a5a4:	468c      	mov	ip, r1
 800a5a6:	000f      	movs	r7, r1
 800a5a8:	9302      	str	r3, [sp, #8]
 800a5aa:	68fc      	ldr	r4, [r7, #12]
 800a5ac:	42bc      	cmp	r4, r7
 800a5ae:	d000      	beq.n	800a5b2 <_malloc_r+0x17e>
 800a5b0:	e09b      	b.n	800a6ea <_malloc_r+0x2b6>
 800a5b2:	2403      	movs	r4, #3
 800a5b4:	9902      	ldr	r1, [sp, #8]
 800a5b6:	3708      	adds	r7, #8
 800a5b8:	3101      	adds	r1, #1
 800a5ba:	9102      	str	r1, [sp, #8]
 800a5bc:	4221      	tst	r1, r4
 800a5be:	d1f4      	bne.n	800a5aa <_malloc_r+0x176>
 800a5c0:	2103      	movs	r1, #3
 800a5c2:	420b      	tst	r3, r1
 800a5c4:	d000      	beq.n	800a5c8 <_malloc_r+0x194>
 800a5c6:	e0b7      	b.n	800a738 <_malloc_r+0x304>
 800a5c8:	6843      	ldr	r3, [r0, #4]
 800a5ca:	4393      	bics	r3, r2
 800a5cc:	6043      	str	r3, [r0, #4]
 800a5ce:	9b04      	ldr	r3, [sp, #16]
 800a5d0:	0052      	lsls	r2, r2, #1
 800a5d2:	6859      	ldr	r1, [r3, #4]
 800a5d4:	4291      	cmp	r1, r2
 800a5d6:	d302      	bcc.n	800a5de <_malloc_r+0x1aa>
 800a5d8:	2a00      	cmp	r2, #0
 800a5da:	d000      	beq.n	800a5de <_malloc_r+0x1aa>
 800a5dc:	e0bb      	b.n	800a756 <_malloc_r+0x322>
 800a5de:	2203      	movs	r2, #3
 800a5e0:	6883      	ldr	r3, [r0, #8]
 800a5e2:	9302      	str	r3, [sp, #8]
 800a5e4:	685b      	ldr	r3, [r3, #4]
 800a5e6:	4393      	bics	r3, r2
 800a5e8:	9303      	str	r3, [sp, #12]
 800a5ea:	42ab      	cmp	r3, r5
 800a5ec:	d303      	bcc.n	800a5f6 <_malloc_r+0x1c2>
 800a5ee:	1b59      	subs	r1, r3, r5
 800a5f0:	290f      	cmp	r1, #15
 800a5f2:	dd00      	ble.n	800a5f6 <_malloc_r+0x1c2>
 800a5f4:	e123      	b.n	800a83e <_malloc_r+0x40a>
 800a5f6:	9b02      	ldr	r3, [sp, #8]
 800a5f8:	9a03      	ldr	r2, [sp, #12]
 800a5fa:	2008      	movs	r0, #8
 800a5fc:	189e      	adds	r6, r3, r2
 800a5fe:	4b5a      	ldr	r3, [pc, #360]	; (800a768 <_malloc_r+0x334>)
 800a600:	681f      	ldr	r7, [r3, #0]
 800a602:	f001 fa71 	bl	800bae8 <sysconf>
 800a606:	4b59      	ldr	r3, [pc, #356]	; (800a76c <_malloc_r+0x338>)
 800a608:	3710      	adds	r7, #16
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	197f      	adds	r7, r7, r5
 800a60e:	9004      	str	r0, [sp, #16]
 800a610:	3301      	adds	r3, #1
 800a612:	d003      	beq.n	800a61c <_malloc_r+0x1e8>
 800a614:	1e7b      	subs	r3, r7, #1
 800a616:	181b      	adds	r3, r3, r0
 800a618:	4247      	negs	r7, r0
 800a61a:	401f      	ands	r7, r3
 800a61c:	0039      	movs	r1, r7
 800a61e:	9801      	ldr	r0, [sp, #4]
 800a620:	f001 fa0e 	bl	800ba40 <_sbrk_r>
 800a624:	0004      	movs	r4, r0
 800a626:	1c43      	adds	r3, r0, #1
 800a628:	d100      	bne.n	800a62c <_malloc_r+0x1f8>
 800a62a:	e0de      	b.n	800a7ea <_malloc_r+0x3b6>
 800a62c:	4286      	cmp	r6, r0
 800a62e:	d904      	bls.n	800a63a <_malloc_r+0x206>
 800a630:	4b4a      	ldr	r3, [pc, #296]	; (800a75c <_malloc_r+0x328>)
 800a632:	9a02      	ldr	r2, [sp, #8]
 800a634:	429a      	cmp	r2, r3
 800a636:	d000      	beq.n	800a63a <_malloc_r+0x206>
 800a638:	e0d7      	b.n	800a7ea <_malloc_r+0x3b6>
 800a63a:	4a4d      	ldr	r2, [pc, #308]	; (800a770 <_malloc_r+0x33c>)
 800a63c:	6813      	ldr	r3, [r2, #0]
 800a63e:	18fb      	adds	r3, r7, r3
 800a640:	6013      	str	r3, [r2, #0]
 800a642:	9a04      	ldr	r2, [sp, #16]
 800a644:	3a01      	subs	r2, #1
 800a646:	42a6      	cmp	r6, r4
 800a648:	d000      	beq.n	800a64c <_malloc_r+0x218>
 800a64a:	e097      	b.n	800a77c <_malloc_r+0x348>
 800a64c:	4216      	tst	r6, r2
 800a64e:	d000      	beq.n	800a652 <_malloc_r+0x21e>
 800a650:	e094      	b.n	800a77c <_malloc_r+0x348>
 800a652:	4b42      	ldr	r3, [pc, #264]	; (800a75c <_malloc_r+0x328>)
 800a654:	689a      	ldr	r2, [r3, #8]
 800a656:	9b03      	ldr	r3, [sp, #12]
 800a658:	19df      	adds	r7, r3, r7
 800a65a:	2301      	movs	r3, #1
 800a65c:	433b      	orrs	r3, r7
 800a65e:	6053      	str	r3, [r2, #4]
 800a660:	4b43      	ldr	r3, [pc, #268]	; (800a770 <_malloc_r+0x33c>)
 800a662:	4a44      	ldr	r2, [pc, #272]	; (800a774 <_malloc_r+0x340>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	6811      	ldr	r1, [r2, #0]
 800a668:	428b      	cmp	r3, r1
 800a66a:	d900      	bls.n	800a66e <_malloc_r+0x23a>
 800a66c:	6013      	str	r3, [r2, #0]
 800a66e:	4a42      	ldr	r2, [pc, #264]	; (800a778 <_malloc_r+0x344>)
 800a670:	6811      	ldr	r1, [r2, #0]
 800a672:	428b      	cmp	r3, r1
 800a674:	d800      	bhi.n	800a678 <_malloc_r+0x244>
 800a676:	e0b8      	b.n	800a7ea <_malloc_r+0x3b6>
 800a678:	6013      	str	r3, [r2, #0]
 800a67a:	e0b6      	b.n	800a7ea <_malloc_r+0x3b6>
 800a67c:	0a50      	lsrs	r0, r2, #9
 800a67e:	2804      	cmp	r0, #4
 800a680:	d811      	bhi.n	800a6a6 <_malloc_r+0x272>
 800a682:	0991      	lsrs	r1, r2, #6
 800a684:	3138      	adds	r1, #56	; 0x38
 800a686:	00cf      	lsls	r7, r1, #3
 800a688:	19bf      	adds	r7, r7, r6
 800a68a:	68b8      	ldr	r0, [r7, #8]
 800a68c:	4287      	cmp	r7, r0
 800a68e:	d125      	bne.n	800a6dc <_malloc_r+0x2a8>
 800a690:	2201      	movs	r2, #1
 800a692:	1089      	asrs	r1, r1, #2
 800a694:	408a      	lsls	r2, r1
 800a696:	4661      	mov	r1, ip
 800a698:	430a      	orrs	r2, r1
 800a69a:	6072      	str	r2, [r6, #4]
 800a69c:	60e7      	str	r7, [r4, #12]
 800a69e:	60a0      	str	r0, [r4, #8]
 800a6a0:	60bc      	str	r4, [r7, #8]
 800a6a2:	60c4      	str	r4, [r0, #12]
 800a6a4:	e76b      	b.n	800a57e <_malloc_r+0x14a>
 800a6a6:	2814      	cmp	r0, #20
 800a6a8:	d802      	bhi.n	800a6b0 <_malloc_r+0x27c>
 800a6aa:	0001      	movs	r1, r0
 800a6ac:	315b      	adds	r1, #91	; 0x5b
 800a6ae:	e7ea      	b.n	800a686 <_malloc_r+0x252>
 800a6b0:	2854      	cmp	r0, #84	; 0x54
 800a6b2:	d802      	bhi.n	800a6ba <_malloc_r+0x286>
 800a6b4:	0b11      	lsrs	r1, r2, #12
 800a6b6:	316e      	adds	r1, #110	; 0x6e
 800a6b8:	e7e5      	b.n	800a686 <_malloc_r+0x252>
 800a6ba:	21aa      	movs	r1, #170	; 0xaa
 800a6bc:	0049      	lsls	r1, r1, #1
 800a6be:	4288      	cmp	r0, r1
 800a6c0:	d802      	bhi.n	800a6c8 <_malloc_r+0x294>
 800a6c2:	0bd1      	lsrs	r1, r2, #15
 800a6c4:	3177      	adds	r1, #119	; 0x77
 800a6c6:	e7de      	b.n	800a686 <_malloc_r+0x252>
 800a6c8:	4f26      	ldr	r7, [pc, #152]	; (800a764 <_malloc_r+0x330>)
 800a6ca:	217e      	movs	r1, #126	; 0x7e
 800a6cc:	42b8      	cmp	r0, r7
 800a6ce:	d8da      	bhi.n	800a686 <_malloc_r+0x252>
 800a6d0:	0c91      	lsrs	r1, r2, #18
 800a6d2:	317c      	adds	r1, #124	; 0x7c
 800a6d4:	e7d7      	b.n	800a686 <_malloc_r+0x252>
 800a6d6:	6880      	ldr	r0, [r0, #8]
 800a6d8:	4287      	cmp	r7, r0
 800a6da:	d004      	beq.n	800a6e6 <_malloc_r+0x2b2>
 800a6dc:	2603      	movs	r6, #3
 800a6de:	6841      	ldr	r1, [r0, #4]
 800a6e0:	43b1      	bics	r1, r6
 800a6e2:	4291      	cmp	r1, r2
 800a6e4:	d8f7      	bhi.n	800a6d6 <_malloc_r+0x2a2>
 800a6e6:	68c7      	ldr	r7, [r0, #12]
 800a6e8:	e7d8      	b.n	800a69c <_malloc_r+0x268>
 800a6ea:	2603      	movs	r6, #3
 800a6ec:	6861      	ldr	r1, [r4, #4]
 800a6ee:	43b1      	bics	r1, r6
 800a6f0:	9103      	str	r1, [sp, #12]
 800a6f2:	68e6      	ldr	r6, [r4, #12]
 800a6f4:	1b49      	subs	r1, r1, r5
 800a6f6:	290f      	cmp	r1, #15
 800a6f8:	dd10      	ble.n	800a71c <_malloc_r+0x2e8>
 800a6fa:	2201      	movs	r2, #1
 800a6fc:	1963      	adds	r3, r4, r5
 800a6fe:	4315      	orrs	r5, r2
 800a700:	6065      	str	r5, [r4, #4]
 800a702:	68a5      	ldr	r5, [r4, #8]
 800a704:	430a      	orrs	r2, r1
 800a706:	60ee      	str	r6, [r5, #12]
 800a708:	60b5      	str	r5, [r6, #8]
 800a70a:	6143      	str	r3, [r0, #20]
 800a70c:	6103      	str	r3, [r0, #16]
 800a70e:	4814      	ldr	r0, [pc, #80]	; (800a760 <_malloc_r+0x32c>)
 800a710:	605a      	str	r2, [r3, #4]
 800a712:	60d8      	str	r0, [r3, #12]
 800a714:	6098      	str	r0, [r3, #8]
 800a716:	9b03      	ldr	r3, [sp, #12]
 800a718:	50e1      	str	r1, [r4, r3]
 800a71a:	e6eb      	b.n	800a4f4 <_malloc_r+0xc0>
 800a71c:	2900      	cmp	r1, #0
 800a71e:	db09      	blt.n	800a734 <_malloc_r+0x300>
 800a720:	9b03      	ldr	r3, [sp, #12]
 800a722:	18e1      	adds	r1, r4, r3
 800a724:	2301      	movs	r3, #1
 800a726:	684a      	ldr	r2, [r1, #4]
 800a728:	4313      	orrs	r3, r2
 800a72a:	604b      	str	r3, [r1, #4]
 800a72c:	68a3      	ldr	r3, [r4, #8]
 800a72e:	60de      	str	r6, [r3, #12]
 800a730:	60b3      	str	r3, [r6, #8]
 800a732:	e6df      	b.n	800a4f4 <_malloc_r+0xc0>
 800a734:	0034      	movs	r4, r6
 800a736:	e739      	b.n	800a5ac <_malloc_r+0x178>
 800a738:	2108      	movs	r1, #8
 800a73a:	4249      	negs	r1, r1
 800a73c:	448c      	add	ip, r1
 800a73e:	4661      	mov	r1, ip
 800a740:	6889      	ldr	r1, [r1, #8]
 800a742:	3b01      	subs	r3, #1
 800a744:	4561      	cmp	r1, ip
 800a746:	d100      	bne.n	800a74a <_malloc_r+0x316>
 800a748:	e73a      	b.n	800a5c0 <_malloc_r+0x18c>
 800a74a:	e740      	b.n	800a5ce <_malloc_r+0x19a>
 800a74c:	3304      	adds	r3, #4
 800a74e:	0052      	lsls	r2, r2, #1
 800a750:	420a      	tst	r2, r1
 800a752:	d0fb      	beq.n	800a74c <_malloc_r+0x318>
 800a754:	e724      	b.n	800a5a0 <_malloc_r+0x16c>
 800a756:	9b02      	ldr	r3, [sp, #8]
 800a758:	e7fa      	b.n	800a750 <_malloc_r+0x31c>
 800a75a:	46c0      	nop			; (mov r8, r8)
 800a75c:	20000028 	.word	0x20000028
 800a760:	20000030 	.word	0x20000030
 800a764:	00000554 	.word	0x00000554
 800a768:	20000c34 	.word	0x20000c34
 800a76c:	20000430 	.word	0x20000430
 800a770:	20000c04 	.word	0x20000c04
 800a774:	20000c2c 	.word	0x20000c2c
 800a778:	20000c30 	.word	0x20000c30
 800a77c:	4934      	ldr	r1, [pc, #208]	; (800a850 <_malloc_r+0x41c>)
 800a77e:	6808      	ldr	r0, [r1, #0]
 800a780:	3001      	adds	r0, #1
 800a782:	d140      	bne.n	800a806 <_malloc_r+0x3d2>
 800a784:	600c      	str	r4, [r1, #0]
 800a786:	2107      	movs	r1, #7
 800a788:	0026      	movs	r6, r4
 800a78a:	2300      	movs	r3, #0
 800a78c:	400e      	ands	r6, r1
 800a78e:	420c      	tst	r4, r1
 800a790:	d002      	beq.n	800a798 <_malloc_r+0x364>
 800a792:	3308      	adds	r3, #8
 800a794:	1b9b      	subs	r3, r3, r6
 800a796:	18e4      	adds	r4, r4, r3
 800a798:	19e1      	adds	r1, r4, r7
 800a79a:	9105      	str	r1, [sp, #20]
 800a79c:	9f05      	ldr	r7, [sp, #20]
 800a79e:	9904      	ldr	r1, [sp, #16]
 800a7a0:	4017      	ands	r7, r2
 800a7a2:	18cb      	adds	r3, r1, r3
 800a7a4:	1bdf      	subs	r7, r3, r7
 800a7a6:	4017      	ands	r7, r2
 800a7a8:	0039      	movs	r1, r7
 800a7aa:	9801      	ldr	r0, [sp, #4]
 800a7ac:	f001 f948 	bl	800ba40 <_sbrk_r>
 800a7b0:	1c43      	adds	r3, r0, #1
 800a7b2:	d107      	bne.n	800a7c4 <_malloc_r+0x390>
 800a7b4:	1e37      	subs	r7, r6, #0
 800a7b6:	9805      	ldr	r0, [sp, #20]
 800a7b8:	d004      	beq.n	800a7c4 <_malloc_r+0x390>
 800a7ba:	0030      	movs	r0, r6
 800a7bc:	2700      	movs	r7, #0
 800a7be:	9b05      	ldr	r3, [sp, #20]
 800a7c0:	3808      	subs	r0, #8
 800a7c2:	1818      	adds	r0, r3, r0
 800a7c4:	4a23      	ldr	r2, [pc, #140]	; (800a854 <_malloc_r+0x420>)
 800a7c6:	1b00      	subs	r0, r0, r4
 800a7c8:	6813      	ldr	r3, [r2, #0]
 800a7ca:	19c0      	adds	r0, r0, r7
 800a7cc:	19db      	adds	r3, r3, r7
 800a7ce:	6013      	str	r3, [r2, #0]
 800a7d0:	2201      	movs	r2, #1
 800a7d2:	4b21      	ldr	r3, [pc, #132]	; (800a858 <_malloc_r+0x424>)
 800a7d4:	9902      	ldr	r1, [sp, #8]
 800a7d6:	4310      	orrs	r0, r2
 800a7d8:	609c      	str	r4, [r3, #8]
 800a7da:	6060      	str	r0, [r4, #4]
 800a7dc:	4299      	cmp	r1, r3
 800a7de:	d100      	bne.n	800a7e2 <_malloc_r+0x3ae>
 800a7e0:	e73e      	b.n	800a660 <_malloc_r+0x22c>
 800a7e2:	9b03      	ldr	r3, [sp, #12]
 800a7e4:	2b0f      	cmp	r3, #15
 800a7e6:	d813      	bhi.n	800a810 <_malloc_r+0x3dc>
 800a7e8:	6062      	str	r2, [r4, #4]
 800a7ea:	2203      	movs	r2, #3
 800a7ec:	4b1a      	ldr	r3, [pc, #104]	; (800a858 <_malloc_r+0x424>)
 800a7ee:	689b      	ldr	r3, [r3, #8]
 800a7f0:	685b      	ldr	r3, [r3, #4]
 800a7f2:	4393      	bics	r3, r2
 800a7f4:	1b59      	subs	r1, r3, r5
 800a7f6:	42ab      	cmp	r3, r5
 800a7f8:	d301      	bcc.n	800a7fe <_malloc_r+0x3ca>
 800a7fa:	290f      	cmp	r1, #15
 800a7fc:	dc1f      	bgt.n	800a83e <_malloc_r+0x40a>
 800a7fe:	9801      	ldr	r0, [sp, #4]
 800a800:	f000 f834 	bl	800a86c <__malloc_unlock>
 800a804:	e623      	b.n	800a44e <_malloc_r+0x1a>
 800a806:	4913      	ldr	r1, [pc, #76]	; (800a854 <_malloc_r+0x420>)
 800a808:	1ba6      	subs	r6, r4, r6
 800a80a:	18f6      	adds	r6, r6, r3
 800a80c:	600e      	str	r6, [r1, #0]
 800a80e:	e7ba      	b.n	800a786 <_malloc_r+0x352>
 800a810:	2107      	movs	r1, #7
 800a812:	9b03      	ldr	r3, [sp, #12]
 800a814:	3b0c      	subs	r3, #12
 800a816:	438b      	bics	r3, r1
 800a818:	9902      	ldr	r1, [sp, #8]
 800a81a:	6849      	ldr	r1, [r1, #4]
 800a81c:	400a      	ands	r2, r1
 800a81e:	9902      	ldr	r1, [sp, #8]
 800a820:	431a      	orrs	r2, r3
 800a822:	604a      	str	r2, [r1, #4]
 800a824:	18ca      	adds	r2, r1, r3
 800a826:	2105      	movs	r1, #5
 800a828:	6051      	str	r1, [r2, #4]
 800a82a:	6091      	str	r1, [r2, #8]
 800a82c:	2b0f      	cmp	r3, #15
 800a82e:	d800      	bhi.n	800a832 <_malloc_r+0x3fe>
 800a830:	e716      	b.n	800a660 <_malloc_r+0x22c>
 800a832:	9902      	ldr	r1, [sp, #8]
 800a834:	9801      	ldr	r0, [sp, #4]
 800a836:	3108      	adds	r1, #8
 800a838:	f001 f9dc 	bl	800bbf4 <_free_r>
 800a83c:	e710      	b.n	800a660 <_malloc_r+0x22c>
 800a83e:	2201      	movs	r2, #1
 800a840:	0013      	movs	r3, r2
 800a842:	4805      	ldr	r0, [pc, #20]	; (800a858 <_malloc_r+0x424>)
 800a844:	432b      	orrs	r3, r5
 800a846:	6884      	ldr	r4, [r0, #8]
 800a848:	6063      	str	r3, [r4, #4]
 800a84a:	1963      	adds	r3, r4, r5
 800a84c:	6083      	str	r3, [r0, #8]
 800a84e:	e623      	b.n	800a498 <_malloc_r+0x64>
 800a850:	20000430 	.word	0x20000430
 800a854:	20000c04 	.word	0x20000c04
 800a858:	20000028 	.word	0x20000028

0800a85c <__malloc_lock>:
 800a85c:	b510      	push	{r4, lr}
 800a85e:	4802      	ldr	r0, [pc, #8]	; (800a868 <__malloc_lock+0xc>)
 800a860:	f001 f940 	bl	800bae4 <__retarget_lock_acquire_recursive>
 800a864:	bd10      	pop	{r4, pc}
 800a866:	46c0      	nop			; (mov r8, r8)
 800a868:	20000d79 	.word	0x20000d79

0800a86c <__malloc_unlock>:
 800a86c:	b510      	push	{r4, lr}
 800a86e:	4802      	ldr	r0, [pc, #8]	; (800a878 <__malloc_unlock+0xc>)
 800a870:	f001 f939 	bl	800bae6 <__retarget_lock_release_recursive>
 800a874:	bd10      	pop	{r4, pc}
 800a876:	46c0      	nop			; (mov r8, r8)
 800a878:	20000d79 	.word	0x20000d79

0800a87c <sulp>:
 800a87c:	b570      	push	{r4, r5, r6, lr}
 800a87e:	0016      	movs	r6, r2
 800a880:	000d      	movs	r5, r1
 800a882:	f002 f90d 	bl	800caa0 <__ulp>
 800a886:	2e00      	cmp	r6, #0
 800a888:	d00d      	beq.n	800a8a6 <sulp+0x2a>
 800a88a:	236b      	movs	r3, #107	; 0x6b
 800a88c:	006a      	lsls	r2, r5, #1
 800a88e:	0d52      	lsrs	r2, r2, #21
 800a890:	1a9b      	subs	r3, r3, r2
 800a892:	2b00      	cmp	r3, #0
 800a894:	dd07      	ble.n	800a8a6 <sulp+0x2a>
 800a896:	2400      	movs	r4, #0
 800a898:	4a03      	ldr	r2, [pc, #12]	; (800a8a8 <sulp+0x2c>)
 800a89a:	051b      	lsls	r3, r3, #20
 800a89c:	189d      	adds	r5, r3, r2
 800a89e:	002b      	movs	r3, r5
 800a8a0:	0022      	movs	r2, r4
 800a8a2:	f7f6 fee3 	bl	800166c <__aeabi_dmul>
 800a8a6:	bd70      	pop	{r4, r5, r6, pc}
 800a8a8:	3ff00000 	.word	0x3ff00000

0800a8ac <_strtod_l>:
 800a8ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8ae:	b0a1      	sub	sp, #132	; 0x84
 800a8b0:	9219      	str	r2, [sp, #100]	; 0x64
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	2600      	movs	r6, #0
 800a8b6:	2700      	movs	r7, #0
 800a8b8:	9004      	str	r0, [sp, #16]
 800a8ba:	9107      	str	r1, [sp, #28]
 800a8bc:	921c      	str	r2, [sp, #112]	; 0x70
 800a8be:	911b      	str	r1, [sp, #108]	; 0x6c
 800a8c0:	780a      	ldrb	r2, [r1, #0]
 800a8c2:	2a2b      	cmp	r2, #43	; 0x2b
 800a8c4:	d055      	beq.n	800a972 <_strtod_l+0xc6>
 800a8c6:	d841      	bhi.n	800a94c <_strtod_l+0xa0>
 800a8c8:	2a0d      	cmp	r2, #13
 800a8ca:	d83b      	bhi.n	800a944 <_strtod_l+0x98>
 800a8cc:	2a08      	cmp	r2, #8
 800a8ce:	d83b      	bhi.n	800a948 <_strtod_l+0x9c>
 800a8d0:	2a00      	cmp	r2, #0
 800a8d2:	d044      	beq.n	800a95e <_strtod_l+0xb2>
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	920f      	str	r2, [sp, #60]	; 0x3c
 800a8d8:	2100      	movs	r1, #0
 800a8da:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800a8dc:	9109      	str	r1, [sp, #36]	; 0x24
 800a8de:	782a      	ldrb	r2, [r5, #0]
 800a8e0:	2a30      	cmp	r2, #48	; 0x30
 800a8e2:	d000      	beq.n	800a8e6 <_strtod_l+0x3a>
 800a8e4:	e085      	b.n	800a9f2 <_strtod_l+0x146>
 800a8e6:	786a      	ldrb	r2, [r5, #1]
 800a8e8:	3120      	adds	r1, #32
 800a8ea:	438a      	bics	r2, r1
 800a8ec:	2a58      	cmp	r2, #88	; 0x58
 800a8ee:	d000      	beq.n	800a8f2 <_strtod_l+0x46>
 800a8f0:	e075      	b.n	800a9de <_strtod_l+0x132>
 800a8f2:	9302      	str	r3, [sp, #8]
 800a8f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8f6:	4a97      	ldr	r2, [pc, #604]	; (800ab54 <_strtod_l+0x2a8>)
 800a8f8:	9301      	str	r3, [sp, #4]
 800a8fa:	ab1c      	add	r3, sp, #112	; 0x70
 800a8fc:	9300      	str	r3, [sp, #0]
 800a8fe:	9804      	ldr	r0, [sp, #16]
 800a900:	ab1d      	add	r3, sp, #116	; 0x74
 800a902:	a91b      	add	r1, sp, #108	; 0x6c
 800a904:	f001 fa92 	bl	800be2c <__gethex>
 800a908:	230f      	movs	r3, #15
 800a90a:	0002      	movs	r2, r0
 800a90c:	401a      	ands	r2, r3
 800a90e:	0004      	movs	r4, r0
 800a910:	9205      	str	r2, [sp, #20]
 800a912:	4218      	tst	r0, r3
 800a914:	d005      	beq.n	800a922 <_strtod_l+0x76>
 800a916:	2a06      	cmp	r2, #6
 800a918:	d12d      	bne.n	800a976 <_strtod_l+0xca>
 800a91a:	1c6b      	adds	r3, r5, #1
 800a91c:	931b      	str	r3, [sp, #108]	; 0x6c
 800a91e:	2300      	movs	r3, #0
 800a920:	930f      	str	r3, [sp, #60]	; 0x3c
 800a922:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a924:	2b00      	cmp	r3, #0
 800a926:	d002      	beq.n	800a92e <_strtod_l+0x82>
 800a928:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a92a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a92c:	6013      	str	r3, [r2, #0]
 800a92e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a930:	2b00      	cmp	r3, #0
 800a932:	d01b      	beq.n	800a96c <_strtod_l+0xc0>
 800a934:	2380      	movs	r3, #128	; 0x80
 800a936:	0032      	movs	r2, r6
 800a938:	061b      	lsls	r3, r3, #24
 800a93a:	18fb      	adds	r3, r7, r3
 800a93c:	0010      	movs	r0, r2
 800a93e:	0019      	movs	r1, r3
 800a940:	b021      	add	sp, #132	; 0x84
 800a942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a944:	2a20      	cmp	r2, #32
 800a946:	d1c5      	bne.n	800a8d4 <_strtod_l+0x28>
 800a948:	3101      	adds	r1, #1
 800a94a:	e7b8      	b.n	800a8be <_strtod_l+0x12>
 800a94c:	2a2d      	cmp	r2, #45	; 0x2d
 800a94e:	d1c1      	bne.n	800a8d4 <_strtod_l+0x28>
 800a950:	3a2c      	subs	r2, #44	; 0x2c
 800a952:	920f      	str	r2, [sp, #60]	; 0x3c
 800a954:	1c4a      	adds	r2, r1, #1
 800a956:	921b      	str	r2, [sp, #108]	; 0x6c
 800a958:	784a      	ldrb	r2, [r1, #1]
 800a95a:	2a00      	cmp	r2, #0
 800a95c:	d1bc      	bne.n	800a8d8 <_strtod_l+0x2c>
 800a95e:	9b07      	ldr	r3, [sp, #28]
 800a960:	931b      	str	r3, [sp, #108]	; 0x6c
 800a962:	2300      	movs	r3, #0
 800a964:	930f      	str	r3, [sp, #60]	; 0x3c
 800a966:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d1dd      	bne.n	800a928 <_strtod_l+0x7c>
 800a96c:	0032      	movs	r2, r6
 800a96e:	003b      	movs	r3, r7
 800a970:	e7e4      	b.n	800a93c <_strtod_l+0x90>
 800a972:	2200      	movs	r2, #0
 800a974:	e7ed      	b.n	800a952 <_strtod_l+0xa6>
 800a976:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a978:	2a00      	cmp	r2, #0
 800a97a:	d007      	beq.n	800a98c <_strtod_l+0xe0>
 800a97c:	2135      	movs	r1, #53	; 0x35
 800a97e:	a81e      	add	r0, sp, #120	; 0x78
 800a980:	f002 f97f 	bl	800cc82 <__copybits>
 800a984:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a986:	9804      	ldr	r0, [sp, #16]
 800a988:	f001 fd7c 	bl	800c484 <_Bfree>
 800a98c:	9805      	ldr	r0, [sp, #20]
 800a98e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a990:	3801      	subs	r0, #1
 800a992:	2804      	cmp	r0, #4
 800a994:	d806      	bhi.n	800a9a4 <_strtod_l+0xf8>
 800a996:	f7f5 fbbd 	bl	8000114 <__gnu_thumb1_case_uqi>
 800a99a:	0312      	.short	0x0312
 800a99c:	1e1c      	.short	0x1e1c
 800a99e:	12          	.byte	0x12
 800a99f:	00          	.byte	0x00
 800a9a0:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800a9a2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800a9a4:	05e4      	lsls	r4, r4, #23
 800a9a6:	d502      	bpl.n	800a9ae <_strtod_l+0x102>
 800a9a8:	2380      	movs	r3, #128	; 0x80
 800a9aa:	061b      	lsls	r3, r3, #24
 800a9ac:	431f      	orrs	r7, r3
 800a9ae:	4b6a      	ldr	r3, [pc, #424]	; (800ab58 <_strtod_l+0x2ac>)
 800a9b0:	423b      	tst	r3, r7
 800a9b2:	d1b6      	bne.n	800a922 <_strtod_l+0x76>
 800a9b4:	f001 f86a 	bl	800ba8c <__errno>
 800a9b8:	2322      	movs	r3, #34	; 0x22
 800a9ba:	6003      	str	r3, [r0, #0]
 800a9bc:	e7b1      	b.n	800a922 <_strtod_l+0x76>
 800a9be:	4967      	ldr	r1, [pc, #412]	; (800ab5c <_strtod_l+0x2b0>)
 800a9c0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a9c2:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800a9c4:	400a      	ands	r2, r1
 800a9c6:	4966      	ldr	r1, [pc, #408]	; (800ab60 <_strtod_l+0x2b4>)
 800a9c8:	185b      	adds	r3, r3, r1
 800a9ca:	051b      	lsls	r3, r3, #20
 800a9cc:	431a      	orrs	r2, r3
 800a9ce:	0017      	movs	r7, r2
 800a9d0:	e7e8      	b.n	800a9a4 <_strtod_l+0xf8>
 800a9d2:	4f61      	ldr	r7, [pc, #388]	; (800ab58 <_strtod_l+0x2ac>)
 800a9d4:	e7e6      	b.n	800a9a4 <_strtod_l+0xf8>
 800a9d6:	2601      	movs	r6, #1
 800a9d8:	4f62      	ldr	r7, [pc, #392]	; (800ab64 <_strtod_l+0x2b8>)
 800a9da:	4276      	negs	r6, r6
 800a9dc:	e7e2      	b.n	800a9a4 <_strtod_l+0xf8>
 800a9de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a9e0:	1c5a      	adds	r2, r3, #1
 800a9e2:	921b      	str	r2, [sp, #108]	; 0x6c
 800a9e4:	785b      	ldrb	r3, [r3, #1]
 800a9e6:	2b30      	cmp	r3, #48	; 0x30
 800a9e8:	d0f9      	beq.n	800a9de <_strtod_l+0x132>
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d099      	beq.n	800a922 <_strtod_l+0x76>
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	9309      	str	r3, [sp, #36]	; 0x24
 800a9f2:	2500      	movs	r5, #0
 800a9f4:	220a      	movs	r2, #10
 800a9f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a9f8:	950d      	str	r5, [sp, #52]	; 0x34
 800a9fa:	9310      	str	r3, [sp, #64]	; 0x40
 800a9fc:	9508      	str	r5, [sp, #32]
 800a9fe:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800aa00:	7804      	ldrb	r4, [r0, #0]
 800aa02:	0023      	movs	r3, r4
 800aa04:	3b30      	subs	r3, #48	; 0x30
 800aa06:	b2d9      	uxtb	r1, r3
 800aa08:	2909      	cmp	r1, #9
 800aa0a:	d927      	bls.n	800aa5c <_strtod_l+0x1b0>
 800aa0c:	2201      	movs	r2, #1
 800aa0e:	4956      	ldr	r1, [pc, #344]	; (800ab68 <_strtod_l+0x2bc>)
 800aa10:	f000 ff98 	bl	800b944 <strncmp>
 800aa14:	2800      	cmp	r0, #0
 800aa16:	d031      	beq.n	800aa7c <_strtod_l+0x1d0>
 800aa18:	2000      	movs	r0, #0
 800aa1a:	0023      	movs	r3, r4
 800aa1c:	4684      	mov	ip, r0
 800aa1e:	9a08      	ldr	r2, [sp, #32]
 800aa20:	900c      	str	r0, [sp, #48]	; 0x30
 800aa22:	9205      	str	r2, [sp, #20]
 800aa24:	2220      	movs	r2, #32
 800aa26:	0019      	movs	r1, r3
 800aa28:	4391      	bics	r1, r2
 800aa2a:	000a      	movs	r2, r1
 800aa2c:	2100      	movs	r1, #0
 800aa2e:	9106      	str	r1, [sp, #24]
 800aa30:	2a45      	cmp	r2, #69	; 0x45
 800aa32:	d000      	beq.n	800aa36 <_strtod_l+0x18a>
 800aa34:	e0c2      	b.n	800abbc <_strtod_l+0x310>
 800aa36:	9b05      	ldr	r3, [sp, #20]
 800aa38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa3a:	4303      	orrs	r3, r0
 800aa3c:	4313      	orrs	r3, r2
 800aa3e:	428b      	cmp	r3, r1
 800aa40:	d08d      	beq.n	800a95e <_strtod_l+0xb2>
 800aa42:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa44:	9307      	str	r3, [sp, #28]
 800aa46:	3301      	adds	r3, #1
 800aa48:	931b      	str	r3, [sp, #108]	; 0x6c
 800aa4a:	9b07      	ldr	r3, [sp, #28]
 800aa4c:	785b      	ldrb	r3, [r3, #1]
 800aa4e:	2b2b      	cmp	r3, #43	; 0x2b
 800aa50:	d071      	beq.n	800ab36 <_strtod_l+0x28a>
 800aa52:	000c      	movs	r4, r1
 800aa54:	2b2d      	cmp	r3, #45	; 0x2d
 800aa56:	d174      	bne.n	800ab42 <_strtod_l+0x296>
 800aa58:	2401      	movs	r4, #1
 800aa5a:	e06d      	b.n	800ab38 <_strtod_l+0x28c>
 800aa5c:	9908      	ldr	r1, [sp, #32]
 800aa5e:	2908      	cmp	r1, #8
 800aa60:	dc09      	bgt.n	800aa76 <_strtod_l+0x1ca>
 800aa62:	990d      	ldr	r1, [sp, #52]	; 0x34
 800aa64:	4351      	muls	r1, r2
 800aa66:	185b      	adds	r3, r3, r1
 800aa68:	930d      	str	r3, [sp, #52]	; 0x34
 800aa6a:	9b08      	ldr	r3, [sp, #32]
 800aa6c:	3001      	adds	r0, #1
 800aa6e:	3301      	adds	r3, #1
 800aa70:	9308      	str	r3, [sp, #32]
 800aa72:	901b      	str	r0, [sp, #108]	; 0x6c
 800aa74:	e7c3      	b.n	800a9fe <_strtod_l+0x152>
 800aa76:	4355      	muls	r5, r2
 800aa78:	195d      	adds	r5, r3, r5
 800aa7a:	e7f6      	b.n	800aa6a <_strtod_l+0x1be>
 800aa7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa7e:	1c5a      	adds	r2, r3, #1
 800aa80:	921b      	str	r2, [sp, #108]	; 0x6c
 800aa82:	9a08      	ldr	r2, [sp, #32]
 800aa84:	785b      	ldrb	r3, [r3, #1]
 800aa86:	2a00      	cmp	r2, #0
 800aa88:	d03a      	beq.n	800ab00 <_strtod_l+0x254>
 800aa8a:	900c      	str	r0, [sp, #48]	; 0x30
 800aa8c:	9205      	str	r2, [sp, #20]
 800aa8e:	001a      	movs	r2, r3
 800aa90:	3a30      	subs	r2, #48	; 0x30
 800aa92:	2a09      	cmp	r2, #9
 800aa94:	d912      	bls.n	800aabc <_strtod_l+0x210>
 800aa96:	2201      	movs	r2, #1
 800aa98:	4694      	mov	ip, r2
 800aa9a:	e7c3      	b.n	800aa24 <_strtod_l+0x178>
 800aa9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa9e:	3001      	adds	r0, #1
 800aaa0:	1c5a      	adds	r2, r3, #1
 800aaa2:	921b      	str	r2, [sp, #108]	; 0x6c
 800aaa4:	785b      	ldrb	r3, [r3, #1]
 800aaa6:	2b30      	cmp	r3, #48	; 0x30
 800aaa8:	d0f8      	beq.n	800aa9c <_strtod_l+0x1f0>
 800aaaa:	001a      	movs	r2, r3
 800aaac:	3a31      	subs	r2, #49	; 0x31
 800aaae:	2a08      	cmp	r2, #8
 800aab0:	d83c      	bhi.n	800ab2c <_strtod_l+0x280>
 800aab2:	900c      	str	r0, [sp, #48]	; 0x30
 800aab4:	2000      	movs	r0, #0
 800aab6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800aab8:	9005      	str	r0, [sp, #20]
 800aaba:	9210      	str	r2, [sp, #64]	; 0x40
 800aabc:	001a      	movs	r2, r3
 800aabe:	1c41      	adds	r1, r0, #1
 800aac0:	3a30      	subs	r2, #48	; 0x30
 800aac2:	2b30      	cmp	r3, #48	; 0x30
 800aac4:	d016      	beq.n	800aaf4 <_strtod_l+0x248>
 800aac6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aac8:	185b      	adds	r3, r3, r1
 800aaca:	930c      	str	r3, [sp, #48]	; 0x30
 800aacc:	9b05      	ldr	r3, [sp, #20]
 800aace:	210a      	movs	r1, #10
 800aad0:	469c      	mov	ip, r3
 800aad2:	4484      	add	ip, r0
 800aad4:	4563      	cmp	r3, ip
 800aad6:	d115      	bne.n	800ab04 <_strtod_l+0x258>
 800aad8:	9905      	ldr	r1, [sp, #20]
 800aada:	9b05      	ldr	r3, [sp, #20]
 800aadc:	3101      	adds	r1, #1
 800aade:	1809      	adds	r1, r1, r0
 800aae0:	181b      	adds	r3, r3, r0
 800aae2:	9105      	str	r1, [sp, #20]
 800aae4:	2b08      	cmp	r3, #8
 800aae6:	dc19      	bgt.n	800ab1c <_strtod_l+0x270>
 800aae8:	230a      	movs	r3, #10
 800aaea:	990d      	ldr	r1, [sp, #52]	; 0x34
 800aaec:	434b      	muls	r3, r1
 800aaee:	2100      	movs	r1, #0
 800aaf0:	18d3      	adds	r3, r2, r3
 800aaf2:	930d      	str	r3, [sp, #52]	; 0x34
 800aaf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aaf6:	0008      	movs	r0, r1
 800aaf8:	1c5a      	adds	r2, r3, #1
 800aafa:	921b      	str	r2, [sp, #108]	; 0x6c
 800aafc:	785b      	ldrb	r3, [r3, #1]
 800aafe:	e7c6      	b.n	800aa8e <_strtod_l+0x1e2>
 800ab00:	9808      	ldr	r0, [sp, #32]
 800ab02:	e7d0      	b.n	800aaa6 <_strtod_l+0x1fa>
 800ab04:	1c5c      	adds	r4, r3, #1
 800ab06:	2b08      	cmp	r3, #8
 800ab08:	dc04      	bgt.n	800ab14 <_strtod_l+0x268>
 800ab0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab0c:	434b      	muls	r3, r1
 800ab0e:	930d      	str	r3, [sp, #52]	; 0x34
 800ab10:	0023      	movs	r3, r4
 800ab12:	e7df      	b.n	800aad4 <_strtod_l+0x228>
 800ab14:	2c10      	cmp	r4, #16
 800ab16:	dcfb      	bgt.n	800ab10 <_strtod_l+0x264>
 800ab18:	434d      	muls	r5, r1
 800ab1a:	e7f9      	b.n	800ab10 <_strtod_l+0x264>
 800ab1c:	9b05      	ldr	r3, [sp, #20]
 800ab1e:	2100      	movs	r1, #0
 800ab20:	2b10      	cmp	r3, #16
 800ab22:	dce7      	bgt.n	800aaf4 <_strtod_l+0x248>
 800ab24:	230a      	movs	r3, #10
 800ab26:	435d      	muls	r5, r3
 800ab28:	1955      	adds	r5, r2, r5
 800ab2a:	e7e3      	b.n	800aaf4 <_strtod_l+0x248>
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	920c      	str	r2, [sp, #48]	; 0x30
 800ab30:	9205      	str	r2, [sp, #20]
 800ab32:	3201      	adds	r2, #1
 800ab34:	e7b0      	b.n	800aa98 <_strtod_l+0x1ec>
 800ab36:	2400      	movs	r4, #0
 800ab38:	9b07      	ldr	r3, [sp, #28]
 800ab3a:	3302      	adds	r3, #2
 800ab3c:	931b      	str	r3, [sp, #108]	; 0x6c
 800ab3e:	9b07      	ldr	r3, [sp, #28]
 800ab40:	789b      	ldrb	r3, [r3, #2]
 800ab42:	001a      	movs	r2, r3
 800ab44:	3a30      	subs	r2, #48	; 0x30
 800ab46:	2a09      	cmp	r2, #9
 800ab48:	d914      	bls.n	800ab74 <_strtod_l+0x2c8>
 800ab4a:	9a07      	ldr	r2, [sp, #28]
 800ab4c:	921b      	str	r2, [sp, #108]	; 0x6c
 800ab4e:	2200      	movs	r2, #0
 800ab50:	e033      	b.n	800abba <_strtod_l+0x30e>
 800ab52:	46c0      	nop			; (mov r8, r8)
 800ab54:	08013fe4 	.word	0x08013fe4
 800ab58:	7ff00000 	.word	0x7ff00000
 800ab5c:	ffefffff 	.word	0xffefffff
 800ab60:	00000433 	.word	0x00000433
 800ab64:	7fffffff 	.word	0x7fffffff
 800ab68:	08013fe0 	.word	0x08013fe0
 800ab6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab6e:	1c5a      	adds	r2, r3, #1
 800ab70:	921b      	str	r2, [sp, #108]	; 0x6c
 800ab72:	785b      	ldrb	r3, [r3, #1]
 800ab74:	2b30      	cmp	r3, #48	; 0x30
 800ab76:	d0f9      	beq.n	800ab6c <_strtod_l+0x2c0>
 800ab78:	2200      	movs	r2, #0
 800ab7a:	9206      	str	r2, [sp, #24]
 800ab7c:	001a      	movs	r2, r3
 800ab7e:	3a31      	subs	r2, #49	; 0x31
 800ab80:	2a08      	cmp	r2, #8
 800ab82:	d81b      	bhi.n	800abbc <_strtod_l+0x310>
 800ab84:	3b30      	subs	r3, #48	; 0x30
 800ab86:	930e      	str	r3, [sp, #56]	; 0x38
 800ab88:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab8a:	9306      	str	r3, [sp, #24]
 800ab8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab8e:	1c59      	adds	r1, r3, #1
 800ab90:	911b      	str	r1, [sp, #108]	; 0x6c
 800ab92:	785b      	ldrb	r3, [r3, #1]
 800ab94:	001a      	movs	r2, r3
 800ab96:	3a30      	subs	r2, #48	; 0x30
 800ab98:	2a09      	cmp	r2, #9
 800ab9a:	d93a      	bls.n	800ac12 <_strtod_l+0x366>
 800ab9c:	9a06      	ldr	r2, [sp, #24]
 800ab9e:	1a8a      	subs	r2, r1, r2
 800aba0:	49b2      	ldr	r1, [pc, #712]	; (800ae6c <_strtod_l+0x5c0>)
 800aba2:	9106      	str	r1, [sp, #24]
 800aba4:	2a08      	cmp	r2, #8
 800aba6:	dc04      	bgt.n	800abb2 <_strtod_l+0x306>
 800aba8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800abaa:	9206      	str	r2, [sp, #24]
 800abac:	428a      	cmp	r2, r1
 800abae:	dd00      	ble.n	800abb2 <_strtod_l+0x306>
 800abb0:	9106      	str	r1, [sp, #24]
 800abb2:	2c00      	cmp	r4, #0
 800abb4:	d002      	beq.n	800abbc <_strtod_l+0x310>
 800abb6:	9a06      	ldr	r2, [sp, #24]
 800abb8:	4252      	negs	r2, r2
 800abba:	9206      	str	r2, [sp, #24]
 800abbc:	9a05      	ldr	r2, [sp, #20]
 800abbe:	2a00      	cmp	r2, #0
 800abc0:	d14d      	bne.n	800ac5e <_strtod_l+0x3b2>
 800abc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abc4:	4310      	orrs	r0, r2
 800abc6:	d000      	beq.n	800abca <_strtod_l+0x31e>
 800abc8:	e6ab      	b.n	800a922 <_strtod_l+0x76>
 800abca:	4662      	mov	r2, ip
 800abcc:	2a00      	cmp	r2, #0
 800abce:	d000      	beq.n	800abd2 <_strtod_l+0x326>
 800abd0:	e6c5      	b.n	800a95e <_strtod_l+0xb2>
 800abd2:	2b69      	cmp	r3, #105	; 0x69
 800abd4:	d027      	beq.n	800ac26 <_strtod_l+0x37a>
 800abd6:	dc23      	bgt.n	800ac20 <_strtod_l+0x374>
 800abd8:	2b49      	cmp	r3, #73	; 0x49
 800abda:	d024      	beq.n	800ac26 <_strtod_l+0x37a>
 800abdc:	2b4e      	cmp	r3, #78	; 0x4e
 800abde:	d000      	beq.n	800abe2 <_strtod_l+0x336>
 800abe0:	e6bd      	b.n	800a95e <_strtod_l+0xb2>
 800abe2:	49a3      	ldr	r1, [pc, #652]	; (800ae70 <_strtod_l+0x5c4>)
 800abe4:	a81b      	add	r0, sp, #108	; 0x6c
 800abe6:	f001 fb57 	bl	800c298 <__match>
 800abea:	2800      	cmp	r0, #0
 800abec:	d100      	bne.n	800abf0 <_strtod_l+0x344>
 800abee:	e6b6      	b.n	800a95e <_strtod_l+0xb2>
 800abf0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800abf2:	781b      	ldrb	r3, [r3, #0]
 800abf4:	2b28      	cmp	r3, #40	; 0x28
 800abf6:	d12c      	bne.n	800ac52 <_strtod_l+0x3a6>
 800abf8:	499e      	ldr	r1, [pc, #632]	; (800ae74 <_strtod_l+0x5c8>)
 800abfa:	aa1e      	add	r2, sp, #120	; 0x78
 800abfc:	a81b      	add	r0, sp, #108	; 0x6c
 800abfe:	f001 fb5f 	bl	800c2c0 <__hexnan>
 800ac02:	2805      	cmp	r0, #5
 800ac04:	d125      	bne.n	800ac52 <_strtod_l+0x3a6>
 800ac06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ac08:	4a9b      	ldr	r2, [pc, #620]	; (800ae78 <_strtod_l+0x5cc>)
 800ac0a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800ac0c:	431a      	orrs	r2, r3
 800ac0e:	0017      	movs	r7, r2
 800ac10:	e687      	b.n	800a922 <_strtod_l+0x76>
 800ac12:	220a      	movs	r2, #10
 800ac14:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ac16:	434a      	muls	r2, r1
 800ac18:	18d2      	adds	r2, r2, r3
 800ac1a:	3a30      	subs	r2, #48	; 0x30
 800ac1c:	920e      	str	r2, [sp, #56]	; 0x38
 800ac1e:	e7b5      	b.n	800ab8c <_strtod_l+0x2e0>
 800ac20:	2b6e      	cmp	r3, #110	; 0x6e
 800ac22:	d0de      	beq.n	800abe2 <_strtod_l+0x336>
 800ac24:	e69b      	b.n	800a95e <_strtod_l+0xb2>
 800ac26:	4995      	ldr	r1, [pc, #596]	; (800ae7c <_strtod_l+0x5d0>)
 800ac28:	a81b      	add	r0, sp, #108	; 0x6c
 800ac2a:	f001 fb35 	bl	800c298 <__match>
 800ac2e:	2800      	cmp	r0, #0
 800ac30:	d100      	bne.n	800ac34 <_strtod_l+0x388>
 800ac32:	e694      	b.n	800a95e <_strtod_l+0xb2>
 800ac34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ac36:	4992      	ldr	r1, [pc, #584]	; (800ae80 <_strtod_l+0x5d4>)
 800ac38:	3b01      	subs	r3, #1
 800ac3a:	a81b      	add	r0, sp, #108	; 0x6c
 800ac3c:	931b      	str	r3, [sp, #108]	; 0x6c
 800ac3e:	f001 fb2b 	bl	800c298 <__match>
 800ac42:	2800      	cmp	r0, #0
 800ac44:	d102      	bne.n	800ac4c <_strtod_l+0x3a0>
 800ac46:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ac48:	3301      	adds	r3, #1
 800ac4a:	931b      	str	r3, [sp, #108]	; 0x6c
 800ac4c:	2600      	movs	r6, #0
 800ac4e:	4f8a      	ldr	r7, [pc, #552]	; (800ae78 <_strtod_l+0x5cc>)
 800ac50:	e667      	b.n	800a922 <_strtod_l+0x76>
 800ac52:	488c      	ldr	r0, [pc, #560]	; (800ae84 <_strtod_l+0x5d8>)
 800ac54:	f000 ff5c 	bl	800bb10 <nan>
 800ac58:	0006      	movs	r6, r0
 800ac5a:	000f      	movs	r7, r1
 800ac5c:	e661      	b.n	800a922 <_strtod_l+0x76>
 800ac5e:	9b06      	ldr	r3, [sp, #24]
 800ac60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ac62:	1a9b      	subs	r3, r3, r2
 800ac64:	9309      	str	r3, [sp, #36]	; 0x24
 800ac66:	9b08      	ldr	r3, [sp, #32]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d101      	bne.n	800ac70 <_strtod_l+0x3c4>
 800ac6c:	9b05      	ldr	r3, [sp, #20]
 800ac6e:	9308      	str	r3, [sp, #32]
 800ac70:	9c05      	ldr	r4, [sp, #20]
 800ac72:	2c10      	cmp	r4, #16
 800ac74:	dd00      	ble.n	800ac78 <_strtod_l+0x3cc>
 800ac76:	2410      	movs	r4, #16
 800ac78:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ac7a:	f7f7 fbbf 	bl	80023fc <__aeabi_ui2d>
 800ac7e:	9b05      	ldr	r3, [sp, #20]
 800ac80:	0006      	movs	r6, r0
 800ac82:	000f      	movs	r7, r1
 800ac84:	2b09      	cmp	r3, #9
 800ac86:	dd15      	ble.n	800acb4 <_strtod_l+0x408>
 800ac88:	0022      	movs	r2, r4
 800ac8a:	4b7f      	ldr	r3, [pc, #508]	; (800ae88 <_strtod_l+0x5dc>)
 800ac8c:	3a09      	subs	r2, #9
 800ac8e:	00d2      	lsls	r2, r2, #3
 800ac90:	189b      	adds	r3, r3, r2
 800ac92:	681a      	ldr	r2, [r3, #0]
 800ac94:	685b      	ldr	r3, [r3, #4]
 800ac96:	f7f6 fce9 	bl	800166c <__aeabi_dmul>
 800ac9a:	0006      	movs	r6, r0
 800ac9c:	0028      	movs	r0, r5
 800ac9e:	000f      	movs	r7, r1
 800aca0:	f7f7 fbac 	bl	80023fc <__aeabi_ui2d>
 800aca4:	0002      	movs	r2, r0
 800aca6:	000b      	movs	r3, r1
 800aca8:	0030      	movs	r0, r6
 800acaa:	0039      	movs	r1, r7
 800acac:	f7f5 fd84 	bl	80007b8 <__aeabi_dadd>
 800acb0:	0006      	movs	r6, r0
 800acb2:	000f      	movs	r7, r1
 800acb4:	9b05      	ldr	r3, [sp, #20]
 800acb6:	2b0f      	cmp	r3, #15
 800acb8:	dc39      	bgt.n	800ad2e <_strtod_l+0x482>
 800acba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d100      	bne.n	800acc2 <_strtod_l+0x416>
 800acc0:	e62f      	b.n	800a922 <_strtod_l+0x76>
 800acc2:	dd24      	ble.n	800ad0e <_strtod_l+0x462>
 800acc4:	2b16      	cmp	r3, #22
 800acc6:	dc09      	bgt.n	800acdc <_strtod_l+0x430>
 800acc8:	496f      	ldr	r1, [pc, #444]	; (800ae88 <_strtod_l+0x5dc>)
 800acca:	00db      	lsls	r3, r3, #3
 800accc:	18c9      	adds	r1, r1, r3
 800acce:	0032      	movs	r2, r6
 800acd0:	6808      	ldr	r0, [r1, #0]
 800acd2:	6849      	ldr	r1, [r1, #4]
 800acd4:	003b      	movs	r3, r7
 800acd6:	f7f6 fcc9 	bl	800166c <__aeabi_dmul>
 800acda:	e7bd      	b.n	800ac58 <_strtod_l+0x3ac>
 800acdc:	2325      	movs	r3, #37	; 0x25
 800acde:	9a05      	ldr	r2, [sp, #20]
 800ace0:	1a9b      	subs	r3, r3, r2
 800ace2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ace4:	4293      	cmp	r3, r2
 800ace6:	db22      	blt.n	800ad2e <_strtod_l+0x482>
 800ace8:	240f      	movs	r4, #15
 800acea:	9b05      	ldr	r3, [sp, #20]
 800acec:	4d66      	ldr	r5, [pc, #408]	; (800ae88 <_strtod_l+0x5dc>)
 800acee:	1ae4      	subs	r4, r4, r3
 800acf0:	00e1      	lsls	r1, r4, #3
 800acf2:	1869      	adds	r1, r5, r1
 800acf4:	0032      	movs	r2, r6
 800acf6:	6808      	ldr	r0, [r1, #0]
 800acf8:	6849      	ldr	r1, [r1, #4]
 800acfa:	003b      	movs	r3, r7
 800acfc:	f7f6 fcb6 	bl	800166c <__aeabi_dmul>
 800ad00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad02:	1b1c      	subs	r4, r3, r4
 800ad04:	00e4      	lsls	r4, r4, #3
 800ad06:	192d      	adds	r5, r5, r4
 800ad08:	682a      	ldr	r2, [r5, #0]
 800ad0a:	686b      	ldr	r3, [r5, #4]
 800ad0c:	e7e3      	b.n	800acd6 <_strtod_l+0x42a>
 800ad0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad10:	3316      	adds	r3, #22
 800ad12:	db0c      	blt.n	800ad2e <_strtod_l+0x482>
 800ad14:	9906      	ldr	r1, [sp, #24]
 800ad16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ad18:	4b5b      	ldr	r3, [pc, #364]	; (800ae88 <_strtod_l+0x5dc>)
 800ad1a:	1a52      	subs	r2, r2, r1
 800ad1c:	00d2      	lsls	r2, r2, #3
 800ad1e:	189b      	adds	r3, r3, r2
 800ad20:	0030      	movs	r0, r6
 800ad22:	681a      	ldr	r2, [r3, #0]
 800ad24:	685b      	ldr	r3, [r3, #4]
 800ad26:	0039      	movs	r1, r7
 800ad28:	f7f6 f8a6 	bl	8000e78 <__aeabi_ddiv>
 800ad2c:	e794      	b.n	800ac58 <_strtod_l+0x3ac>
 800ad2e:	9b05      	ldr	r3, [sp, #20]
 800ad30:	1b1c      	subs	r4, r3, r4
 800ad32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad34:	18e4      	adds	r4, r4, r3
 800ad36:	2c00      	cmp	r4, #0
 800ad38:	dd72      	ble.n	800ae20 <_strtod_l+0x574>
 800ad3a:	220f      	movs	r2, #15
 800ad3c:	0023      	movs	r3, r4
 800ad3e:	4013      	ands	r3, r2
 800ad40:	4214      	tst	r4, r2
 800ad42:	d00a      	beq.n	800ad5a <_strtod_l+0x4ae>
 800ad44:	4950      	ldr	r1, [pc, #320]	; (800ae88 <_strtod_l+0x5dc>)
 800ad46:	00db      	lsls	r3, r3, #3
 800ad48:	18c9      	adds	r1, r1, r3
 800ad4a:	0032      	movs	r2, r6
 800ad4c:	6808      	ldr	r0, [r1, #0]
 800ad4e:	6849      	ldr	r1, [r1, #4]
 800ad50:	003b      	movs	r3, r7
 800ad52:	f7f6 fc8b 	bl	800166c <__aeabi_dmul>
 800ad56:	0006      	movs	r6, r0
 800ad58:	000f      	movs	r7, r1
 800ad5a:	230f      	movs	r3, #15
 800ad5c:	439c      	bics	r4, r3
 800ad5e:	d04a      	beq.n	800adf6 <_strtod_l+0x54a>
 800ad60:	3326      	adds	r3, #38	; 0x26
 800ad62:	33ff      	adds	r3, #255	; 0xff
 800ad64:	429c      	cmp	r4, r3
 800ad66:	dd22      	ble.n	800adae <_strtod_l+0x502>
 800ad68:	2300      	movs	r3, #0
 800ad6a:	9305      	str	r3, [sp, #20]
 800ad6c:	9306      	str	r3, [sp, #24]
 800ad6e:	930d      	str	r3, [sp, #52]	; 0x34
 800ad70:	9308      	str	r3, [sp, #32]
 800ad72:	2322      	movs	r3, #34	; 0x22
 800ad74:	2600      	movs	r6, #0
 800ad76:	9a04      	ldr	r2, [sp, #16]
 800ad78:	4f3f      	ldr	r7, [pc, #252]	; (800ae78 <_strtod_l+0x5cc>)
 800ad7a:	6013      	str	r3, [r2, #0]
 800ad7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad7e:	42b3      	cmp	r3, r6
 800ad80:	d100      	bne.n	800ad84 <_strtod_l+0x4d8>
 800ad82:	e5ce      	b.n	800a922 <_strtod_l+0x76>
 800ad84:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ad86:	9804      	ldr	r0, [sp, #16]
 800ad88:	f001 fb7c 	bl	800c484 <_Bfree>
 800ad8c:	9908      	ldr	r1, [sp, #32]
 800ad8e:	9804      	ldr	r0, [sp, #16]
 800ad90:	f001 fb78 	bl	800c484 <_Bfree>
 800ad94:	9906      	ldr	r1, [sp, #24]
 800ad96:	9804      	ldr	r0, [sp, #16]
 800ad98:	f001 fb74 	bl	800c484 <_Bfree>
 800ad9c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ad9e:	9804      	ldr	r0, [sp, #16]
 800ada0:	f001 fb70 	bl	800c484 <_Bfree>
 800ada4:	9905      	ldr	r1, [sp, #20]
 800ada6:	9804      	ldr	r0, [sp, #16]
 800ada8:	f001 fb6c 	bl	800c484 <_Bfree>
 800adac:	e5b9      	b.n	800a922 <_strtod_l+0x76>
 800adae:	2300      	movs	r3, #0
 800adb0:	0030      	movs	r0, r6
 800adb2:	0039      	movs	r1, r7
 800adb4:	4d35      	ldr	r5, [pc, #212]	; (800ae8c <_strtod_l+0x5e0>)
 800adb6:	1124      	asrs	r4, r4, #4
 800adb8:	9307      	str	r3, [sp, #28]
 800adba:	2c01      	cmp	r4, #1
 800adbc:	dc1e      	bgt.n	800adfc <_strtod_l+0x550>
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d001      	beq.n	800adc6 <_strtod_l+0x51a>
 800adc2:	0006      	movs	r6, r0
 800adc4:	000f      	movs	r7, r1
 800adc6:	4b32      	ldr	r3, [pc, #200]	; (800ae90 <_strtod_l+0x5e4>)
 800adc8:	9a07      	ldr	r2, [sp, #28]
 800adca:	18ff      	adds	r7, r7, r3
 800adcc:	4b2f      	ldr	r3, [pc, #188]	; (800ae8c <_strtod_l+0x5e0>)
 800adce:	00d2      	lsls	r2, r2, #3
 800add0:	189d      	adds	r5, r3, r2
 800add2:	6828      	ldr	r0, [r5, #0]
 800add4:	6869      	ldr	r1, [r5, #4]
 800add6:	0032      	movs	r2, r6
 800add8:	003b      	movs	r3, r7
 800adda:	f7f6 fc47 	bl	800166c <__aeabi_dmul>
 800adde:	4b26      	ldr	r3, [pc, #152]	; (800ae78 <_strtod_l+0x5cc>)
 800ade0:	4a2c      	ldr	r2, [pc, #176]	; (800ae94 <_strtod_l+0x5e8>)
 800ade2:	0006      	movs	r6, r0
 800ade4:	400b      	ands	r3, r1
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d8be      	bhi.n	800ad68 <_strtod_l+0x4bc>
 800adea:	4a2b      	ldr	r2, [pc, #172]	; (800ae98 <_strtod_l+0x5ec>)
 800adec:	4293      	cmp	r3, r2
 800adee:	d913      	bls.n	800ae18 <_strtod_l+0x56c>
 800adf0:	2601      	movs	r6, #1
 800adf2:	4f2a      	ldr	r7, [pc, #168]	; (800ae9c <_strtod_l+0x5f0>)
 800adf4:	4276      	negs	r6, r6
 800adf6:	2300      	movs	r3, #0
 800adf8:	9307      	str	r3, [sp, #28]
 800adfa:	e088      	b.n	800af0e <_strtod_l+0x662>
 800adfc:	2201      	movs	r2, #1
 800adfe:	4214      	tst	r4, r2
 800ae00:	d004      	beq.n	800ae0c <_strtod_l+0x560>
 800ae02:	682a      	ldr	r2, [r5, #0]
 800ae04:	686b      	ldr	r3, [r5, #4]
 800ae06:	f7f6 fc31 	bl	800166c <__aeabi_dmul>
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	9a07      	ldr	r2, [sp, #28]
 800ae0e:	1064      	asrs	r4, r4, #1
 800ae10:	3201      	adds	r2, #1
 800ae12:	9207      	str	r2, [sp, #28]
 800ae14:	3508      	adds	r5, #8
 800ae16:	e7d0      	b.n	800adba <_strtod_l+0x50e>
 800ae18:	23d4      	movs	r3, #212	; 0xd4
 800ae1a:	049b      	lsls	r3, r3, #18
 800ae1c:	18cf      	adds	r7, r1, r3
 800ae1e:	e7ea      	b.n	800adf6 <_strtod_l+0x54a>
 800ae20:	2c00      	cmp	r4, #0
 800ae22:	d0e8      	beq.n	800adf6 <_strtod_l+0x54a>
 800ae24:	4264      	negs	r4, r4
 800ae26:	230f      	movs	r3, #15
 800ae28:	0022      	movs	r2, r4
 800ae2a:	401a      	ands	r2, r3
 800ae2c:	421c      	tst	r4, r3
 800ae2e:	d00a      	beq.n	800ae46 <_strtod_l+0x59a>
 800ae30:	4b15      	ldr	r3, [pc, #84]	; (800ae88 <_strtod_l+0x5dc>)
 800ae32:	00d2      	lsls	r2, r2, #3
 800ae34:	189b      	adds	r3, r3, r2
 800ae36:	0030      	movs	r0, r6
 800ae38:	681a      	ldr	r2, [r3, #0]
 800ae3a:	685b      	ldr	r3, [r3, #4]
 800ae3c:	0039      	movs	r1, r7
 800ae3e:	f7f6 f81b 	bl	8000e78 <__aeabi_ddiv>
 800ae42:	0006      	movs	r6, r0
 800ae44:	000f      	movs	r7, r1
 800ae46:	1124      	asrs	r4, r4, #4
 800ae48:	d0d5      	beq.n	800adf6 <_strtod_l+0x54a>
 800ae4a:	2c1f      	cmp	r4, #31
 800ae4c:	dd28      	ble.n	800aea0 <_strtod_l+0x5f4>
 800ae4e:	2300      	movs	r3, #0
 800ae50:	9305      	str	r3, [sp, #20]
 800ae52:	9306      	str	r3, [sp, #24]
 800ae54:	930d      	str	r3, [sp, #52]	; 0x34
 800ae56:	9308      	str	r3, [sp, #32]
 800ae58:	2322      	movs	r3, #34	; 0x22
 800ae5a:	9a04      	ldr	r2, [sp, #16]
 800ae5c:	2600      	movs	r6, #0
 800ae5e:	6013      	str	r3, [r2, #0]
 800ae60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae62:	2700      	movs	r7, #0
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d18d      	bne.n	800ad84 <_strtod_l+0x4d8>
 800ae68:	e55b      	b.n	800a922 <_strtod_l+0x76>
 800ae6a:	46c0      	nop			; (mov r8, r8)
 800ae6c:	00004e1f 	.word	0x00004e1f
 800ae70:	08014319 	.word	0x08014319
 800ae74:	08013ff8 	.word	0x08013ff8
 800ae78:	7ff00000 	.word	0x7ff00000
 800ae7c:	08014311 	.word	0x08014311
 800ae80:	080143c7 	.word	0x080143c7
 800ae84:	080143c3 	.word	0x080143c3
 800ae88:	08014238 	.word	0x08014238
 800ae8c:	08014210 	.word	0x08014210
 800ae90:	fcb00000 	.word	0xfcb00000
 800ae94:	7ca00000 	.word	0x7ca00000
 800ae98:	7c900000 	.word	0x7c900000
 800ae9c:	7fefffff 	.word	0x7fefffff
 800aea0:	2310      	movs	r3, #16
 800aea2:	0022      	movs	r2, r4
 800aea4:	401a      	ands	r2, r3
 800aea6:	9207      	str	r2, [sp, #28]
 800aea8:	421c      	tst	r4, r3
 800aeaa:	d001      	beq.n	800aeb0 <_strtod_l+0x604>
 800aeac:	335a      	adds	r3, #90	; 0x5a
 800aeae:	9307      	str	r3, [sp, #28]
 800aeb0:	0030      	movs	r0, r6
 800aeb2:	0039      	movs	r1, r7
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	4dc4      	ldr	r5, [pc, #784]	; (800b1c8 <_strtod_l+0x91c>)
 800aeb8:	2201      	movs	r2, #1
 800aeba:	4214      	tst	r4, r2
 800aebc:	d004      	beq.n	800aec8 <_strtod_l+0x61c>
 800aebe:	682a      	ldr	r2, [r5, #0]
 800aec0:	686b      	ldr	r3, [r5, #4]
 800aec2:	f7f6 fbd3 	bl	800166c <__aeabi_dmul>
 800aec6:	2301      	movs	r3, #1
 800aec8:	1064      	asrs	r4, r4, #1
 800aeca:	3508      	adds	r5, #8
 800aecc:	2c00      	cmp	r4, #0
 800aece:	d1f3      	bne.n	800aeb8 <_strtod_l+0x60c>
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d001      	beq.n	800aed8 <_strtod_l+0x62c>
 800aed4:	0006      	movs	r6, r0
 800aed6:	000f      	movs	r7, r1
 800aed8:	9b07      	ldr	r3, [sp, #28]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d00f      	beq.n	800aefe <_strtod_l+0x652>
 800aede:	236b      	movs	r3, #107	; 0x6b
 800aee0:	007a      	lsls	r2, r7, #1
 800aee2:	0d52      	lsrs	r2, r2, #21
 800aee4:	0039      	movs	r1, r7
 800aee6:	1a9b      	subs	r3, r3, r2
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	dd08      	ble.n	800aefe <_strtod_l+0x652>
 800aeec:	2b1f      	cmp	r3, #31
 800aeee:	dc00      	bgt.n	800aef2 <_strtod_l+0x646>
 800aef0:	e121      	b.n	800b136 <_strtod_l+0x88a>
 800aef2:	2600      	movs	r6, #0
 800aef4:	2b34      	cmp	r3, #52	; 0x34
 800aef6:	dc00      	bgt.n	800aefa <_strtod_l+0x64e>
 800aef8:	e116      	b.n	800b128 <_strtod_l+0x87c>
 800aefa:	27dc      	movs	r7, #220	; 0xdc
 800aefc:	04bf      	lsls	r7, r7, #18
 800aefe:	2200      	movs	r2, #0
 800af00:	2300      	movs	r3, #0
 800af02:	0030      	movs	r0, r6
 800af04:	0039      	movs	r1, r7
 800af06:	f7f5 fa9f 	bl	8000448 <__aeabi_dcmpeq>
 800af0a:	2800      	cmp	r0, #0
 800af0c:	d19f      	bne.n	800ae4e <_strtod_l+0x5a2>
 800af0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af10:	9a08      	ldr	r2, [sp, #32]
 800af12:	9300      	str	r3, [sp, #0]
 800af14:	9910      	ldr	r1, [sp, #64]	; 0x40
 800af16:	9b05      	ldr	r3, [sp, #20]
 800af18:	9804      	ldr	r0, [sp, #16]
 800af1a:	f001 fb01 	bl	800c520 <__s2b>
 800af1e:	900d      	str	r0, [sp, #52]	; 0x34
 800af20:	2800      	cmp	r0, #0
 800af22:	d100      	bne.n	800af26 <_strtod_l+0x67a>
 800af24:	e720      	b.n	800ad68 <_strtod_l+0x4bc>
 800af26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af28:	9906      	ldr	r1, [sp, #24]
 800af2a:	17da      	asrs	r2, r3, #31
 800af2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af2e:	1a5b      	subs	r3, r3, r1
 800af30:	401a      	ands	r2, r3
 800af32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af34:	9215      	str	r2, [sp, #84]	; 0x54
 800af36:	43db      	mvns	r3, r3
 800af38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af3a:	17db      	asrs	r3, r3, #31
 800af3c:	401a      	ands	r2, r3
 800af3e:	2300      	movs	r3, #0
 800af40:	9218      	str	r2, [sp, #96]	; 0x60
 800af42:	9305      	str	r3, [sp, #20]
 800af44:	9306      	str	r3, [sp, #24]
 800af46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af48:	9804      	ldr	r0, [sp, #16]
 800af4a:	6859      	ldr	r1, [r3, #4]
 800af4c:	f001 fa72 	bl	800c434 <_Balloc>
 800af50:	9008      	str	r0, [sp, #32]
 800af52:	2800      	cmp	r0, #0
 800af54:	d100      	bne.n	800af58 <_strtod_l+0x6ac>
 800af56:	e70c      	b.n	800ad72 <_strtod_l+0x4c6>
 800af58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af5a:	300c      	adds	r0, #12
 800af5c:	0019      	movs	r1, r3
 800af5e:	691a      	ldr	r2, [r3, #16]
 800af60:	310c      	adds	r1, #12
 800af62:	3202      	adds	r2, #2
 800af64:	0092      	lsls	r2, r2, #2
 800af66:	f000 fdca 	bl	800bafe <memcpy>
 800af6a:	ab1e      	add	r3, sp, #120	; 0x78
 800af6c:	9301      	str	r3, [sp, #4]
 800af6e:	ab1d      	add	r3, sp, #116	; 0x74
 800af70:	9300      	str	r3, [sp, #0]
 800af72:	0032      	movs	r2, r6
 800af74:	003b      	movs	r3, r7
 800af76:	9804      	ldr	r0, [sp, #16]
 800af78:	9610      	str	r6, [sp, #64]	; 0x40
 800af7a:	9711      	str	r7, [sp, #68]	; 0x44
 800af7c:	f001 fdf8 	bl	800cb70 <__d2b>
 800af80:	901c      	str	r0, [sp, #112]	; 0x70
 800af82:	2800      	cmp	r0, #0
 800af84:	d100      	bne.n	800af88 <_strtod_l+0x6dc>
 800af86:	e6f4      	b.n	800ad72 <_strtod_l+0x4c6>
 800af88:	2101      	movs	r1, #1
 800af8a:	9804      	ldr	r0, [sp, #16]
 800af8c:	f001 fb5c 	bl	800c648 <__i2b>
 800af90:	9006      	str	r0, [sp, #24]
 800af92:	2800      	cmp	r0, #0
 800af94:	d100      	bne.n	800af98 <_strtod_l+0x6ec>
 800af96:	e6ec      	b.n	800ad72 <_strtod_l+0x4c6>
 800af98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800af9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800af9c:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800af9e:	1ad4      	subs	r4, r2, r3
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	db01      	blt.n	800afa8 <_strtod_l+0x6fc>
 800afa4:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800afa6:	195d      	adds	r5, r3, r5
 800afa8:	9907      	ldr	r1, [sp, #28]
 800afaa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800afac:	1a5b      	subs	r3, r3, r1
 800afae:	2136      	movs	r1, #54	; 0x36
 800afb0:	189b      	adds	r3, r3, r2
 800afb2:	1a8a      	subs	r2, r1, r2
 800afb4:	4985      	ldr	r1, [pc, #532]	; (800b1cc <_strtod_l+0x920>)
 800afb6:	2001      	movs	r0, #1
 800afb8:	468c      	mov	ip, r1
 800afba:	2100      	movs	r1, #0
 800afbc:	3b01      	subs	r3, #1
 800afbe:	9114      	str	r1, [sp, #80]	; 0x50
 800afc0:	9012      	str	r0, [sp, #72]	; 0x48
 800afc2:	4563      	cmp	r3, ip
 800afc4:	da07      	bge.n	800afd6 <_strtod_l+0x72a>
 800afc6:	4661      	mov	r1, ip
 800afc8:	1ac9      	subs	r1, r1, r3
 800afca:	1a52      	subs	r2, r2, r1
 800afcc:	291f      	cmp	r1, #31
 800afce:	dd00      	ble.n	800afd2 <_strtod_l+0x726>
 800afd0:	e0b6      	b.n	800b140 <_strtod_l+0x894>
 800afd2:	4088      	lsls	r0, r1
 800afd4:	9012      	str	r0, [sp, #72]	; 0x48
 800afd6:	18ab      	adds	r3, r5, r2
 800afd8:	930c      	str	r3, [sp, #48]	; 0x30
 800afda:	18a4      	adds	r4, r4, r2
 800afdc:	9b07      	ldr	r3, [sp, #28]
 800afde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800afe0:	191c      	adds	r4, r3, r4
 800afe2:	002b      	movs	r3, r5
 800afe4:	4295      	cmp	r5, r2
 800afe6:	dd00      	ble.n	800afea <_strtod_l+0x73e>
 800afe8:	0013      	movs	r3, r2
 800afea:	42a3      	cmp	r3, r4
 800afec:	dd00      	ble.n	800aff0 <_strtod_l+0x744>
 800afee:	0023      	movs	r3, r4
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	dd04      	ble.n	800affe <_strtod_l+0x752>
 800aff4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aff6:	1ae4      	subs	r4, r4, r3
 800aff8:	1ad2      	subs	r2, r2, r3
 800affa:	920c      	str	r2, [sp, #48]	; 0x30
 800affc:	1aed      	subs	r5, r5, r3
 800affe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b000:	2b00      	cmp	r3, #0
 800b002:	dd17      	ble.n	800b034 <_strtod_l+0x788>
 800b004:	001a      	movs	r2, r3
 800b006:	9906      	ldr	r1, [sp, #24]
 800b008:	9804      	ldr	r0, [sp, #16]
 800b00a:	f001 fbe5 	bl	800c7d8 <__pow5mult>
 800b00e:	9006      	str	r0, [sp, #24]
 800b010:	2800      	cmp	r0, #0
 800b012:	d100      	bne.n	800b016 <_strtod_l+0x76a>
 800b014:	e6ad      	b.n	800ad72 <_strtod_l+0x4c6>
 800b016:	0001      	movs	r1, r0
 800b018:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b01a:	9804      	ldr	r0, [sp, #16]
 800b01c:	f001 fb2c 	bl	800c678 <__multiply>
 800b020:	900e      	str	r0, [sp, #56]	; 0x38
 800b022:	2800      	cmp	r0, #0
 800b024:	d100      	bne.n	800b028 <_strtod_l+0x77c>
 800b026:	e6a4      	b.n	800ad72 <_strtod_l+0x4c6>
 800b028:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b02a:	9804      	ldr	r0, [sp, #16]
 800b02c:	f001 fa2a 	bl	800c484 <_Bfree>
 800b030:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b032:	931c      	str	r3, [sp, #112]	; 0x70
 800b034:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b036:	2b00      	cmp	r3, #0
 800b038:	dd00      	ble.n	800b03c <_strtod_l+0x790>
 800b03a:	e087      	b.n	800b14c <_strtod_l+0x8a0>
 800b03c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b03e:	2b00      	cmp	r3, #0
 800b040:	dd08      	ble.n	800b054 <_strtod_l+0x7a8>
 800b042:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b044:	9908      	ldr	r1, [sp, #32]
 800b046:	9804      	ldr	r0, [sp, #16]
 800b048:	f001 fbc6 	bl	800c7d8 <__pow5mult>
 800b04c:	9008      	str	r0, [sp, #32]
 800b04e:	2800      	cmp	r0, #0
 800b050:	d100      	bne.n	800b054 <_strtod_l+0x7a8>
 800b052:	e68e      	b.n	800ad72 <_strtod_l+0x4c6>
 800b054:	2c00      	cmp	r4, #0
 800b056:	dd08      	ble.n	800b06a <_strtod_l+0x7be>
 800b058:	0022      	movs	r2, r4
 800b05a:	9908      	ldr	r1, [sp, #32]
 800b05c:	9804      	ldr	r0, [sp, #16]
 800b05e:	f001 fbfd 	bl	800c85c <__lshift>
 800b062:	9008      	str	r0, [sp, #32]
 800b064:	2800      	cmp	r0, #0
 800b066:	d100      	bne.n	800b06a <_strtod_l+0x7be>
 800b068:	e683      	b.n	800ad72 <_strtod_l+0x4c6>
 800b06a:	2d00      	cmp	r5, #0
 800b06c:	dd08      	ble.n	800b080 <_strtod_l+0x7d4>
 800b06e:	002a      	movs	r2, r5
 800b070:	9906      	ldr	r1, [sp, #24]
 800b072:	9804      	ldr	r0, [sp, #16]
 800b074:	f001 fbf2 	bl	800c85c <__lshift>
 800b078:	9006      	str	r0, [sp, #24]
 800b07a:	2800      	cmp	r0, #0
 800b07c:	d100      	bne.n	800b080 <_strtod_l+0x7d4>
 800b07e:	e678      	b.n	800ad72 <_strtod_l+0x4c6>
 800b080:	9a08      	ldr	r2, [sp, #32]
 800b082:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b084:	9804      	ldr	r0, [sp, #16]
 800b086:	f001 fc73 	bl	800c970 <__mdiff>
 800b08a:	9005      	str	r0, [sp, #20]
 800b08c:	2800      	cmp	r0, #0
 800b08e:	d100      	bne.n	800b092 <_strtod_l+0x7e6>
 800b090:	e66f      	b.n	800ad72 <_strtod_l+0x4c6>
 800b092:	2200      	movs	r2, #0
 800b094:	68c3      	ldr	r3, [r0, #12]
 800b096:	9906      	ldr	r1, [sp, #24]
 800b098:	60c2      	str	r2, [r0, #12]
 800b09a:	930c      	str	r3, [sp, #48]	; 0x30
 800b09c:	f001 fc4c 	bl	800c938 <__mcmp>
 800b0a0:	2800      	cmp	r0, #0
 800b0a2:	da5d      	bge.n	800b160 <_strtod_l+0x8b4>
 800b0a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b0a6:	4333      	orrs	r3, r6
 800b0a8:	d000      	beq.n	800b0ac <_strtod_l+0x800>
 800b0aa:	e088      	b.n	800b1be <_strtod_l+0x912>
 800b0ac:	033b      	lsls	r3, r7, #12
 800b0ae:	d000      	beq.n	800b0b2 <_strtod_l+0x806>
 800b0b0:	e085      	b.n	800b1be <_strtod_l+0x912>
 800b0b2:	22d6      	movs	r2, #214	; 0xd6
 800b0b4:	4b46      	ldr	r3, [pc, #280]	; (800b1d0 <_strtod_l+0x924>)
 800b0b6:	04d2      	lsls	r2, r2, #19
 800b0b8:	403b      	ands	r3, r7
 800b0ba:	4293      	cmp	r3, r2
 800b0bc:	d97f      	bls.n	800b1be <_strtod_l+0x912>
 800b0be:	9b05      	ldr	r3, [sp, #20]
 800b0c0:	695b      	ldr	r3, [r3, #20]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d103      	bne.n	800b0ce <_strtod_l+0x822>
 800b0c6:	9b05      	ldr	r3, [sp, #20]
 800b0c8:	691b      	ldr	r3, [r3, #16]
 800b0ca:	2b01      	cmp	r3, #1
 800b0cc:	dd77      	ble.n	800b1be <_strtod_l+0x912>
 800b0ce:	9905      	ldr	r1, [sp, #20]
 800b0d0:	2201      	movs	r2, #1
 800b0d2:	9804      	ldr	r0, [sp, #16]
 800b0d4:	f001 fbc2 	bl	800c85c <__lshift>
 800b0d8:	9906      	ldr	r1, [sp, #24]
 800b0da:	9005      	str	r0, [sp, #20]
 800b0dc:	f001 fc2c 	bl	800c938 <__mcmp>
 800b0e0:	2800      	cmp	r0, #0
 800b0e2:	dd6c      	ble.n	800b1be <_strtod_l+0x912>
 800b0e4:	9907      	ldr	r1, [sp, #28]
 800b0e6:	003b      	movs	r3, r7
 800b0e8:	4a39      	ldr	r2, [pc, #228]	; (800b1d0 <_strtod_l+0x924>)
 800b0ea:	2900      	cmp	r1, #0
 800b0ec:	d100      	bne.n	800b0f0 <_strtod_l+0x844>
 800b0ee:	e094      	b.n	800b21a <_strtod_l+0x96e>
 800b0f0:	0011      	movs	r1, r2
 800b0f2:	20d6      	movs	r0, #214	; 0xd6
 800b0f4:	4039      	ands	r1, r7
 800b0f6:	04c0      	lsls	r0, r0, #19
 800b0f8:	4281      	cmp	r1, r0
 800b0fa:	dd00      	ble.n	800b0fe <_strtod_l+0x852>
 800b0fc:	e08d      	b.n	800b21a <_strtod_l+0x96e>
 800b0fe:	23dc      	movs	r3, #220	; 0xdc
 800b100:	049b      	lsls	r3, r3, #18
 800b102:	4299      	cmp	r1, r3
 800b104:	dc00      	bgt.n	800b108 <_strtod_l+0x85c>
 800b106:	e6a7      	b.n	800ae58 <_strtod_l+0x5ac>
 800b108:	0030      	movs	r0, r6
 800b10a:	0039      	movs	r1, r7
 800b10c:	4b31      	ldr	r3, [pc, #196]	; (800b1d4 <_strtod_l+0x928>)
 800b10e:	2200      	movs	r2, #0
 800b110:	f7f6 faac 	bl	800166c <__aeabi_dmul>
 800b114:	4b2e      	ldr	r3, [pc, #184]	; (800b1d0 <_strtod_l+0x924>)
 800b116:	0006      	movs	r6, r0
 800b118:	000f      	movs	r7, r1
 800b11a:	420b      	tst	r3, r1
 800b11c:	d000      	beq.n	800b120 <_strtod_l+0x874>
 800b11e:	e631      	b.n	800ad84 <_strtod_l+0x4d8>
 800b120:	2322      	movs	r3, #34	; 0x22
 800b122:	9a04      	ldr	r2, [sp, #16]
 800b124:	6013      	str	r3, [r2, #0]
 800b126:	e62d      	b.n	800ad84 <_strtod_l+0x4d8>
 800b128:	234b      	movs	r3, #75	; 0x4b
 800b12a:	1a9a      	subs	r2, r3, r2
 800b12c:	3b4c      	subs	r3, #76	; 0x4c
 800b12e:	4093      	lsls	r3, r2
 800b130:	4019      	ands	r1, r3
 800b132:	000f      	movs	r7, r1
 800b134:	e6e3      	b.n	800aefe <_strtod_l+0x652>
 800b136:	2201      	movs	r2, #1
 800b138:	4252      	negs	r2, r2
 800b13a:	409a      	lsls	r2, r3
 800b13c:	4016      	ands	r6, r2
 800b13e:	e6de      	b.n	800aefe <_strtod_l+0x652>
 800b140:	4925      	ldr	r1, [pc, #148]	; (800b1d8 <_strtod_l+0x92c>)
 800b142:	1acb      	subs	r3, r1, r3
 800b144:	0001      	movs	r1, r0
 800b146:	4099      	lsls	r1, r3
 800b148:	9114      	str	r1, [sp, #80]	; 0x50
 800b14a:	e743      	b.n	800afd4 <_strtod_l+0x728>
 800b14c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b14e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b150:	9804      	ldr	r0, [sp, #16]
 800b152:	f001 fb83 	bl	800c85c <__lshift>
 800b156:	901c      	str	r0, [sp, #112]	; 0x70
 800b158:	2800      	cmp	r0, #0
 800b15a:	d000      	beq.n	800b15e <_strtod_l+0x8b2>
 800b15c:	e76e      	b.n	800b03c <_strtod_l+0x790>
 800b15e:	e608      	b.n	800ad72 <_strtod_l+0x4c6>
 800b160:	970e      	str	r7, [sp, #56]	; 0x38
 800b162:	2800      	cmp	r0, #0
 800b164:	d177      	bne.n	800b256 <_strtod_l+0x9aa>
 800b166:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b168:	033b      	lsls	r3, r7, #12
 800b16a:	0b1b      	lsrs	r3, r3, #12
 800b16c:	2a00      	cmp	r2, #0
 800b16e:	d039      	beq.n	800b1e4 <_strtod_l+0x938>
 800b170:	4a1a      	ldr	r2, [pc, #104]	; (800b1dc <_strtod_l+0x930>)
 800b172:	4293      	cmp	r3, r2
 800b174:	d139      	bne.n	800b1ea <_strtod_l+0x93e>
 800b176:	2101      	movs	r1, #1
 800b178:	9b07      	ldr	r3, [sp, #28]
 800b17a:	4249      	negs	r1, r1
 800b17c:	0032      	movs	r2, r6
 800b17e:	0008      	movs	r0, r1
 800b180:	2b00      	cmp	r3, #0
 800b182:	d00b      	beq.n	800b19c <_strtod_l+0x8f0>
 800b184:	24d4      	movs	r4, #212	; 0xd4
 800b186:	4b12      	ldr	r3, [pc, #72]	; (800b1d0 <_strtod_l+0x924>)
 800b188:	0008      	movs	r0, r1
 800b18a:	403b      	ands	r3, r7
 800b18c:	04e4      	lsls	r4, r4, #19
 800b18e:	42a3      	cmp	r3, r4
 800b190:	d804      	bhi.n	800b19c <_strtod_l+0x8f0>
 800b192:	306c      	adds	r0, #108	; 0x6c
 800b194:	0d1b      	lsrs	r3, r3, #20
 800b196:	1ac3      	subs	r3, r0, r3
 800b198:	4099      	lsls	r1, r3
 800b19a:	0008      	movs	r0, r1
 800b19c:	4282      	cmp	r2, r0
 800b19e:	d124      	bne.n	800b1ea <_strtod_l+0x93e>
 800b1a0:	4b0f      	ldr	r3, [pc, #60]	; (800b1e0 <_strtod_l+0x934>)
 800b1a2:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b1a4:	4299      	cmp	r1, r3
 800b1a6:	d102      	bne.n	800b1ae <_strtod_l+0x902>
 800b1a8:	3201      	adds	r2, #1
 800b1aa:	d100      	bne.n	800b1ae <_strtod_l+0x902>
 800b1ac:	e5e1      	b.n	800ad72 <_strtod_l+0x4c6>
 800b1ae:	4b08      	ldr	r3, [pc, #32]	; (800b1d0 <_strtod_l+0x924>)
 800b1b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b1b2:	2600      	movs	r6, #0
 800b1b4:	401a      	ands	r2, r3
 800b1b6:	0013      	movs	r3, r2
 800b1b8:	2280      	movs	r2, #128	; 0x80
 800b1ba:	0352      	lsls	r2, r2, #13
 800b1bc:	189f      	adds	r7, r3, r2
 800b1be:	9b07      	ldr	r3, [sp, #28]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d1a1      	bne.n	800b108 <_strtod_l+0x85c>
 800b1c4:	e5de      	b.n	800ad84 <_strtod_l+0x4d8>
 800b1c6:	46c0      	nop			; (mov r8, r8)
 800b1c8:	08014010 	.word	0x08014010
 800b1cc:	fffffc02 	.word	0xfffffc02
 800b1d0:	7ff00000 	.word	0x7ff00000
 800b1d4:	39500000 	.word	0x39500000
 800b1d8:	fffffbe2 	.word	0xfffffbe2
 800b1dc:	000fffff 	.word	0x000fffff
 800b1e0:	7fefffff 	.word	0x7fefffff
 800b1e4:	4333      	orrs	r3, r6
 800b1e6:	d100      	bne.n	800b1ea <_strtod_l+0x93e>
 800b1e8:	e77c      	b.n	800b0e4 <_strtod_l+0x838>
 800b1ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d01d      	beq.n	800b22c <_strtod_l+0x980>
 800b1f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b1f4:	4213      	tst	r3, r2
 800b1f6:	d0e2      	beq.n	800b1be <_strtod_l+0x912>
 800b1f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1fa:	0030      	movs	r0, r6
 800b1fc:	0039      	movs	r1, r7
 800b1fe:	9a07      	ldr	r2, [sp, #28]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d017      	beq.n	800b234 <_strtod_l+0x988>
 800b204:	f7ff fb3a 	bl	800a87c <sulp>
 800b208:	0002      	movs	r2, r0
 800b20a:	000b      	movs	r3, r1
 800b20c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b20e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b210:	f7f5 fad2 	bl	80007b8 <__aeabi_dadd>
 800b214:	0006      	movs	r6, r0
 800b216:	000f      	movs	r7, r1
 800b218:	e7d1      	b.n	800b1be <_strtod_l+0x912>
 800b21a:	2601      	movs	r6, #1
 800b21c:	4013      	ands	r3, r2
 800b21e:	4a98      	ldr	r2, [pc, #608]	; (800b480 <_strtod_l+0xbd4>)
 800b220:	4276      	negs	r6, r6
 800b222:	189b      	adds	r3, r3, r2
 800b224:	4a97      	ldr	r2, [pc, #604]	; (800b484 <_strtod_l+0xbd8>)
 800b226:	431a      	orrs	r2, r3
 800b228:	0017      	movs	r7, r2
 800b22a:	e7c8      	b.n	800b1be <_strtod_l+0x912>
 800b22c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b22e:	4233      	tst	r3, r6
 800b230:	d0c5      	beq.n	800b1be <_strtod_l+0x912>
 800b232:	e7e1      	b.n	800b1f8 <_strtod_l+0x94c>
 800b234:	f7ff fb22 	bl	800a87c <sulp>
 800b238:	0002      	movs	r2, r0
 800b23a:	000b      	movs	r3, r1
 800b23c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b23e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b240:	f7f6 fcd6 	bl	8001bf0 <__aeabi_dsub>
 800b244:	2200      	movs	r2, #0
 800b246:	2300      	movs	r3, #0
 800b248:	0006      	movs	r6, r0
 800b24a:	000f      	movs	r7, r1
 800b24c:	f7f5 f8fc 	bl	8000448 <__aeabi_dcmpeq>
 800b250:	2800      	cmp	r0, #0
 800b252:	d0b4      	beq.n	800b1be <_strtod_l+0x912>
 800b254:	e600      	b.n	800ae58 <_strtod_l+0x5ac>
 800b256:	9906      	ldr	r1, [sp, #24]
 800b258:	9805      	ldr	r0, [sp, #20]
 800b25a:	f001 fce9 	bl	800cc30 <__ratio>
 800b25e:	2380      	movs	r3, #128	; 0x80
 800b260:	2200      	movs	r2, #0
 800b262:	05db      	lsls	r3, r3, #23
 800b264:	0004      	movs	r4, r0
 800b266:	000d      	movs	r5, r1
 800b268:	f7f5 f8fe 	bl	8000468 <__aeabi_dcmple>
 800b26c:	2800      	cmp	r0, #0
 800b26e:	d06d      	beq.n	800b34c <_strtod_l+0xaa0>
 800b270:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b272:	2b00      	cmp	r3, #0
 800b274:	d000      	beq.n	800b278 <_strtod_l+0x9cc>
 800b276:	e07e      	b.n	800b376 <_strtod_l+0xaca>
 800b278:	2e00      	cmp	r6, #0
 800b27a:	d158      	bne.n	800b32e <_strtod_l+0xa82>
 800b27c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b27e:	031b      	lsls	r3, r3, #12
 800b280:	d000      	beq.n	800b284 <_strtod_l+0x9d8>
 800b282:	e07f      	b.n	800b384 <_strtod_l+0xad8>
 800b284:	2200      	movs	r2, #0
 800b286:	0020      	movs	r0, r4
 800b288:	0029      	movs	r1, r5
 800b28a:	4b7f      	ldr	r3, [pc, #508]	; (800b488 <_strtod_l+0xbdc>)
 800b28c:	f7f5 f8e2 	bl	8000454 <__aeabi_dcmplt>
 800b290:	2800      	cmp	r0, #0
 800b292:	d158      	bne.n	800b346 <_strtod_l+0xa9a>
 800b294:	0020      	movs	r0, r4
 800b296:	0029      	movs	r1, r5
 800b298:	2200      	movs	r2, #0
 800b29a:	4b7c      	ldr	r3, [pc, #496]	; (800b48c <_strtod_l+0xbe0>)
 800b29c:	f7f6 f9e6 	bl	800166c <__aeabi_dmul>
 800b2a0:	0004      	movs	r4, r0
 800b2a2:	000d      	movs	r5, r1
 800b2a4:	2380      	movs	r3, #128	; 0x80
 800b2a6:	061b      	lsls	r3, r3, #24
 800b2a8:	940a      	str	r4, [sp, #40]	; 0x28
 800b2aa:	18eb      	adds	r3, r5, r3
 800b2ac:	930b      	str	r3, [sp, #44]	; 0x2c
 800b2ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2b2:	9212      	str	r2, [sp, #72]	; 0x48
 800b2b4:	9313      	str	r3, [sp, #76]	; 0x4c
 800b2b6:	4a76      	ldr	r2, [pc, #472]	; (800b490 <_strtod_l+0xbe4>)
 800b2b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b2ba:	4013      	ands	r3, r2
 800b2bc:	9314      	str	r3, [sp, #80]	; 0x50
 800b2be:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b2c0:	4b74      	ldr	r3, [pc, #464]	; (800b494 <_strtod_l+0xbe8>)
 800b2c2:	429a      	cmp	r2, r3
 800b2c4:	d000      	beq.n	800b2c8 <_strtod_l+0xa1c>
 800b2c6:	e091      	b.n	800b3ec <_strtod_l+0xb40>
 800b2c8:	4a73      	ldr	r2, [pc, #460]	; (800b498 <_strtod_l+0xbec>)
 800b2ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b2cc:	4694      	mov	ip, r2
 800b2ce:	4463      	add	r3, ip
 800b2d0:	001f      	movs	r7, r3
 800b2d2:	0030      	movs	r0, r6
 800b2d4:	0019      	movs	r1, r3
 800b2d6:	f001 fbe3 	bl	800caa0 <__ulp>
 800b2da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2de:	f7f6 f9c5 	bl	800166c <__aeabi_dmul>
 800b2e2:	0032      	movs	r2, r6
 800b2e4:	003b      	movs	r3, r7
 800b2e6:	f7f5 fa67 	bl	80007b8 <__aeabi_dadd>
 800b2ea:	4a69      	ldr	r2, [pc, #420]	; (800b490 <_strtod_l+0xbe4>)
 800b2ec:	4b6b      	ldr	r3, [pc, #428]	; (800b49c <_strtod_l+0xbf0>)
 800b2ee:	0006      	movs	r6, r0
 800b2f0:	400a      	ands	r2, r1
 800b2f2:	429a      	cmp	r2, r3
 800b2f4:	d949      	bls.n	800b38a <_strtod_l+0xade>
 800b2f6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b2f8:	4b69      	ldr	r3, [pc, #420]	; (800b4a0 <_strtod_l+0xbf4>)
 800b2fa:	429a      	cmp	r2, r3
 800b2fc:	d103      	bne.n	800b306 <_strtod_l+0xa5a>
 800b2fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b300:	3301      	adds	r3, #1
 800b302:	d100      	bne.n	800b306 <_strtod_l+0xa5a>
 800b304:	e535      	b.n	800ad72 <_strtod_l+0x4c6>
 800b306:	2601      	movs	r6, #1
 800b308:	4f65      	ldr	r7, [pc, #404]	; (800b4a0 <_strtod_l+0xbf4>)
 800b30a:	4276      	negs	r6, r6
 800b30c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b30e:	9804      	ldr	r0, [sp, #16]
 800b310:	f001 f8b8 	bl	800c484 <_Bfree>
 800b314:	9908      	ldr	r1, [sp, #32]
 800b316:	9804      	ldr	r0, [sp, #16]
 800b318:	f001 f8b4 	bl	800c484 <_Bfree>
 800b31c:	9906      	ldr	r1, [sp, #24]
 800b31e:	9804      	ldr	r0, [sp, #16]
 800b320:	f001 f8b0 	bl	800c484 <_Bfree>
 800b324:	9905      	ldr	r1, [sp, #20]
 800b326:	9804      	ldr	r0, [sp, #16]
 800b328:	f001 f8ac 	bl	800c484 <_Bfree>
 800b32c:	e60b      	b.n	800af46 <_strtod_l+0x69a>
 800b32e:	2e01      	cmp	r6, #1
 800b330:	d103      	bne.n	800b33a <_strtod_l+0xa8e>
 800b332:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b334:	2b00      	cmp	r3, #0
 800b336:	d100      	bne.n	800b33a <_strtod_l+0xa8e>
 800b338:	e58e      	b.n	800ae58 <_strtod_l+0x5ac>
 800b33a:	2300      	movs	r3, #0
 800b33c:	4c59      	ldr	r4, [pc, #356]	; (800b4a4 <_strtod_l+0xbf8>)
 800b33e:	930a      	str	r3, [sp, #40]	; 0x28
 800b340:	940b      	str	r4, [sp, #44]	; 0x2c
 800b342:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b344:	e01c      	b.n	800b380 <_strtod_l+0xad4>
 800b346:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b348:	4d50      	ldr	r5, [pc, #320]	; (800b48c <_strtod_l+0xbe0>)
 800b34a:	e7ab      	b.n	800b2a4 <_strtod_l+0x9f8>
 800b34c:	2200      	movs	r2, #0
 800b34e:	0020      	movs	r0, r4
 800b350:	0029      	movs	r1, r5
 800b352:	4b4e      	ldr	r3, [pc, #312]	; (800b48c <_strtod_l+0xbe0>)
 800b354:	f7f6 f98a 	bl	800166c <__aeabi_dmul>
 800b358:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b35a:	0004      	movs	r4, r0
 800b35c:	000b      	movs	r3, r1
 800b35e:	000d      	movs	r5, r1
 800b360:	2a00      	cmp	r2, #0
 800b362:	d104      	bne.n	800b36e <_strtod_l+0xac2>
 800b364:	2280      	movs	r2, #128	; 0x80
 800b366:	0612      	lsls	r2, r2, #24
 800b368:	900a      	str	r0, [sp, #40]	; 0x28
 800b36a:	188b      	adds	r3, r1, r2
 800b36c:	e79e      	b.n	800b2ac <_strtod_l+0xa00>
 800b36e:	0002      	movs	r2, r0
 800b370:	920a      	str	r2, [sp, #40]	; 0x28
 800b372:	930b      	str	r3, [sp, #44]	; 0x2c
 800b374:	e79b      	b.n	800b2ae <_strtod_l+0xa02>
 800b376:	2300      	movs	r3, #0
 800b378:	4c43      	ldr	r4, [pc, #268]	; (800b488 <_strtod_l+0xbdc>)
 800b37a:	930a      	str	r3, [sp, #40]	; 0x28
 800b37c:	940b      	str	r4, [sp, #44]	; 0x2c
 800b37e:	2400      	movs	r4, #0
 800b380:	4d41      	ldr	r5, [pc, #260]	; (800b488 <_strtod_l+0xbdc>)
 800b382:	e794      	b.n	800b2ae <_strtod_l+0xa02>
 800b384:	2300      	movs	r3, #0
 800b386:	4c47      	ldr	r4, [pc, #284]	; (800b4a4 <_strtod_l+0xbf8>)
 800b388:	e7f7      	b.n	800b37a <_strtod_l+0xace>
 800b38a:	23d4      	movs	r3, #212	; 0xd4
 800b38c:	049b      	lsls	r3, r3, #18
 800b38e:	18cf      	adds	r7, r1, r3
 800b390:	9b07      	ldr	r3, [sp, #28]
 800b392:	970e      	str	r7, [sp, #56]	; 0x38
 800b394:	2b00      	cmp	r3, #0
 800b396:	d1b9      	bne.n	800b30c <_strtod_l+0xa60>
 800b398:	4b3d      	ldr	r3, [pc, #244]	; (800b490 <_strtod_l+0xbe4>)
 800b39a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b39c:	403b      	ands	r3, r7
 800b39e:	429a      	cmp	r2, r3
 800b3a0:	d1b4      	bne.n	800b30c <_strtod_l+0xa60>
 800b3a2:	0020      	movs	r0, r4
 800b3a4:	0029      	movs	r1, r5
 800b3a6:	f7f5 f8e9 	bl	800057c <__aeabi_d2lz>
 800b3aa:	f7f5 f923 	bl	80005f4 <__aeabi_l2d>
 800b3ae:	0002      	movs	r2, r0
 800b3b0:	000b      	movs	r3, r1
 800b3b2:	0020      	movs	r0, r4
 800b3b4:	0029      	movs	r1, r5
 800b3b6:	f7f6 fc1b 	bl	8001bf0 <__aeabi_dsub>
 800b3ba:	033b      	lsls	r3, r7, #12
 800b3bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b3be:	0b1b      	lsrs	r3, r3, #12
 800b3c0:	4333      	orrs	r3, r6
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	0004      	movs	r4, r0
 800b3c6:	000d      	movs	r5, r1
 800b3c8:	4a37      	ldr	r2, [pc, #220]	; (800b4a8 <_strtod_l+0xbfc>)
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d054      	beq.n	800b478 <_strtod_l+0xbcc>
 800b3ce:	4b37      	ldr	r3, [pc, #220]	; (800b4ac <_strtod_l+0xc00>)
 800b3d0:	f7f5 f840 	bl	8000454 <__aeabi_dcmplt>
 800b3d4:	2800      	cmp	r0, #0
 800b3d6:	d000      	beq.n	800b3da <_strtod_l+0xb2e>
 800b3d8:	e4d4      	b.n	800ad84 <_strtod_l+0x4d8>
 800b3da:	0020      	movs	r0, r4
 800b3dc:	0029      	movs	r1, r5
 800b3de:	4a34      	ldr	r2, [pc, #208]	; (800b4b0 <_strtod_l+0xc04>)
 800b3e0:	4b2a      	ldr	r3, [pc, #168]	; (800b48c <_strtod_l+0xbe0>)
 800b3e2:	f7f5 f84b 	bl	800047c <__aeabi_dcmpgt>
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d090      	beq.n	800b30c <_strtod_l+0xa60>
 800b3ea:	e4cb      	b.n	800ad84 <_strtod_l+0x4d8>
 800b3ec:	9b07      	ldr	r3, [sp, #28]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d02b      	beq.n	800b44a <_strtod_l+0xb9e>
 800b3f2:	23d4      	movs	r3, #212	; 0xd4
 800b3f4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b3f6:	04db      	lsls	r3, r3, #19
 800b3f8:	429a      	cmp	r2, r3
 800b3fa:	d826      	bhi.n	800b44a <_strtod_l+0xb9e>
 800b3fc:	0020      	movs	r0, r4
 800b3fe:	0029      	movs	r1, r5
 800b400:	4a2c      	ldr	r2, [pc, #176]	; (800b4b4 <_strtod_l+0xc08>)
 800b402:	4b2d      	ldr	r3, [pc, #180]	; (800b4b8 <_strtod_l+0xc0c>)
 800b404:	f7f5 f830 	bl	8000468 <__aeabi_dcmple>
 800b408:	2800      	cmp	r0, #0
 800b40a:	d017      	beq.n	800b43c <_strtod_l+0xb90>
 800b40c:	0020      	movs	r0, r4
 800b40e:	0029      	movs	r1, r5
 800b410:	f7f5 f896 	bl	8000540 <__aeabi_d2uiz>
 800b414:	2800      	cmp	r0, #0
 800b416:	d100      	bne.n	800b41a <_strtod_l+0xb6e>
 800b418:	3001      	adds	r0, #1
 800b41a:	f7f6 ffef 	bl	80023fc <__aeabi_ui2d>
 800b41e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b420:	0004      	movs	r4, r0
 800b422:	000b      	movs	r3, r1
 800b424:	000d      	movs	r5, r1
 800b426:	2a00      	cmp	r2, #0
 800b428:	d122      	bne.n	800b470 <_strtod_l+0xbc4>
 800b42a:	2280      	movs	r2, #128	; 0x80
 800b42c:	0612      	lsls	r2, r2, #24
 800b42e:	188b      	adds	r3, r1, r2
 800b430:	9016      	str	r0, [sp, #88]	; 0x58
 800b432:	9317      	str	r3, [sp, #92]	; 0x5c
 800b434:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b436:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b438:	9212      	str	r2, [sp, #72]	; 0x48
 800b43a:	9313      	str	r3, [sp, #76]	; 0x4c
 800b43c:	22d6      	movs	r2, #214	; 0xd6
 800b43e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b440:	04d2      	lsls	r2, r2, #19
 800b442:	189b      	adds	r3, r3, r2
 800b444:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b446:	1a9b      	subs	r3, r3, r2
 800b448:	9313      	str	r3, [sp, #76]	; 0x4c
 800b44a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b44c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b44e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800b450:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800b452:	f001 fb25 	bl	800caa0 <__ulp>
 800b456:	0002      	movs	r2, r0
 800b458:	000b      	movs	r3, r1
 800b45a:	0030      	movs	r0, r6
 800b45c:	0039      	movs	r1, r7
 800b45e:	f7f6 f905 	bl	800166c <__aeabi_dmul>
 800b462:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b464:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b466:	f7f5 f9a7 	bl	80007b8 <__aeabi_dadd>
 800b46a:	0006      	movs	r6, r0
 800b46c:	000f      	movs	r7, r1
 800b46e:	e78f      	b.n	800b390 <_strtod_l+0xae4>
 800b470:	0002      	movs	r2, r0
 800b472:	9216      	str	r2, [sp, #88]	; 0x58
 800b474:	9317      	str	r3, [sp, #92]	; 0x5c
 800b476:	e7dd      	b.n	800b434 <_strtod_l+0xb88>
 800b478:	4b10      	ldr	r3, [pc, #64]	; (800b4bc <_strtod_l+0xc10>)
 800b47a:	f7f4 ffeb 	bl	8000454 <__aeabi_dcmplt>
 800b47e:	e7b2      	b.n	800b3e6 <_strtod_l+0xb3a>
 800b480:	fff00000 	.word	0xfff00000
 800b484:	000fffff 	.word	0x000fffff
 800b488:	3ff00000 	.word	0x3ff00000
 800b48c:	3fe00000 	.word	0x3fe00000
 800b490:	7ff00000 	.word	0x7ff00000
 800b494:	7fe00000 	.word	0x7fe00000
 800b498:	fcb00000 	.word	0xfcb00000
 800b49c:	7c9fffff 	.word	0x7c9fffff
 800b4a0:	7fefffff 	.word	0x7fefffff
 800b4a4:	bff00000 	.word	0xbff00000
 800b4a8:	94a03595 	.word	0x94a03595
 800b4ac:	3fdfffff 	.word	0x3fdfffff
 800b4b0:	35afe535 	.word	0x35afe535
 800b4b4:	ffc00000 	.word	0xffc00000
 800b4b8:	41dfffff 	.word	0x41dfffff
 800b4bc:	3fcfffff 	.word	0x3fcfffff

0800b4c0 <_strtod_r>:
 800b4c0:	b510      	push	{r4, lr}
 800b4c2:	4b02      	ldr	r3, [pc, #8]	; (800b4cc <_strtod_r+0xc>)
 800b4c4:	f7ff f9f2 	bl	800a8ac <_strtod_l>
 800b4c8:	bd10      	pop	{r4, pc}
 800b4ca:	46c0      	nop			; (mov r8, r8)
 800b4cc:	20000444 	.word	0x20000444

0800b4d0 <strtod>:
 800b4d0:	b510      	push	{r4, lr}
 800b4d2:	4c04      	ldr	r4, [pc, #16]	; (800b4e4 <strtod+0x14>)
 800b4d4:	000a      	movs	r2, r1
 800b4d6:	0001      	movs	r1, r0
 800b4d8:	4b03      	ldr	r3, [pc, #12]	; (800b4e8 <strtod+0x18>)
 800b4da:	6820      	ldr	r0, [r4, #0]
 800b4dc:	f7ff f9e6 	bl	800a8ac <_strtod_l>
 800b4e0:	bd10      	pop	{r4, pc}
 800b4e2:	46c0      	nop			; (mov r8, r8)
 800b4e4:	200006d0 	.word	0x200006d0
 800b4e8:	20000444 	.word	0x20000444

0800b4ec <_strtol_l.constprop.0>:
 800b4ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4ee:	b087      	sub	sp, #28
 800b4f0:	001e      	movs	r6, r3
 800b4f2:	9005      	str	r0, [sp, #20]
 800b4f4:	9101      	str	r1, [sp, #4]
 800b4f6:	9202      	str	r2, [sp, #8]
 800b4f8:	2b01      	cmp	r3, #1
 800b4fa:	d048      	beq.n	800b58e <_strtol_l.constprop.0+0xa2>
 800b4fc:	000b      	movs	r3, r1
 800b4fe:	2e24      	cmp	r6, #36	; 0x24
 800b500:	d845      	bhi.n	800b58e <_strtol_l.constprop.0+0xa2>
 800b502:	4a3b      	ldr	r2, [pc, #236]	; (800b5f0 <_strtol_l.constprop.0+0x104>)
 800b504:	2108      	movs	r1, #8
 800b506:	4694      	mov	ip, r2
 800b508:	001a      	movs	r2, r3
 800b50a:	4660      	mov	r0, ip
 800b50c:	7814      	ldrb	r4, [r2, #0]
 800b50e:	3301      	adds	r3, #1
 800b510:	5d00      	ldrb	r0, [r0, r4]
 800b512:	001d      	movs	r5, r3
 800b514:	0007      	movs	r7, r0
 800b516:	400f      	ands	r7, r1
 800b518:	4208      	tst	r0, r1
 800b51a:	d1f5      	bne.n	800b508 <_strtol_l.constprop.0+0x1c>
 800b51c:	2c2d      	cmp	r4, #45	; 0x2d
 800b51e:	d13d      	bne.n	800b59c <_strtol_l.constprop.0+0xb0>
 800b520:	2701      	movs	r7, #1
 800b522:	781c      	ldrb	r4, [r3, #0]
 800b524:	1c95      	adds	r5, r2, #2
 800b526:	2e00      	cmp	r6, #0
 800b528:	d05e      	beq.n	800b5e8 <_strtol_l.constprop.0+0xfc>
 800b52a:	2e10      	cmp	r6, #16
 800b52c:	d109      	bne.n	800b542 <_strtol_l.constprop.0+0x56>
 800b52e:	2c30      	cmp	r4, #48	; 0x30
 800b530:	d107      	bne.n	800b542 <_strtol_l.constprop.0+0x56>
 800b532:	2220      	movs	r2, #32
 800b534:	782b      	ldrb	r3, [r5, #0]
 800b536:	4393      	bics	r3, r2
 800b538:	2b58      	cmp	r3, #88	; 0x58
 800b53a:	d150      	bne.n	800b5de <_strtol_l.constprop.0+0xf2>
 800b53c:	2610      	movs	r6, #16
 800b53e:	786c      	ldrb	r4, [r5, #1]
 800b540:	3502      	adds	r5, #2
 800b542:	4b2c      	ldr	r3, [pc, #176]	; (800b5f4 <_strtol_l.constprop.0+0x108>)
 800b544:	0031      	movs	r1, r6
 800b546:	18fb      	adds	r3, r7, r3
 800b548:	0018      	movs	r0, r3
 800b54a:	9303      	str	r3, [sp, #12]
 800b54c:	f7f4 fe7c 	bl	8000248 <__aeabi_uidivmod>
 800b550:	2200      	movs	r2, #0
 800b552:	9104      	str	r1, [sp, #16]
 800b554:	2101      	movs	r1, #1
 800b556:	4684      	mov	ip, r0
 800b558:	0010      	movs	r0, r2
 800b55a:	4249      	negs	r1, r1
 800b55c:	0023      	movs	r3, r4
 800b55e:	3b30      	subs	r3, #48	; 0x30
 800b560:	2b09      	cmp	r3, #9
 800b562:	d903      	bls.n	800b56c <_strtol_l.constprop.0+0x80>
 800b564:	3b11      	subs	r3, #17
 800b566:	2b19      	cmp	r3, #25
 800b568:	d81d      	bhi.n	800b5a6 <_strtol_l.constprop.0+0xba>
 800b56a:	330a      	adds	r3, #10
 800b56c:	429e      	cmp	r6, r3
 800b56e:	dd1e      	ble.n	800b5ae <_strtol_l.constprop.0+0xc2>
 800b570:	1c54      	adds	r4, r2, #1
 800b572:	d009      	beq.n	800b588 <_strtol_l.constprop.0+0x9c>
 800b574:	000a      	movs	r2, r1
 800b576:	4584      	cmp	ip, r0
 800b578:	d306      	bcc.n	800b588 <_strtol_l.constprop.0+0x9c>
 800b57a:	d102      	bne.n	800b582 <_strtol_l.constprop.0+0x96>
 800b57c:	9c04      	ldr	r4, [sp, #16]
 800b57e:	429c      	cmp	r4, r3
 800b580:	db02      	blt.n	800b588 <_strtol_l.constprop.0+0x9c>
 800b582:	2201      	movs	r2, #1
 800b584:	4370      	muls	r0, r6
 800b586:	1818      	adds	r0, r3, r0
 800b588:	782c      	ldrb	r4, [r5, #0]
 800b58a:	3501      	adds	r5, #1
 800b58c:	e7e6      	b.n	800b55c <_strtol_l.constprop.0+0x70>
 800b58e:	f000 fa7d 	bl	800ba8c <__errno>
 800b592:	2316      	movs	r3, #22
 800b594:	6003      	str	r3, [r0, #0]
 800b596:	2000      	movs	r0, #0
 800b598:	b007      	add	sp, #28
 800b59a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b59c:	2c2b      	cmp	r4, #43	; 0x2b
 800b59e:	d1c2      	bne.n	800b526 <_strtol_l.constprop.0+0x3a>
 800b5a0:	781c      	ldrb	r4, [r3, #0]
 800b5a2:	1c95      	adds	r5, r2, #2
 800b5a4:	e7bf      	b.n	800b526 <_strtol_l.constprop.0+0x3a>
 800b5a6:	0023      	movs	r3, r4
 800b5a8:	3b61      	subs	r3, #97	; 0x61
 800b5aa:	2b19      	cmp	r3, #25
 800b5ac:	d9dd      	bls.n	800b56a <_strtol_l.constprop.0+0x7e>
 800b5ae:	1c53      	adds	r3, r2, #1
 800b5b0:	d109      	bne.n	800b5c6 <_strtol_l.constprop.0+0xda>
 800b5b2:	2322      	movs	r3, #34	; 0x22
 800b5b4:	9a05      	ldr	r2, [sp, #20]
 800b5b6:	9803      	ldr	r0, [sp, #12]
 800b5b8:	6013      	str	r3, [r2, #0]
 800b5ba:	9b02      	ldr	r3, [sp, #8]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d0eb      	beq.n	800b598 <_strtol_l.constprop.0+0xac>
 800b5c0:	1e6b      	subs	r3, r5, #1
 800b5c2:	9301      	str	r3, [sp, #4]
 800b5c4:	e007      	b.n	800b5d6 <_strtol_l.constprop.0+0xea>
 800b5c6:	2f00      	cmp	r7, #0
 800b5c8:	d000      	beq.n	800b5cc <_strtol_l.constprop.0+0xe0>
 800b5ca:	4240      	negs	r0, r0
 800b5cc:	9b02      	ldr	r3, [sp, #8]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d0e2      	beq.n	800b598 <_strtol_l.constprop.0+0xac>
 800b5d2:	2a00      	cmp	r2, #0
 800b5d4:	d1f4      	bne.n	800b5c0 <_strtol_l.constprop.0+0xd4>
 800b5d6:	9b02      	ldr	r3, [sp, #8]
 800b5d8:	9a01      	ldr	r2, [sp, #4]
 800b5da:	601a      	str	r2, [r3, #0]
 800b5dc:	e7dc      	b.n	800b598 <_strtol_l.constprop.0+0xac>
 800b5de:	2430      	movs	r4, #48	; 0x30
 800b5e0:	2e00      	cmp	r6, #0
 800b5e2:	d1ae      	bne.n	800b542 <_strtol_l.constprop.0+0x56>
 800b5e4:	3608      	adds	r6, #8
 800b5e6:	e7ac      	b.n	800b542 <_strtol_l.constprop.0+0x56>
 800b5e8:	2c30      	cmp	r4, #48	; 0x30
 800b5ea:	d0a2      	beq.n	800b532 <_strtol_l.constprop.0+0x46>
 800b5ec:	260a      	movs	r6, #10
 800b5ee:	e7a8      	b.n	800b542 <_strtol_l.constprop.0+0x56>
 800b5f0:	08014039 	.word	0x08014039
 800b5f4:	7fffffff 	.word	0x7fffffff

0800b5f8 <_strtol_r>:
 800b5f8:	b510      	push	{r4, lr}
 800b5fa:	f7ff ff77 	bl	800b4ec <_strtol_l.constprop.0>
 800b5fe:	bd10      	pop	{r4, pc}

0800b600 <strtol>:
 800b600:	b510      	push	{r4, lr}
 800b602:	4c04      	ldr	r4, [pc, #16]	; (800b614 <strtol+0x14>)
 800b604:	0013      	movs	r3, r2
 800b606:	000a      	movs	r2, r1
 800b608:	0001      	movs	r1, r0
 800b60a:	6820      	ldr	r0, [r4, #0]
 800b60c:	f7ff ff6e 	bl	800b4ec <_strtol_l.constprop.0>
 800b610:	bd10      	pop	{r4, pc}
 800b612:	46c0      	nop			; (mov r8, r8)
 800b614:	200006d0 	.word	0x200006d0

0800b618 <std>:
 800b618:	2300      	movs	r3, #0
 800b61a:	b510      	push	{r4, lr}
 800b61c:	0004      	movs	r4, r0
 800b61e:	6003      	str	r3, [r0, #0]
 800b620:	6043      	str	r3, [r0, #4]
 800b622:	6083      	str	r3, [r0, #8]
 800b624:	8181      	strh	r1, [r0, #12]
 800b626:	6643      	str	r3, [r0, #100]	; 0x64
 800b628:	81c2      	strh	r2, [r0, #14]
 800b62a:	6103      	str	r3, [r0, #16]
 800b62c:	6143      	str	r3, [r0, #20]
 800b62e:	6183      	str	r3, [r0, #24]
 800b630:	0019      	movs	r1, r3
 800b632:	2208      	movs	r2, #8
 800b634:	305c      	adds	r0, #92	; 0x5c
 800b636:	f000 f97d 	bl	800b934 <memset>
 800b63a:	4b0b      	ldr	r3, [pc, #44]	; (800b668 <std+0x50>)
 800b63c:	61e4      	str	r4, [r4, #28]
 800b63e:	6223      	str	r3, [r4, #32]
 800b640:	4b0a      	ldr	r3, [pc, #40]	; (800b66c <std+0x54>)
 800b642:	6263      	str	r3, [r4, #36]	; 0x24
 800b644:	4b0a      	ldr	r3, [pc, #40]	; (800b670 <std+0x58>)
 800b646:	62a3      	str	r3, [r4, #40]	; 0x28
 800b648:	4b0a      	ldr	r3, [pc, #40]	; (800b674 <std+0x5c>)
 800b64a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b64c:	4b0a      	ldr	r3, [pc, #40]	; (800b678 <std+0x60>)
 800b64e:	429c      	cmp	r4, r3
 800b650:	d005      	beq.n	800b65e <std+0x46>
 800b652:	4b0a      	ldr	r3, [pc, #40]	; (800b67c <std+0x64>)
 800b654:	429c      	cmp	r4, r3
 800b656:	d002      	beq.n	800b65e <std+0x46>
 800b658:	4b09      	ldr	r3, [pc, #36]	; (800b680 <std+0x68>)
 800b65a:	429c      	cmp	r4, r3
 800b65c:	d103      	bne.n	800b666 <std+0x4e>
 800b65e:	0020      	movs	r0, r4
 800b660:	3058      	adds	r0, #88	; 0x58
 800b662:	f000 fa3d 	bl	800bae0 <__retarget_lock_init_recursive>
 800b666:	bd10      	pop	{r4, pc}
 800b668:	0800b899 	.word	0x0800b899
 800b66c:	0800b8c5 	.word	0x0800b8c5
 800b670:	0800b8fd 	.word	0x0800b8fd
 800b674:	0800b929 	.word	0x0800b929
 800b678:	20000c38 	.word	0x20000c38
 800b67c:	20000ca0 	.word	0x20000ca0
 800b680:	20000d08 	.word	0x20000d08

0800b684 <stdio_exit_handler>:
 800b684:	b510      	push	{r4, lr}
 800b686:	4a03      	ldr	r2, [pc, #12]	; (800b694 <stdio_exit_handler+0x10>)
 800b688:	4903      	ldr	r1, [pc, #12]	; (800b698 <stdio_exit_handler+0x14>)
 800b68a:	4804      	ldr	r0, [pc, #16]	; (800b69c <stdio_exit_handler+0x18>)
 800b68c:	f000 f86c 	bl	800b768 <_fwalk_sglue>
 800b690:	bd10      	pop	{r4, pc}
 800b692:	46c0      	nop			; (mov r8, r8)
 800b694:	20000438 	.word	0x20000438
 800b698:	0800f5e1 	.word	0x0800f5e1
 800b69c:	200005b0 	.word	0x200005b0

0800b6a0 <cleanup_stdio>:
 800b6a0:	6841      	ldr	r1, [r0, #4]
 800b6a2:	4b0b      	ldr	r3, [pc, #44]	; (800b6d0 <cleanup_stdio+0x30>)
 800b6a4:	b510      	push	{r4, lr}
 800b6a6:	0004      	movs	r4, r0
 800b6a8:	4299      	cmp	r1, r3
 800b6aa:	d001      	beq.n	800b6b0 <cleanup_stdio+0x10>
 800b6ac:	f003 ff98 	bl	800f5e0 <_fclose_r>
 800b6b0:	68a1      	ldr	r1, [r4, #8]
 800b6b2:	4b08      	ldr	r3, [pc, #32]	; (800b6d4 <cleanup_stdio+0x34>)
 800b6b4:	4299      	cmp	r1, r3
 800b6b6:	d002      	beq.n	800b6be <cleanup_stdio+0x1e>
 800b6b8:	0020      	movs	r0, r4
 800b6ba:	f003 ff91 	bl	800f5e0 <_fclose_r>
 800b6be:	68e1      	ldr	r1, [r4, #12]
 800b6c0:	4b05      	ldr	r3, [pc, #20]	; (800b6d8 <cleanup_stdio+0x38>)
 800b6c2:	4299      	cmp	r1, r3
 800b6c4:	d002      	beq.n	800b6cc <cleanup_stdio+0x2c>
 800b6c6:	0020      	movs	r0, r4
 800b6c8:	f003 ff8a 	bl	800f5e0 <_fclose_r>
 800b6cc:	bd10      	pop	{r4, pc}
 800b6ce:	46c0      	nop			; (mov r8, r8)
 800b6d0:	20000c38 	.word	0x20000c38
 800b6d4:	20000ca0 	.word	0x20000ca0
 800b6d8:	20000d08 	.word	0x20000d08

0800b6dc <global_stdio_init.part.0>:
 800b6dc:	b510      	push	{r4, lr}
 800b6de:	4b09      	ldr	r3, [pc, #36]	; (800b704 <global_stdio_init.part.0+0x28>)
 800b6e0:	4a09      	ldr	r2, [pc, #36]	; (800b708 <global_stdio_init.part.0+0x2c>)
 800b6e2:	2104      	movs	r1, #4
 800b6e4:	601a      	str	r2, [r3, #0]
 800b6e6:	4809      	ldr	r0, [pc, #36]	; (800b70c <global_stdio_init.part.0+0x30>)
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	f7ff ff95 	bl	800b618 <std>
 800b6ee:	2201      	movs	r2, #1
 800b6f0:	2109      	movs	r1, #9
 800b6f2:	4807      	ldr	r0, [pc, #28]	; (800b710 <global_stdio_init.part.0+0x34>)
 800b6f4:	f7ff ff90 	bl	800b618 <std>
 800b6f8:	2202      	movs	r2, #2
 800b6fa:	2112      	movs	r1, #18
 800b6fc:	4805      	ldr	r0, [pc, #20]	; (800b714 <global_stdio_init.part.0+0x38>)
 800b6fe:	f7ff ff8b 	bl	800b618 <std>
 800b702:	bd10      	pop	{r4, pc}
 800b704:	20000d70 	.word	0x20000d70
 800b708:	0800b685 	.word	0x0800b685
 800b70c:	20000c38 	.word	0x20000c38
 800b710:	20000ca0 	.word	0x20000ca0
 800b714:	20000d08 	.word	0x20000d08

0800b718 <__sfp_lock_acquire>:
 800b718:	b510      	push	{r4, lr}
 800b71a:	4802      	ldr	r0, [pc, #8]	; (800b724 <__sfp_lock_acquire+0xc>)
 800b71c:	f000 f9e2 	bl	800bae4 <__retarget_lock_acquire_recursive>
 800b720:	bd10      	pop	{r4, pc}
 800b722:	46c0      	nop			; (mov r8, r8)
 800b724:	20000d7a 	.word	0x20000d7a

0800b728 <__sfp_lock_release>:
 800b728:	b510      	push	{r4, lr}
 800b72a:	4802      	ldr	r0, [pc, #8]	; (800b734 <__sfp_lock_release+0xc>)
 800b72c:	f000 f9db 	bl	800bae6 <__retarget_lock_release_recursive>
 800b730:	bd10      	pop	{r4, pc}
 800b732:	46c0      	nop			; (mov r8, r8)
 800b734:	20000d7a 	.word	0x20000d7a

0800b738 <__sinit>:
 800b738:	b510      	push	{r4, lr}
 800b73a:	0004      	movs	r4, r0
 800b73c:	f7ff ffec 	bl	800b718 <__sfp_lock_acquire>
 800b740:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b742:	2b00      	cmp	r3, #0
 800b744:	d002      	beq.n	800b74c <__sinit+0x14>
 800b746:	f7ff ffef 	bl	800b728 <__sfp_lock_release>
 800b74a:	bd10      	pop	{r4, pc}
 800b74c:	4b04      	ldr	r3, [pc, #16]	; (800b760 <__sinit+0x28>)
 800b74e:	6363      	str	r3, [r4, #52]	; 0x34
 800b750:	4b04      	ldr	r3, [pc, #16]	; (800b764 <__sinit+0x2c>)
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d1f6      	bne.n	800b746 <__sinit+0xe>
 800b758:	f7ff ffc0 	bl	800b6dc <global_stdio_init.part.0>
 800b75c:	e7f3      	b.n	800b746 <__sinit+0xe>
 800b75e:	46c0      	nop			; (mov r8, r8)
 800b760:	0800b6a1 	.word	0x0800b6a1
 800b764:	20000d70 	.word	0x20000d70

0800b768 <_fwalk_sglue>:
 800b768:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b76a:	0014      	movs	r4, r2
 800b76c:	2600      	movs	r6, #0
 800b76e:	9000      	str	r0, [sp, #0]
 800b770:	9101      	str	r1, [sp, #4]
 800b772:	68a5      	ldr	r5, [r4, #8]
 800b774:	6867      	ldr	r7, [r4, #4]
 800b776:	3f01      	subs	r7, #1
 800b778:	d504      	bpl.n	800b784 <_fwalk_sglue+0x1c>
 800b77a:	6824      	ldr	r4, [r4, #0]
 800b77c:	2c00      	cmp	r4, #0
 800b77e:	d1f8      	bne.n	800b772 <_fwalk_sglue+0xa>
 800b780:	0030      	movs	r0, r6
 800b782:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b784:	89ab      	ldrh	r3, [r5, #12]
 800b786:	2b01      	cmp	r3, #1
 800b788:	d908      	bls.n	800b79c <_fwalk_sglue+0x34>
 800b78a:	220e      	movs	r2, #14
 800b78c:	5eab      	ldrsh	r3, [r5, r2]
 800b78e:	3301      	adds	r3, #1
 800b790:	d004      	beq.n	800b79c <_fwalk_sglue+0x34>
 800b792:	0029      	movs	r1, r5
 800b794:	9800      	ldr	r0, [sp, #0]
 800b796:	9b01      	ldr	r3, [sp, #4]
 800b798:	4798      	blx	r3
 800b79a:	4306      	orrs	r6, r0
 800b79c:	3568      	adds	r5, #104	; 0x68
 800b79e:	e7ea      	b.n	800b776 <_fwalk_sglue+0xe>

0800b7a0 <snprintf>:
 800b7a0:	b40c      	push	{r2, r3}
 800b7a2:	b530      	push	{r4, r5, lr}
 800b7a4:	4b17      	ldr	r3, [pc, #92]	; (800b804 <snprintf+0x64>)
 800b7a6:	000c      	movs	r4, r1
 800b7a8:	681d      	ldr	r5, [r3, #0]
 800b7aa:	b09d      	sub	sp, #116	; 0x74
 800b7ac:	2900      	cmp	r1, #0
 800b7ae:	da08      	bge.n	800b7c2 <snprintf+0x22>
 800b7b0:	238b      	movs	r3, #139	; 0x8b
 800b7b2:	2001      	movs	r0, #1
 800b7b4:	602b      	str	r3, [r5, #0]
 800b7b6:	4240      	negs	r0, r0
 800b7b8:	b01d      	add	sp, #116	; 0x74
 800b7ba:	bc30      	pop	{r4, r5}
 800b7bc:	bc08      	pop	{r3}
 800b7be:	b002      	add	sp, #8
 800b7c0:	4718      	bx	r3
 800b7c2:	2382      	movs	r3, #130	; 0x82
 800b7c4:	466a      	mov	r2, sp
 800b7c6:	009b      	lsls	r3, r3, #2
 800b7c8:	8293      	strh	r3, [r2, #20]
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	9002      	str	r0, [sp, #8]
 800b7ce:	9006      	str	r0, [sp, #24]
 800b7d0:	4299      	cmp	r1, r3
 800b7d2:	d000      	beq.n	800b7d6 <snprintf+0x36>
 800b7d4:	1e4b      	subs	r3, r1, #1
 800b7d6:	9304      	str	r3, [sp, #16]
 800b7d8:	9307      	str	r3, [sp, #28]
 800b7da:	2301      	movs	r3, #1
 800b7dc:	466a      	mov	r2, sp
 800b7de:	425b      	negs	r3, r3
 800b7e0:	82d3      	strh	r3, [r2, #22]
 800b7e2:	0028      	movs	r0, r5
 800b7e4:	ab21      	add	r3, sp, #132	; 0x84
 800b7e6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b7e8:	a902      	add	r1, sp, #8
 800b7ea:	9301      	str	r3, [sp, #4]
 800b7ec:	f001 fa9a 	bl	800cd24 <_svfprintf_r>
 800b7f0:	1c43      	adds	r3, r0, #1
 800b7f2:	da01      	bge.n	800b7f8 <snprintf+0x58>
 800b7f4:	238b      	movs	r3, #139	; 0x8b
 800b7f6:	602b      	str	r3, [r5, #0]
 800b7f8:	2c00      	cmp	r4, #0
 800b7fa:	d0dd      	beq.n	800b7b8 <snprintf+0x18>
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	9b02      	ldr	r3, [sp, #8]
 800b800:	701a      	strb	r2, [r3, #0]
 800b802:	e7d9      	b.n	800b7b8 <snprintf+0x18>
 800b804:	200006d0 	.word	0x200006d0

0800b808 <sprintf>:
 800b808:	b40e      	push	{r1, r2, r3}
 800b80a:	b500      	push	{lr}
 800b80c:	490b      	ldr	r1, [pc, #44]	; (800b83c <sprintf+0x34>)
 800b80e:	b09c      	sub	sp, #112	; 0x70
 800b810:	ab1d      	add	r3, sp, #116	; 0x74
 800b812:	9002      	str	r0, [sp, #8]
 800b814:	9006      	str	r0, [sp, #24]
 800b816:	9107      	str	r1, [sp, #28]
 800b818:	9104      	str	r1, [sp, #16]
 800b81a:	4809      	ldr	r0, [pc, #36]	; (800b840 <sprintf+0x38>)
 800b81c:	4909      	ldr	r1, [pc, #36]	; (800b844 <sprintf+0x3c>)
 800b81e:	cb04      	ldmia	r3!, {r2}
 800b820:	9105      	str	r1, [sp, #20]
 800b822:	6800      	ldr	r0, [r0, #0]
 800b824:	a902      	add	r1, sp, #8
 800b826:	9301      	str	r3, [sp, #4]
 800b828:	f001 fa7c 	bl	800cd24 <_svfprintf_r>
 800b82c:	2200      	movs	r2, #0
 800b82e:	9b02      	ldr	r3, [sp, #8]
 800b830:	701a      	strb	r2, [r3, #0]
 800b832:	b01c      	add	sp, #112	; 0x70
 800b834:	bc08      	pop	{r3}
 800b836:	b003      	add	sp, #12
 800b838:	4718      	bx	r3
 800b83a:	46c0      	nop			; (mov r8, r8)
 800b83c:	7fffffff 	.word	0x7fffffff
 800b840:	200006d0 	.word	0x200006d0
 800b844:	ffff0208 	.word	0xffff0208

0800b848 <sscanf>:
 800b848:	b40e      	push	{r1, r2, r3}
 800b84a:	b530      	push	{r4, r5, lr}
 800b84c:	2381      	movs	r3, #129	; 0x81
 800b84e:	b09c      	sub	sp, #112	; 0x70
 800b850:	466a      	mov	r2, sp
 800b852:	ac1f      	add	r4, sp, #124	; 0x7c
 800b854:	009b      	lsls	r3, r3, #2
 800b856:	cc20      	ldmia	r4!, {r5}
 800b858:	8293      	strh	r3, [r2, #20]
 800b85a:	9002      	str	r0, [sp, #8]
 800b85c:	9006      	str	r0, [sp, #24]
 800b85e:	f7f4 fc51 	bl	8000104 <strlen>
 800b862:	4b0b      	ldr	r3, [pc, #44]	; (800b890 <sscanf+0x48>)
 800b864:	466a      	mov	r2, sp
 800b866:	930a      	str	r3, [sp, #40]	; 0x28
 800b868:	2300      	movs	r3, #0
 800b86a:	9003      	str	r0, [sp, #12]
 800b86c:	9007      	str	r0, [sp, #28]
 800b86e:	4809      	ldr	r0, [pc, #36]	; (800b894 <sscanf+0x4c>)
 800b870:	930e      	str	r3, [sp, #56]	; 0x38
 800b872:	9313      	str	r3, [sp, #76]	; 0x4c
 800b874:	3b01      	subs	r3, #1
 800b876:	82d3      	strh	r3, [r2, #22]
 800b878:	a902      	add	r1, sp, #8
 800b87a:	0023      	movs	r3, r4
 800b87c:	002a      	movs	r2, r5
 800b87e:	6800      	ldr	r0, [r0, #0]
 800b880:	9401      	str	r4, [sp, #4]
 800b882:	f002 fc91 	bl	800e1a8 <__ssvfscanf_r>
 800b886:	b01c      	add	sp, #112	; 0x70
 800b888:	bc30      	pop	{r4, r5}
 800b88a:	bc08      	pop	{r3}
 800b88c:	b003      	add	sp, #12
 800b88e:	4718      	bx	r3
 800b890:	0800b8c1 	.word	0x0800b8c1
 800b894:	200006d0 	.word	0x200006d0

0800b898 <__sread>:
 800b898:	b570      	push	{r4, r5, r6, lr}
 800b89a:	000c      	movs	r4, r1
 800b89c:	250e      	movs	r5, #14
 800b89e:	5f49      	ldrsh	r1, [r1, r5]
 800b8a0:	f000 f8ba 	bl	800ba18 <_read_r>
 800b8a4:	2800      	cmp	r0, #0
 800b8a6:	db03      	blt.n	800b8b0 <__sread+0x18>
 800b8a8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b8aa:	181b      	adds	r3, r3, r0
 800b8ac:	6523      	str	r3, [r4, #80]	; 0x50
 800b8ae:	bd70      	pop	{r4, r5, r6, pc}
 800b8b0:	89a3      	ldrh	r3, [r4, #12]
 800b8b2:	4a02      	ldr	r2, [pc, #8]	; (800b8bc <__sread+0x24>)
 800b8b4:	4013      	ands	r3, r2
 800b8b6:	81a3      	strh	r3, [r4, #12]
 800b8b8:	e7f9      	b.n	800b8ae <__sread+0x16>
 800b8ba:	46c0      	nop			; (mov r8, r8)
 800b8bc:	ffffefff 	.word	0xffffefff

0800b8c0 <__seofread>:
 800b8c0:	2000      	movs	r0, #0
 800b8c2:	4770      	bx	lr

0800b8c4 <__swrite>:
 800b8c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8c6:	001f      	movs	r7, r3
 800b8c8:	898b      	ldrh	r3, [r1, #12]
 800b8ca:	0005      	movs	r5, r0
 800b8cc:	000c      	movs	r4, r1
 800b8ce:	0016      	movs	r6, r2
 800b8d0:	05db      	lsls	r3, r3, #23
 800b8d2:	d505      	bpl.n	800b8e0 <__swrite+0x1c>
 800b8d4:	230e      	movs	r3, #14
 800b8d6:	5ec9      	ldrsh	r1, [r1, r3]
 800b8d8:	2200      	movs	r2, #0
 800b8da:	2302      	movs	r3, #2
 800b8dc:	f000 f888 	bl	800b9f0 <_lseek_r>
 800b8e0:	89a3      	ldrh	r3, [r4, #12]
 800b8e2:	4a05      	ldr	r2, [pc, #20]	; (800b8f8 <__swrite+0x34>)
 800b8e4:	0028      	movs	r0, r5
 800b8e6:	4013      	ands	r3, r2
 800b8e8:	81a3      	strh	r3, [r4, #12]
 800b8ea:	0032      	movs	r2, r6
 800b8ec:	230e      	movs	r3, #14
 800b8ee:	5ee1      	ldrsh	r1, [r4, r3]
 800b8f0:	003b      	movs	r3, r7
 800b8f2:	f000 f8b7 	bl	800ba64 <_write_r>
 800b8f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8f8:	ffffefff 	.word	0xffffefff

0800b8fc <__sseek>:
 800b8fc:	b570      	push	{r4, r5, r6, lr}
 800b8fe:	000c      	movs	r4, r1
 800b900:	250e      	movs	r5, #14
 800b902:	5f49      	ldrsh	r1, [r1, r5]
 800b904:	f000 f874 	bl	800b9f0 <_lseek_r>
 800b908:	89a3      	ldrh	r3, [r4, #12]
 800b90a:	1c42      	adds	r2, r0, #1
 800b90c:	d103      	bne.n	800b916 <__sseek+0x1a>
 800b90e:	4a05      	ldr	r2, [pc, #20]	; (800b924 <__sseek+0x28>)
 800b910:	4013      	ands	r3, r2
 800b912:	81a3      	strh	r3, [r4, #12]
 800b914:	bd70      	pop	{r4, r5, r6, pc}
 800b916:	2280      	movs	r2, #128	; 0x80
 800b918:	0152      	lsls	r2, r2, #5
 800b91a:	4313      	orrs	r3, r2
 800b91c:	81a3      	strh	r3, [r4, #12]
 800b91e:	6520      	str	r0, [r4, #80]	; 0x50
 800b920:	e7f8      	b.n	800b914 <__sseek+0x18>
 800b922:	46c0      	nop			; (mov r8, r8)
 800b924:	ffffefff 	.word	0xffffefff

0800b928 <__sclose>:
 800b928:	b510      	push	{r4, lr}
 800b92a:	230e      	movs	r3, #14
 800b92c:	5ec9      	ldrsh	r1, [r1, r3]
 800b92e:	f000 f84d 	bl	800b9cc <_close_r>
 800b932:	bd10      	pop	{r4, pc}

0800b934 <memset>:
 800b934:	0003      	movs	r3, r0
 800b936:	1882      	adds	r2, r0, r2
 800b938:	4293      	cmp	r3, r2
 800b93a:	d100      	bne.n	800b93e <memset+0xa>
 800b93c:	4770      	bx	lr
 800b93e:	7019      	strb	r1, [r3, #0]
 800b940:	3301      	adds	r3, #1
 800b942:	e7f9      	b.n	800b938 <memset+0x4>

0800b944 <strncmp>:
 800b944:	b530      	push	{r4, r5, lr}
 800b946:	0005      	movs	r5, r0
 800b948:	1e10      	subs	r0, r2, #0
 800b94a:	d00b      	beq.n	800b964 <strncmp+0x20>
 800b94c:	2400      	movs	r4, #0
 800b94e:	3a01      	subs	r2, #1
 800b950:	5d2b      	ldrb	r3, [r5, r4]
 800b952:	5d08      	ldrb	r0, [r1, r4]
 800b954:	4283      	cmp	r3, r0
 800b956:	d104      	bne.n	800b962 <strncmp+0x1e>
 800b958:	42a2      	cmp	r2, r4
 800b95a:	d002      	beq.n	800b962 <strncmp+0x1e>
 800b95c:	3401      	adds	r4, #1
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d1f6      	bne.n	800b950 <strncmp+0xc>
 800b962:	1a18      	subs	r0, r3, r0
 800b964:	bd30      	pop	{r4, r5, pc}

0800b966 <strncpy>:
 800b966:	0003      	movs	r3, r0
 800b968:	b530      	push	{r4, r5, lr}
 800b96a:	001d      	movs	r5, r3
 800b96c:	2a00      	cmp	r2, #0
 800b96e:	d006      	beq.n	800b97e <strncpy+0x18>
 800b970:	780c      	ldrb	r4, [r1, #0]
 800b972:	3a01      	subs	r2, #1
 800b974:	3301      	adds	r3, #1
 800b976:	702c      	strb	r4, [r5, #0]
 800b978:	3101      	adds	r1, #1
 800b97a:	2c00      	cmp	r4, #0
 800b97c:	d1f5      	bne.n	800b96a <strncpy+0x4>
 800b97e:	2100      	movs	r1, #0
 800b980:	189a      	adds	r2, r3, r2
 800b982:	4293      	cmp	r3, r2
 800b984:	d100      	bne.n	800b988 <strncpy+0x22>
 800b986:	bd30      	pop	{r4, r5, pc}
 800b988:	7019      	strb	r1, [r3, #0]
 800b98a:	3301      	adds	r3, #1
 800b98c:	e7f9      	b.n	800b982 <strncpy+0x1c>

0800b98e <strstr>:
 800b98e:	780a      	ldrb	r2, [r1, #0]
 800b990:	b530      	push	{r4, r5, lr}
 800b992:	2a00      	cmp	r2, #0
 800b994:	d10c      	bne.n	800b9b0 <strstr+0x22>
 800b996:	bd30      	pop	{r4, r5, pc}
 800b998:	429a      	cmp	r2, r3
 800b99a:	d108      	bne.n	800b9ae <strstr+0x20>
 800b99c:	2301      	movs	r3, #1
 800b99e:	5ccc      	ldrb	r4, [r1, r3]
 800b9a0:	2c00      	cmp	r4, #0
 800b9a2:	d0f8      	beq.n	800b996 <strstr+0x8>
 800b9a4:	5cc5      	ldrb	r5, [r0, r3]
 800b9a6:	42a5      	cmp	r5, r4
 800b9a8:	d101      	bne.n	800b9ae <strstr+0x20>
 800b9aa:	3301      	adds	r3, #1
 800b9ac:	e7f7      	b.n	800b99e <strstr+0x10>
 800b9ae:	3001      	adds	r0, #1
 800b9b0:	7803      	ldrb	r3, [r0, #0]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d1f0      	bne.n	800b998 <strstr+0xa>
 800b9b6:	0018      	movs	r0, r3
 800b9b8:	e7ed      	b.n	800b996 <strstr+0x8>
	...

0800b9bc <__locale_mb_cur_max>:
 800b9bc:	2294      	movs	r2, #148	; 0x94
 800b9be:	4b02      	ldr	r3, [pc, #8]	; (800b9c8 <__locale_mb_cur_max+0xc>)
 800b9c0:	0052      	lsls	r2, r2, #1
 800b9c2:	5c98      	ldrb	r0, [r3, r2]
 800b9c4:	4770      	bx	lr
 800b9c6:	46c0      	nop			; (mov r8, r8)
 800b9c8:	20000444 	.word	0x20000444

0800b9cc <_close_r>:
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	b570      	push	{r4, r5, r6, lr}
 800b9d0:	4d06      	ldr	r5, [pc, #24]	; (800b9ec <_close_r+0x20>)
 800b9d2:	0004      	movs	r4, r0
 800b9d4:	0008      	movs	r0, r1
 800b9d6:	602b      	str	r3, [r5, #0]
 800b9d8:	f7f8 f887 	bl	8003aea <_close>
 800b9dc:	1c43      	adds	r3, r0, #1
 800b9de:	d103      	bne.n	800b9e8 <_close_r+0x1c>
 800b9e0:	682b      	ldr	r3, [r5, #0]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d000      	beq.n	800b9e8 <_close_r+0x1c>
 800b9e6:	6023      	str	r3, [r4, #0]
 800b9e8:	bd70      	pop	{r4, r5, r6, pc}
 800b9ea:	46c0      	nop			; (mov r8, r8)
 800b9ec:	20000d74 	.word	0x20000d74

0800b9f0 <_lseek_r>:
 800b9f0:	b570      	push	{r4, r5, r6, lr}
 800b9f2:	0004      	movs	r4, r0
 800b9f4:	0008      	movs	r0, r1
 800b9f6:	0011      	movs	r1, r2
 800b9f8:	001a      	movs	r2, r3
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	4d05      	ldr	r5, [pc, #20]	; (800ba14 <_lseek_r+0x24>)
 800b9fe:	602b      	str	r3, [r5, #0]
 800ba00:	f7f8 f894 	bl	8003b2c <_lseek>
 800ba04:	1c43      	adds	r3, r0, #1
 800ba06:	d103      	bne.n	800ba10 <_lseek_r+0x20>
 800ba08:	682b      	ldr	r3, [r5, #0]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d000      	beq.n	800ba10 <_lseek_r+0x20>
 800ba0e:	6023      	str	r3, [r4, #0]
 800ba10:	bd70      	pop	{r4, r5, r6, pc}
 800ba12:	46c0      	nop			; (mov r8, r8)
 800ba14:	20000d74 	.word	0x20000d74

0800ba18 <_read_r>:
 800ba18:	b570      	push	{r4, r5, r6, lr}
 800ba1a:	0004      	movs	r4, r0
 800ba1c:	0008      	movs	r0, r1
 800ba1e:	0011      	movs	r1, r2
 800ba20:	001a      	movs	r2, r3
 800ba22:	2300      	movs	r3, #0
 800ba24:	4d05      	ldr	r5, [pc, #20]	; (800ba3c <_read_r+0x24>)
 800ba26:	602b      	str	r3, [r5, #0]
 800ba28:	f7f8 f826 	bl	8003a78 <_read>
 800ba2c:	1c43      	adds	r3, r0, #1
 800ba2e:	d103      	bne.n	800ba38 <_read_r+0x20>
 800ba30:	682b      	ldr	r3, [r5, #0]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d000      	beq.n	800ba38 <_read_r+0x20>
 800ba36:	6023      	str	r3, [r4, #0]
 800ba38:	bd70      	pop	{r4, r5, r6, pc}
 800ba3a:	46c0      	nop			; (mov r8, r8)
 800ba3c:	20000d74 	.word	0x20000d74

0800ba40 <_sbrk_r>:
 800ba40:	2300      	movs	r3, #0
 800ba42:	b570      	push	{r4, r5, r6, lr}
 800ba44:	4d06      	ldr	r5, [pc, #24]	; (800ba60 <_sbrk_r+0x20>)
 800ba46:	0004      	movs	r4, r0
 800ba48:	0008      	movs	r0, r1
 800ba4a:	602b      	str	r3, [r5, #0]
 800ba4c:	f7f8 f87a 	bl	8003b44 <_sbrk>
 800ba50:	1c43      	adds	r3, r0, #1
 800ba52:	d103      	bne.n	800ba5c <_sbrk_r+0x1c>
 800ba54:	682b      	ldr	r3, [r5, #0]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d000      	beq.n	800ba5c <_sbrk_r+0x1c>
 800ba5a:	6023      	str	r3, [r4, #0]
 800ba5c:	bd70      	pop	{r4, r5, r6, pc}
 800ba5e:	46c0      	nop			; (mov r8, r8)
 800ba60:	20000d74 	.word	0x20000d74

0800ba64 <_write_r>:
 800ba64:	b570      	push	{r4, r5, r6, lr}
 800ba66:	0004      	movs	r4, r0
 800ba68:	0008      	movs	r0, r1
 800ba6a:	0011      	movs	r1, r2
 800ba6c:	001a      	movs	r2, r3
 800ba6e:	2300      	movs	r3, #0
 800ba70:	4d05      	ldr	r5, [pc, #20]	; (800ba88 <_write_r+0x24>)
 800ba72:	602b      	str	r3, [r5, #0]
 800ba74:	f7f8 f81d 	bl	8003ab2 <_write>
 800ba78:	1c43      	adds	r3, r0, #1
 800ba7a:	d103      	bne.n	800ba84 <_write_r+0x20>
 800ba7c:	682b      	ldr	r3, [r5, #0]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d000      	beq.n	800ba84 <_write_r+0x20>
 800ba82:	6023      	str	r3, [r4, #0]
 800ba84:	bd70      	pop	{r4, r5, r6, pc}
 800ba86:	46c0      	nop			; (mov r8, r8)
 800ba88:	20000d74 	.word	0x20000d74

0800ba8c <__errno>:
 800ba8c:	4b01      	ldr	r3, [pc, #4]	; (800ba94 <__errno+0x8>)
 800ba8e:	6818      	ldr	r0, [r3, #0]
 800ba90:	4770      	bx	lr
 800ba92:	46c0      	nop			; (mov r8, r8)
 800ba94:	200006d0 	.word	0x200006d0

0800ba98 <__libc_init_array>:
 800ba98:	b570      	push	{r4, r5, r6, lr}
 800ba9a:	2600      	movs	r6, #0
 800ba9c:	4c0c      	ldr	r4, [pc, #48]	; (800bad0 <__libc_init_array+0x38>)
 800ba9e:	4d0d      	ldr	r5, [pc, #52]	; (800bad4 <__libc_init_array+0x3c>)
 800baa0:	1b64      	subs	r4, r4, r5
 800baa2:	10a4      	asrs	r4, r4, #2
 800baa4:	42a6      	cmp	r6, r4
 800baa6:	d109      	bne.n	800babc <__libc_init_array+0x24>
 800baa8:	2600      	movs	r6, #0
 800baaa:	f006 fcc5 	bl	8012438 <_init>
 800baae:	4c0a      	ldr	r4, [pc, #40]	; (800bad8 <__libc_init_array+0x40>)
 800bab0:	4d0a      	ldr	r5, [pc, #40]	; (800badc <__libc_init_array+0x44>)
 800bab2:	1b64      	subs	r4, r4, r5
 800bab4:	10a4      	asrs	r4, r4, #2
 800bab6:	42a6      	cmp	r6, r4
 800bab8:	d105      	bne.n	800bac6 <__libc_init_array+0x2e>
 800baba:	bd70      	pop	{r4, r5, r6, pc}
 800babc:	00b3      	lsls	r3, r6, #2
 800babe:	58eb      	ldr	r3, [r5, r3]
 800bac0:	4798      	blx	r3
 800bac2:	3601      	adds	r6, #1
 800bac4:	e7ee      	b.n	800baa4 <__libc_init_array+0xc>
 800bac6:	00b3      	lsls	r3, r6, #2
 800bac8:	58eb      	ldr	r3, [r5, r3]
 800baca:	4798      	blx	r3
 800bacc:	3601      	adds	r6, #1
 800bace:	e7f2      	b.n	800bab6 <__libc_init_array+0x1e>
 800bad0:	08014454 	.word	0x08014454
 800bad4:	08014454 	.word	0x08014454
 800bad8:	0801445c 	.word	0x0801445c
 800badc:	08014454 	.word	0x08014454

0800bae0 <__retarget_lock_init_recursive>:
 800bae0:	4770      	bx	lr

0800bae2 <__retarget_lock_close_recursive>:
 800bae2:	4770      	bx	lr

0800bae4 <__retarget_lock_acquire_recursive>:
 800bae4:	4770      	bx	lr

0800bae6 <__retarget_lock_release_recursive>:
 800bae6:	4770      	bx	lr

0800bae8 <sysconf>:
 800bae8:	2380      	movs	r3, #128	; 0x80
 800baea:	b510      	push	{r4, lr}
 800baec:	2808      	cmp	r0, #8
 800baee:	d004      	beq.n	800bafa <sysconf+0x12>
 800baf0:	f7ff ffcc 	bl	800ba8c <__errno>
 800baf4:	2316      	movs	r3, #22
 800baf6:	6003      	str	r3, [r0, #0]
 800baf8:	3b17      	subs	r3, #23
 800bafa:	0018      	movs	r0, r3
 800bafc:	bd10      	pop	{r4, pc}

0800bafe <memcpy>:
 800bafe:	2300      	movs	r3, #0
 800bb00:	b510      	push	{r4, lr}
 800bb02:	429a      	cmp	r2, r3
 800bb04:	d100      	bne.n	800bb08 <memcpy+0xa>
 800bb06:	bd10      	pop	{r4, pc}
 800bb08:	5ccc      	ldrb	r4, [r1, r3]
 800bb0a:	54c4      	strb	r4, [r0, r3]
 800bb0c:	3301      	adds	r3, #1
 800bb0e:	e7f8      	b.n	800bb02 <memcpy+0x4>

0800bb10 <nan>:
 800bb10:	2000      	movs	r0, #0
 800bb12:	4901      	ldr	r1, [pc, #4]	; (800bb18 <nan+0x8>)
 800bb14:	4770      	bx	lr
 800bb16:	46c0      	nop			; (mov r8, r8)
 800bb18:	7ff80000 	.word	0x7ff80000

0800bb1c <nanf>:
 800bb1c:	4800      	ldr	r0, [pc, #0]	; (800bb20 <nanf+0x4>)
 800bb1e:	4770      	bx	lr
 800bb20:	7fc00000 	.word	0x7fc00000

0800bb24 <register_fini>:
 800bb24:	4b03      	ldr	r3, [pc, #12]	; (800bb34 <register_fini+0x10>)
 800bb26:	b510      	push	{r4, lr}
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d002      	beq.n	800bb32 <register_fini+0xe>
 800bb2c:	4802      	ldr	r0, [pc, #8]	; (800bb38 <register_fini+0x14>)
 800bb2e:	f000 f805 	bl	800bb3c <atexit>
 800bb32:	bd10      	pop	{r4, pc}
 800bb34:	00000000 	.word	0x00000000
 800bb38:	0800f899 	.word	0x0800f899

0800bb3c <atexit>:
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	b510      	push	{r4, lr}
 800bb40:	0001      	movs	r1, r0
 800bb42:	001a      	movs	r2, r3
 800bb44:	0018      	movs	r0, r3
 800bb46:	f003 fef9 	bl	800f93c <__register_exitproc>
 800bb4a:	bd10      	pop	{r4, pc}

0800bb4c <_malloc_trim_r>:
 800bb4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb4e:	0004      	movs	r4, r0
 800bb50:	2008      	movs	r0, #8
 800bb52:	000d      	movs	r5, r1
 800bb54:	f7ff ffc8 	bl	800bae8 <sysconf>
 800bb58:	0006      	movs	r6, r0
 800bb5a:	0020      	movs	r0, r4
 800bb5c:	f7fe fe7e 	bl	800a85c <__malloc_lock>
 800bb60:	2203      	movs	r2, #3
 800bb62:	4f21      	ldr	r7, [pc, #132]	; (800bbe8 <_malloc_trim_r+0x9c>)
 800bb64:	0031      	movs	r1, r6
 800bb66:	68bb      	ldr	r3, [r7, #8]
 800bb68:	685b      	ldr	r3, [r3, #4]
 800bb6a:	4393      	bics	r3, r2
 800bb6c:	1b58      	subs	r0, r3, r5
 800bb6e:	3811      	subs	r0, #17
 800bb70:	1980      	adds	r0, r0, r6
 800bb72:	9301      	str	r3, [sp, #4]
 800bb74:	f7f4 fae2 	bl	800013c <__udivsi3>
 800bb78:	1e45      	subs	r5, r0, #1
 800bb7a:	4375      	muls	r5, r6
 800bb7c:	42ae      	cmp	r6, r5
 800bb7e:	dd04      	ble.n	800bb8a <_malloc_trim_r+0x3e>
 800bb80:	0020      	movs	r0, r4
 800bb82:	f7fe fe73 	bl	800a86c <__malloc_unlock>
 800bb86:	2000      	movs	r0, #0
 800bb88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bb8a:	2100      	movs	r1, #0
 800bb8c:	0020      	movs	r0, r4
 800bb8e:	f7ff ff57 	bl	800ba40 <_sbrk_r>
 800bb92:	68bb      	ldr	r3, [r7, #8]
 800bb94:	9a01      	ldr	r2, [sp, #4]
 800bb96:	189b      	adds	r3, r3, r2
 800bb98:	4298      	cmp	r0, r3
 800bb9a:	d1f1      	bne.n	800bb80 <_malloc_trim_r+0x34>
 800bb9c:	0020      	movs	r0, r4
 800bb9e:	4269      	negs	r1, r5
 800bba0:	f7ff ff4e 	bl	800ba40 <_sbrk_r>
 800bba4:	3001      	adds	r0, #1
 800bba6:	d110      	bne.n	800bbca <_malloc_trim_r+0x7e>
 800bba8:	2100      	movs	r1, #0
 800bbaa:	0020      	movs	r0, r4
 800bbac:	f7ff ff48 	bl	800ba40 <_sbrk_r>
 800bbb0:	68ba      	ldr	r2, [r7, #8]
 800bbb2:	1a81      	subs	r1, r0, r2
 800bbb4:	290f      	cmp	r1, #15
 800bbb6:	dde3      	ble.n	800bb80 <_malloc_trim_r+0x34>
 800bbb8:	4d0c      	ldr	r5, [pc, #48]	; (800bbec <_malloc_trim_r+0xa0>)
 800bbba:	4b0d      	ldr	r3, [pc, #52]	; (800bbf0 <_malloc_trim_r+0xa4>)
 800bbbc:	682d      	ldr	r5, [r5, #0]
 800bbbe:	1b40      	subs	r0, r0, r5
 800bbc0:	6018      	str	r0, [r3, #0]
 800bbc2:	2301      	movs	r3, #1
 800bbc4:	430b      	orrs	r3, r1
 800bbc6:	6053      	str	r3, [r2, #4]
 800bbc8:	e7da      	b.n	800bb80 <_malloc_trim_r+0x34>
 800bbca:	2601      	movs	r6, #1
 800bbcc:	9b01      	ldr	r3, [sp, #4]
 800bbce:	68ba      	ldr	r2, [r7, #8]
 800bbd0:	1b5b      	subs	r3, r3, r5
 800bbd2:	4333      	orrs	r3, r6
 800bbd4:	6053      	str	r3, [r2, #4]
 800bbd6:	4a06      	ldr	r2, [pc, #24]	; (800bbf0 <_malloc_trim_r+0xa4>)
 800bbd8:	0020      	movs	r0, r4
 800bbda:	6813      	ldr	r3, [r2, #0]
 800bbdc:	1b5b      	subs	r3, r3, r5
 800bbde:	6013      	str	r3, [r2, #0]
 800bbe0:	f7fe fe44 	bl	800a86c <__malloc_unlock>
 800bbe4:	0030      	movs	r0, r6
 800bbe6:	e7cf      	b.n	800bb88 <_malloc_trim_r+0x3c>
 800bbe8:	20000028 	.word	0x20000028
 800bbec:	20000430 	.word	0x20000430
 800bbf0:	20000c04 	.word	0x20000c04

0800bbf4 <_free_r>:
 800bbf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbf6:	1e0d      	subs	r5, r1, #0
 800bbf8:	9001      	str	r0, [sp, #4]
 800bbfa:	d02d      	beq.n	800bc58 <_free_r+0x64>
 800bbfc:	f7fe fe2e 	bl	800a85c <__malloc_lock>
 800bc00:	2301      	movs	r3, #1
 800bc02:	0029      	movs	r1, r5
 800bc04:	469c      	mov	ip, r3
 800bc06:	3908      	subs	r1, #8
 800bc08:	684f      	ldr	r7, [r1, #4]
 800bc0a:	4662      	mov	r2, ip
 800bc0c:	003b      	movs	r3, r7
 800bc0e:	4664      	mov	r4, ip
 800bc10:	4393      	bics	r3, r2
 800bc12:	18c8      	adds	r0, r1, r3
 800bc14:	6845      	ldr	r5, [r0, #4]
 800bc16:	3202      	adds	r2, #2
 800bc18:	4395      	bics	r5, r2
 800bc1a:	4a4a      	ldr	r2, [pc, #296]	; (800bd44 <_free_r+0x150>)
 800bc1c:	4027      	ands	r7, r4
 800bc1e:	6896      	ldr	r6, [r2, #8]
 800bc20:	4286      	cmp	r6, r0
 800bc22:	d11a      	bne.n	800bc5a <_free_r+0x66>
 800bc24:	195b      	adds	r3, r3, r5
 800bc26:	2f00      	cmp	r7, #0
 800bc28:	d106      	bne.n	800bc38 <_free_r+0x44>
 800bc2a:	6808      	ldr	r0, [r1, #0]
 800bc2c:	1a09      	subs	r1, r1, r0
 800bc2e:	688d      	ldr	r5, [r1, #8]
 800bc30:	181b      	adds	r3, r3, r0
 800bc32:	68c8      	ldr	r0, [r1, #12]
 800bc34:	60e8      	str	r0, [r5, #12]
 800bc36:	6085      	str	r5, [r0, #8]
 800bc38:	2001      	movs	r0, #1
 800bc3a:	4318      	orrs	r0, r3
 800bc3c:	6048      	str	r0, [r1, #4]
 800bc3e:	6091      	str	r1, [r2, #8]
 800bc40:	4a41      	ldr	r2, [pc, #260]	; (800bd48 <_free_r+0x154>)
 800bc42:	6812      	ldr	r2, [r2, #0]
 800bc44:	429a      	cmp	r2, r3
 800bc46:	d804      	bhi.n	800bc52 <_free_r+0x5e>
 800bc48:	4b40      	ldr	r3, [pc, #256]	; (800bd4c <_free_r+0x158>)
 800bc4a:	9801      	ldr	r0, [sp, #4]
 800bc4c:	6819      	ldr	r1, [r3, #0]
 800bc4e:	f7ff ff7d 	bl	800bb4c <_malloc_trim_r>
 800bc52:	9801      	ldr	r0, [sp, #4]
 800bc54:	f7fe fe0a 	bl	800a86c <__malloc_unlock>
 800bc58:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800bc5a:	2600      	movs	r6, #0
 800bc5c:	6045      	str	r5, [r0, #4]
 800bc5e:	42b7      	cmp	r7, r6
 800bc60:	d109      	bne.n	800bc76 <_free_r+0x82>
 800bc62:	680f      	ldr	r7, [r1, #0]
 800bc64:	4c3a      	ldr	r4, [pc, #232]	; (800bd50 <_free_r+0x15c>)
 800bc66:	1bc9      	subs	r1, r1, r7
 800bc68:	19db      	adds	r3, r3, r7
 800bc6a:	688f      	ldr	r7, [r1, #8]
 800bc6c:	42a7      	cmp	r7, r4
 800bc6e:	d02c      	beq.n	800bcca <_free_r+0xd6>
 800bc70:	68cc      	ldr	r4, [r1, #12]
 800bc72:	60fc      	str	r4, [r7, #12]
 800bc74:	60a7      	str	r7, [r4, #8]
 800bc76:	1947      	adds	r7, r0, r5
 800bc78:	687c      	ldr	r4, [r7, #4]
 800bc7a:	2701      	movs	r7, #1
 800bc7c:	423c      	tst	r4, r7
 800bc7e:	d10b      	bne.n	800bc98 <_free_r+0xa4>
 800bc80:	195b      	adds	r3, r3, r5
 800bc82:	6885      	ldr	r5, [r0, #8]
 800bc84:	2e00      	cmp	r6, #0
 800bc86:	d122      	bne.n	800bcce <_free_r+0xda>
 800bc88:	4c31      	ldr	r4, [pc, #196]	; (800bd50 <_free_r+0x15c>)
 800bc8a:	42a5      	cmp	r5, r4
 800bc8c:	d11f      	bne.n	800bcce <_free_r+0xda>
 800bc8e:	003e      	movs	r6, r7
 800bc90:	6151      	str	r1, [r2, #20]
 800bc92:	6111      	str	r1, [r2, #16]
 800bc94:	60cd      	str	r5, [r1, #12]
 800bc96:	608d      	str	r5, [r1, #8]
 800bc98:	2501      	movs	r5, #1
 800bc9a:	0028      	movs	r0, r5
 800bc9c:	4318      	orrs	r0, r3
 800bc9e:	6048      	str	r0, [r1, #4]
 800bca0:	50cb      	str	r3, [r1, r3]
 800bca2:	2e00      	cmp	r6, #0
 800bca4:	d1d5      	bne.n	800bc52 <_free_r+0x5e>
 800bca6:	2080      	movs	r0, #128	; 0x80
 800bca8:	0080      	lsls	r0, r0, #2
 800bcaa:	4283      	cmp	r3, r0
 800bcac:	d213      	bcs.n	800bcd6 <_free_r+0xe2>
 800bcae:	08d8      	lsrs	r0, r3, #3
 800bcb0:	095b      	lsrs	r3, r3, #5
 800bcb2:	409d      	lsls	r5, r3
 800bcb4:	6853      	ldr	r3, [r2, #4]
 800bcb6:	431d      	orrs	r5, r3
 800bcb8:	00c3      	lsls	r3, r0, #3
 800bcba:	189b      	adds	r3, r3, r2
 800bcbc:	6055      	str	r5, [r2, #4]
 800bcbe:	689a      	ldr	r2, [r3, #8]
 800bcc0:	60cb      	str	r3, [r1, #12]
 800bcc2:	608a      	str	r2, [r1, #8]
 800bcc4:	6099      	str	r1, [r3, #8]
 800bcc6:	60d1      	str	r1, [r2, #12]
 800bcc8:	e7c3      	b.n	800bc52 <_free_r+0x5e>
 800bcca:	4666      	mov	r6, ip
 800bccc:	e7d3      	b.n	800bc76 <_free_r+0x82>
 800bcce:	68c0      	ldr	r0, [r0, #12]
 800bcd0:	60e8      	str	r0, [r5, #12]
 800bcd2:	6085      	str	r5, [r0, #8]
 800bcd4:	e7e0      	b.n	800bc98 <_free_r+0xa4>
 800bcd6:	0a5d      	lsrs	r5, r3, #9
 800bcd8:	2d04      	cmp	r5, #4
 800bcda:	d812      	bhi.n	800bd02 <_free_r+0x10e>
 800bcdc:	0998      	lsrs	r0, r3, #6
 800bcde:	3038      	adds	r0, #56	; 0x38
 800bce0:	00c6      	lsls	r6, r0, #3
 800bce2:	18b6      	adds	r6, r6, r2
 800bce4:	68b5      	ldr	r5, [r6, #8]
 800bce6:	2703      	movs	r7, #3
 800bce8:	42ae      	cmp	r6, r5
 800bcea:	d125      	bne.n	800bd38 <_free_r+0x144>
 800bcec:	2301      	movs	r3, #1
 800bcee:	1080      	asrs	r0, r0, #2
 800bcf0:	4083      	lsls	r3, r0
 800bcf2:	6850      	ldr	r0, [r2, #4]
 800bcf4:	4303      	orrs	r3, r0
 800bcf6:	6053      	str	r3, [r2, #4]
 800bcf8:	60ce      	str	r6, [r1, #12]
 800bcfa:	608d      	str	r5, [r1, #8]
 800bcfc:	60b1      	str	r1, [r6, #8]
 800bcfe:	60e9      	str	r1, [r5, #12]
 800bd00:	e7a7      	b.n	800bc52 <_free_r+0x5e>
 800bd02:	2d14      	cmp	r5, #20
 800bd04:	d802      	bhi.n	800bd0c <_free_r+0x118>
 800bd06:	0028      	movs	r0, r5
 800bd08:	305b      	adds	r0, #91	; 0x5b
 800bd0a:	e7e9      	b.n	800bce0 <_free_r+0xec>
 800bd0c:	2d54      	cmp	r5, #84	; 0x54
 800bd0e:	d802      	bhi.n	800bd16 <_free_r+0x122>
 800bd10:	0b18      	lsrs	r0, r3, #12
 800bd12:	306e      	adds	r0, #110	; 0x6e
 800bd14:	e7e4      	b.n	800bce0 <_free_r+0xec>
 800bd16:	20aa      	movs	r0, #170	; 0xaa
 800bd18:	0040      	lsls	r0, r0, #1
 800bd1a:	4285      	cmp	r5, r0
 800bd1c:	d802      	bhi.n	800bd24 <_free_r+0x130>
 800bd1e:	0bd8      	lsrs	r0, r3, #15
 800bd20:	3077      	adds	r0, #119	; 0x77
 800bd22:	e7dd      	b.n	800bce0 <_free_r+0xec>
 800bd24:	4e0b      	ldr	r6, [pc, #44]	; (800bd54 <_free_r+0x160>)
 800bd26:	207e      	movs	r0, #126	; 0x7e
 800bd28:	42b5      	cmp	r5, r6
 800bd2a:	d8d9      	bhi.n	800bce0 <_free_r+0xec>
 800bd2c:	0c98      	lsrs	r0, r3, #18
 800bd2e:	307c      	adds	r0, #124	; 0x7c
 800bd30:	e7d6      	b.n	800bce0 <_free_r+0xec>
 800bd32:	68ad      	ldr	r5, [r5, #8]
 800bd34:	42ae      	cmp	r6, r5
 800bd36:	d003      	beq.n	800bd40 <_free_r+0x14c>
 800bd38:	686a      	ldr	r2, [r5, #4]
 800bd3a:	43ba      	bics	r2, r7
 800bd3c:	429a      	cmp	r2, r3
 800bd3e:	d8f8      	bhi.n	800bd32 <_free_r+0x13e>
 800bd40:	68ee      	ldr	r6, [r5, #12]
 800bd42:	e7d9      	b.n	800bcf8 <_free_r+0x104>
 800bd44:	20000028 	.word	0x20000028
 800bd48:	20000434 	.word	0x20000434
 800bd4c:	20000c34 	.word	0x20000c34
 800bd50:	20000030 	.word	0x20000030
 800bd54:	00000554 	.word	0x00000554

0800bd58 <rshift>:
 800bd58:	0002      	movs	r2, r0
 800bd5a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd5c:	6904      	ldr	r4, [r0, #16]
 800bd5e:	114b      	asrs	r3, r1, #5
 800bd60:	b085      	sub	sp, #20
 800bd62:	3214      	adds	r2, #20
 800bd64:	9302      	str	r3, [sp, #8]
 800bd66:	114d      	asrs	r5, r1, #5
 800bd68:	0013      	movs	r3, r2
 800bd6a:	42ac      	cmp	r4, r5
 800bd6c:	dd32      	ble.n	800bdd4 <rshift+0x7c>
 800bd6e:	261f      	movs	r6, #31
 800bd70:	000f      	movs	r7, r1
 800bd72:	114b      	asrs	r3, r1, #5
 800bd74:	009b      	lsls	r3, r3, #2
 800bd76:	00a5      	lsls	r5, r4, #2
 800bd78:	18d3      	adds	r3, r2, r3
 800bd7a:	4037      	ands	r7, r6
 800bd7c:	1955      	adds	r5, r2, r5
 800bd7e:	9300      	str	r3, [sp, #0]
 800bd80:	9701      	str	r7, [sp, #4]
 800bd82:	4231      	tst	r1, r6
 800bd84:	d10d      	bne.n	800bda2 <rshift+0x4a>
 800bd86:	0016      	movs	r6, r2
 800bd88:	0019      	movs	r1, r3
 800bd8a:	428d      	cmp	r5, r1
 800bd8c:	d836      	bhi.n	800bdfc <rshift+0xa4>
 800bd8e:	9900      	ldr	r1, [sp, #0]
 800bd90:	2300      	movs	r3, #0
 800bd92:	3903      	subs	r1, #3
 800bd94:	428d      	cmp	r5, r1
 800bd96:	d302      	bcc.n	800bd9e <rshift+0x46>
 800bd98:	9b02      	ldr	r3, [sp, #8]
 800bd9a:	1ae4      	subs	r4, r4, r3
 800bd9c:	00a3      	lsls	r3, r4, #2
 800bd9e:	18d3      	adds	r3, r2, r3
 800bda0:	e018      	b.n	800bdd4 <rshift+0x7c>
 800bda2:	2120      	movs	r1, #32
 800bda4:	9e01      	ldr	r6, [sp, #4]
 800bda6:	9f01      	ldr	r7, [sp, #4]
 800bda8:	1b89      	subs	r1, r1, r6
 800bdaa:	9e00      	ldr	r6, [sp, #0]
 800bdac:	9103      	str	r1, [sp, #12]
 800bdae:	ce02      	ldmia	r6!, {r1}
 800bdb0:	4694      	mov	ip, r2
 800bdb2:	40f9      	lsrs	r1, r7
 800bdb4:	42b5      	cmp	r5, r6
 800bdb6:	d816      	bhi.n	800bde6 <rshift+0x8e>
 800bdb8:	9e00      	ldr	r6, [sp, #0]
 800bdba:	2300      	movs	r3, #0
 800bdbc:	3601      	adds	r6, #1
 800bdbe:	42b5      	cmp	r5, r6
 800bdc0:	d303      	bcc.n	800bdca <rshift+0x72>
 800bdc2:	9b02      	ldr	r3, [sp, #8]
 800bdc4:	1ae3      	subs	r3, r4, r3
 800bdc6:	009b      	lsls	r3, r3, #2
 800bdc8:	3b04      	subs	r3, #4
 800bdca:	18d3      	adds	r3, r2, r3
 800bdcc:	6019      	str	r1, [r3, #0]
 800bdce:	2900      	cmp	r1, #0
 800bdd0:	d000      	beq.n	800bdd4 <rshift+0x7c>
 800bdd2:	3304      	adds	r3, #4
 800bdd4:	1a99      	subs	r1, r3, r2
 800bdd6:	1089      	asrs	r1, r1, #2
 800bdd8:	6101      	str	r1, [r0, #16]
 800bdda:	4293      	cmp	r3, r2
 800bddc:	d101      	bne.n	800bde2 <rshift+0x8a>
 800bdde:	2300      	movs	r3, #0
 800bde0:	6143      	str	r3, [r0, #20]
 800bde2:	b005      	add	sp, #20
 800bde4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bde6:	6837      	ldr	r7, [r6, #0]
 800bde8:	9b03      	ldr	r3, [sp, #12]
 800bdea:	409f      	lsls	r7, r3
 800bdec:	430f      	orrs	r7, r1
 800bdee:	4661      	mov	r1, ip
 800bdf0:	c180      	stmia	r1!, {r7}
 800bdf2:	468c      	mov	ip, r1
 800bdf4:	9b01      	ldr	r3, [sp, #4]
 800bdf6:	ce02      	ldmia	r6!, {r1}
 800bdf8:	40d9      	lsrs	r1, r3
 800bdfa:	e7db      	b.n	800bdb4 <rshift+0x5c>
 800bdfc:	c980      	ldmia	r1!, {r7}
 800bdfe:	c680      	stmia	r6!, {r7}
 800be00:	e7c3      	b.n	800bd8a <rshift+0x32>

0800be02 <__hexdig_fun>:
 800be02:	0002      	movs	r2, r0
 800be04:	3a30      	subs	r2, #48	; 0x30
 800be06:	0003      	movs	r3, r0
 800be08:	2a09      	cmp	r2, #9
 800be0a:	d802      	bhi.n	800be12 <__hexdig_fun+0x10>
 800be0c:	3b20      	subs	r3, #32
 800be0e:	b2d8      	uxtb	r0, r3
 800be10:	4770      	bx	lr
 800be12:	0002      	movs	r2, r0
 800be14:	3a61      	subs	r2, #97	; 0x61
 800be16:	2a05      	cmp	r2, #5
 800be18:	d801      	bhi.n	800be1e <__hexdig_fun+0x1c>
 800be1a:	3b47      	subs	r3, #71	; 0x47
 800be1c:	e7f7      	b.n	800be0e <__hexdig_fun+0xc>
 800be1e:	001a      	movs	r2, r3
 800be20:	3a41      	subs	r2, #65	; 0x41
 800be22:	2000      	movs	r0, #0
 800be24:	2a05      	cmp	r2, #5
 800be26:	d8f3      	bhi.n	800be10 <__hexdig_fun+0xe>
 800be28:	3b27      	subs	r3, #39	; 0x27
 800be2a:	e7f0      	b.n	800be0e <__hexdig_fun+0xc>

0800be2c <__gethex>:
 800be2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be2e:	b089      	sub	sp, #36	; 0x24
 800be30:	9307      	str	r3, [sp, #28]
 800be32:	2302      	movs	r3, #2
 800be34:	9201      	str	r2, [sp, #4]
 800be36:	680a      	ldr	r2, [r1, #0]
 800be38:	425b      	negs	r3, r3
 800be3a:	9003      	str	r0, [sp, #12]
 800be3c:	9106      	str	r1, [sp, #24]
 800be3e:	1c96      	adds	r6, r2, #2
 800be40:	1a9b      	subs	r3, r3, r2
 800be42:	199a      	adds	r2, r3, r6
 800be44:	9600      	str	r6, [sp, #0]
 800be46:	9205      	str	r2, [sp, #20]
 800be48:	9a00      	ldr	r2, [sp, #0]
 800be4a:	3601      	adds	r6, #1
 800be4c:	7810      	ldrb	r0, [r2, #0]
 800be4e:	2830      	cmp	r0, #48	; 0x30
 800be50:	d0f7      	beq.n	800be42 <__gethex+0x16>
 800be52:	f7ff ffd6 	bl	800be02 <__hexdig_fun>
 800be56:	2300      	movs	r3, #0
 800be58:	001d      	movs	r5, r3
 800be5a:	9302      	str	r3, [sp, #8]
 800be5c:	4298      	cmp	r0, r3
 800be5e:	d11d      	bne.n	800be9c <__gethex+0x70>
 800be60:	2201      	movs	r2, #1
 800be62:	49a6      	ldr	r1, [pc, #664]	; (800c0fc <__gethex+0x2d0>)
 800be64:	9800      	ldr	r0, [sp, #0]
 800be66:	f7ff fd6d 	bl	800b944 <strncmp>
 800be6a:	0007      	movs	r7, r0
 800be6c:	42a8      	cmp	r0, r5
 800be6e:	d169      	bne.n	800bf44 <__gethex+0x118>
 800be70:	9b00      	ldr	r3, [sp, #0]
 800be72:	0034      	movs	r4, r6
 800be74:	7858      	ldrb	r0, [r3, #1]
 800be76:	f7ff ffc4 	bl	800be02 <__hexdig_fun>
 800be7a:	2301      	movs	r3, #1
 800be7c:	9302      	str	r3, [sp, #8]
 800be7e:	42a8      	cmp	r0, r5
 800be80:	d02f      	beq.n	800bee2 <__gethex+0xb6>
 800be82:	9600      	str	r6, [sp, #0]
 800be84:	9b00      	ldr	r3, [sp, #0]
 800be86:	7818      	ldrb	r0, [r3, #0]
 800be88:	2830      	cmp	r0, #48	; 0x30
 800be8a:	d009      	beq.n	800bea0 <__gethex+0x74>
 800be8c:	f7ff ffb9 	bl	800be02 <__hexdig_fun>
 800be90:	4242      	negs	r2, r0
 800be92:	4142      	adcs	r2, r0
 800be94:	2301      	movs	r3, #1
 800be96:	0035      	movs	r5, r6
 800be98:	9202      	str	r2, [sp, #8]
 800be9a:	9305      	str	r3, [sp, #20]
 800be9c:	9c00      	ldr	r4, [sp, #0]
 800be9e:	e004      	b.n	800beaa <__gethex+0x7e>
 800bea0:	9b00      	ldr	r3, [sp, #0]
 800bea2:	3301      	adds	r3, #1
 800bea4:	9300      	str	r3, [sp, #0]
 800bea6:	e7ed      	b.n	800be84 <__gethex+0x58>
 800bea8:	3401      	adds	r4, #1
 800beaa:	7820      	ldrb	r0, [r4, #0]
 800beac:	f7ff ffa9 	bl	800be02 <__hexdig_fun>
 800beb0:	1e07      	subs	r7, r0, #0
 800beb2:	d1f9      	bne.n	800bea8 <__gethex+0x7c>
 800beb4:	2201      	movs	r2, #1
 800beb6:	0020      	movs	r0, r4
 800beb8:	4990      	ldr	r1, [pc, #576]	; (800c0fc <__gethex+0x2d0>)
 800beba:	f7ff fd43 	bl	800b944 <strncmp>
 800bebe:	2800      	cmp	r0, #0
 800bec0:	d10d      	bne.n	800bede <__gethex+0xb2>
 800bec2:	2d00      	cmp	r5, #0
 800bec4:	d106      	bne.n	800bed4 <__gethex+0xa8>
 800bec6:	3401      	adds	r4, #1
 800bec8:	0025      	movs	r5, r4
 800beca:	7820      	ldrb	r0, [r4, #0]
 800becc:	f7ff ff99 	bl	800be02 <__hexdig_fun>
 800bed0:	2800      	cmp	r0, #0
 800bed2:	d102      	bne.n	800beda <__gethex+0xae>
 800bed4:	1b2d      	subs	r5, r5, r4
 800bed6:	00af      	lsls	r7, r5, #2
 800bed8:	e003      	b.n	800bee2 <__gethex+0xb6>
 800beda:	3401      	adds	r4, #1
 800bedc:	e7f5      	b.n	800beca <__gethex+0x9e>
 800bede:	2d00      	cmp	r5, #0
 800bee0:	d1f8      	bne.n	800bed4 <__gethex+0xa8>
 800bee2:	2220      	movs	r2, #32
 800bee4:	7823      	ldrb	r3, [r4, #0]
 800bee6:	0026      	movs	r6, r4
 800bee8:	4393      	bics	r3, r2
 800beea:	2b50      	cmp	r3, #80	; 0x50
 800beec:	d11d      	bne.n	800bf2a <__gethex+0xfe>
 800beee:	7863      	ldrb	r3, [r4, #1]
 800bef0:	2b2b      	cmp	r3, #43	; 0x2b
 800bef2:	d02c      	beq.n	800bf4e <__gethex+0x122>
 800bef4:	2b2d      	cmp	r3, #45	; 0x2d
 800bef6:	d02e      	beq.n	800bf56 <__gethex+0x12a>
 800bef8:	2300      	movs	r3, #0
 800befa:	1c66      	adds	r6, r4, #1
 800befc:	9304      	str	r3, [sp, #16]
 800befe:	7830      	ldrb	r0, [r6, #0]
 800bf00:	f7ff ff7f 	bl	800be02 <__hexdig_fun>
 800bf04:	1e43      	subs	r3, r0, #1
 800bf06:	b2db      	uxtb	r3, r3
 800bf08:	2b18      	cmp	r3, #24
 800bf0a:	d82b      	bhi.n	800bf64 <__gethex+0x138>
 800bf0c:	3810      	subs	r0, #16
 800bf0e:	0005      	movs	r5, r0
 800bf10:	7870      	ldrb	r0, [r6, #1]
 800bf12:	f7ff ff76 	bl	800be02 <__hexdig_fun>
 800bf16:	1e43      	subs	r3, r0, #1
 800bf18:	b2db      	uxtb	r3, r3
 800bf1a:	3601      	adds	r6, #1
 800bf1c:	2b18      	cmp	r3, #24
 800bf1e:	d91c      	bls.n	800bf5a <__gethex+0x12e>
 800bf20:	9b04      	ldr	r3, [sp, #16]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d000      	beq.n	800bf28 <__gethex+0xfc>
 800bf26:	426d      	negs	r5, r5
 800bf28:	197f      	adds	r7, r7, r5
 800bf2a:	9b06      	ldr	r3, [sp, #24]
 800bf2c:	601e      	str	r6, [r3, #0]
 800bf2e:	9b02      	ldr	r3, [sp, #8]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d019      	beq.n	800bf68 <__gethex+0x13c>
 800bf34:	2600      	movs	r6, #0
 800bf36:	9b05      	ldr	r3, [sp, #20]
 800bf38:	42b3      	cmp	r3, r6
 800bf3a:	d100      	bne.n	800bf3e <__gethex+0x112>
 800bf3c:	3606      	adds	r6, #6
 800bf3e:	0030      	movs	r0, r6
 800bf40:	b009      	add	sp, #36	; 0x24
 800bf42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf44:	2301      	movs	r3, #1
 800bf46:	2700      	movs	r7, #0
 800bf48:	9c00      	ldr	r4, [sp, #0]
 800bf4a:	9302      	str	r3, [sp, #8]
 800bf4c:	e7c9      	b.n	800bee2 <__gethex+0xb6>
 800bf4e:	2300      	movs	r3, #0
 800bf50:	9304      	str	r3, [sp, #16]
 800bf52:	1ca6      	adds	r6, r4, #2
 800bf54:	e7d3      	b.n	800befe <__gethex+0xd2>
 800bf56:	2301      	movs	r3, #1
 800bf58:	e7fa      	b.n	800bf50 <__gethex+0x124>
 800bf5a:	230a      	movs	r3, #10
 800bf5c:	435d      	muls	r5, r3
 800bf5e:	182d      	adds	r5, r5, r0
 800bf60:	3d10      	subs	r5, #16
 800bf62:	e7d5      	b.n	800bf10 <__gethex+0xe4>
 800bf64:	0026      	movs	r6, r4
 800bf66:	e7e0      	b.n	800bf2a <__gethex+0xfe>
 800bf68:	9b00      	ldr	r3, [sp, #0]
 800bf6a:	9902      	ldr	r1, [sp, #8]
 800bf6c:	1ae3      	subs	r3, r4, r3
 800bf6e:	3b01      	subs	r3, #1
 800bf70:	2b07      	cmp	r3, #7
 800bf72:	dc0a      	bgt.n	800bf8a <__gethex+0x15e>
 800bf74:	9803      	ldr	r0, [sp, #12]
 800bf76:	f000 fa5d 	bl	800c434 <_Balloc>
 800bf7a:	1e05      	subs	r5, r0, #0
 800bf7c:	d108      	bne.n	800bf90 <__gethex+0x164>
 800bf7e:	002a      	movs	r2, r5
 800bf80:	21e4      	movs	r1, #228	; 0xe4
 800bf82:	4b5f      	ldr	r3, [pc, #380]	; (800c100 <__gethex+0x2d4>)
 800bf84:	485f      	ldr	r0, [pc, #380]	; (800c104 <__gethex+0x2d8>)
 800bf86:	f003 fd19 	bl	800f9bc <__assert_func>
 800bf8a:	3101      	adds	r1, #1
 800bf8c:	105b      	asrs	r3, r3, #1
 800bf8e:	e7ef      	b.n	800bf70 <__gethex+0x144>
 800bf90:	0003      	movs	r3, r0
 800bf92:	3314      	adds	r3, #20
 800bf94:	9302      	str	r3, [sp, #8]
 800bf96:	9305      	str	r3, [sp, #20]
 800bf98:	2300      	movs	r3, #0
 800bf9a:	001e      	movs	r6, r3
 800bf9c:	9304      	str	r3, [sp, #16]
 800bf9e:	9b00      	ldr	r3, [sp, #0]
 800bfa0:	42a3      	cmp	r3, r4
 800bfa2:	d33f      	bcc.n	800c024 <__gethex+0x1f8>
 800bfa4:	9c05      	ldr	r4, [sp, #20]
 800bfa6:	9b02      	ldr	r3, [sp, #8]
 800bfa8:	c440      	stmia	r4!, {r6}
 800bfaa:	1ae4      	subs	r4, r4, r3
 800bfac:	10a4      	asrs	r4, r4, #2
 800bfae:	0030      	movs	r0, r6
 800bfb0:	612c      	str	r4, [r5, #16]
 800bfb2:	f000 fb01 	bl	800c5b8 <__hi0bits>
 800bfb6:	9b01      	ldr	r3, [sp, #4]
 800bfb8:	0164      	lsls	r4, r4, #5
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	1a26      	subs	r6, r4, r0
 800bfbe:	9300      	str	r3, [sp, #0]
 800bfc0:	429e      	cmp	r6, r3
 800bfc2:	dd51      	ble.n	800c068 <__gethex+0x23c>
 800bfc4:	1af6      	subs	r6, r6, r3
 800bfc6:	0031      	movs	r1, r6
 800bfc8:	0028      	movs	r0, r5
 800bfca:	f000 fe7b 	bl	800ccc4 <__any_on>
 800bfce:	1e04      	subs	r4, r0, #0
 800bfd0:	d016      	beq.n	800c000 <__gethex+0x1d4>
 800bfd2:	2401      	movs	r4, #1
 800bfd4:	231f      	movs	r3, #31
 800bfd6:	0020      	movs	r0, r4
 800bfd8:	1e72      	subs	r2, r6, #1
 800bfda:	4013      	ands	r3, r2
 800bfdc:	4098      	lsls	r0, r3
 800bfde:	0003      	movs	r3, r0
 800bfe0:	1151      	asrs	r1, r2, #5
 800bfe2:	9802      	ldr	r0, [sp, #8]
 800bfe4:	0089      	lsls	r1, r1, #2
 800bfe6:	5809      	ldr	r1, [r1, r0]
 800bfe8:	4219      	tst	r1, r3
 800bfea:	d009      	beq.n	800c000 <__gethex+0x1d4>
 800bfec:	42a2      	cmp	r2, r4
 800bfee:	dd06      	ble.n	800bffe <__gethex+0x1d2>
 800bff0:	0028      	movs	r0, r5
 800bff2:	1eb1      	subs	r1, r6, #2
 800bff4:	f000 fe66 	bl	800ccc4 <__any_on>
 800bff8:	3402      	adds	r4, #2
 800bffa:	2800      	cmp	r0, #0
 800bffc:	d100      	bne.n	800c000 <__gethex+0x1d4>
 800bffe:	2402      	movs	r4, #2
 800c000:	0031      	movs	r1, r6
 800c002:	0028      	movs	r0, r5
 800c004:	f7ff fea8 	bl	800bd58 <rshift>
 800c008:	19bf      	adds	r7, r7, r6
 800c00a:	9b01      	ldr	r3, [sp, #4]
 800c00c:	689b      	ldr	r3, [r3, #8]
 800c00e:	42bb      	cmp	r3, r7
 800c010:	da3a      	bge.n	800c088 <__gethex+0x25c>
 800c012:	0029      	movs	r1, r5
 800c014:	9803      	ldr	r0, [sp, #12]
 800c016:	f000 fa35 	bl	800c484 <_Bfree>
 800c01a:	2300      	movs	r3, #0
 800c01c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c01e:	26a3      	movs	r6, #163	; 0xa3
 800c020:	6013      	str	r3, [r2, #0]
 800c022:	e78c      	b.n	800bf3e <__gethex+0x112>
 800c024:	3c01      	subs	r4, #1
 800c026:	7823      	ldrb	r3, [r4, #0]
 800c028:	2b2e      	cmp	r3, #46	; 0x2e
 800c02a:	d012      	beq.n	800c052 <__gethex+0x226>
 800c02c:	9b04      	ldr	r3, [sp, #16]
 800c02e:	2b20      	cmp	r3, #32
 800c030:	d104      	bne.n	800c03c <__gethex+0x210>
 800c032:	9b05      	ldr	r3, [sp, #20]
 800c034:	c340      	stmia	r3!, {r6}
 800c036:	2600      	movs	r6, #0
 800c038:	9305      	str	r3, [sp, #20]
 800c03a:	9604      	str	r6, [sp, #16]
 800c03c:	7820      	ldrb	r0, [r4, #0]
 800c03e:	f7ff fee0 	bl	800be02 <__hexdig_fun>
 800c042:	230f      	movs	r3, #15
 800c044:	4018      	ands	r0, r3
 800c046:	9b04      	ldr	r3, [sp, #16]
 800c048:	4098      	lsls	r0, r3
 800c04a:	3304      	adds	r3, #4
 800c04c:	4306      	orrs	r6, r0
 800c04e:	9304      	str	r3, [sp, #16]
 800c050:	e7a5      	b.n	800bf9e <__gethex+0x172>
 800c052:	9b00      	ldr	r3, [sp, #0]
 800c054:	42a3      	cmp	r3, r4
 800c056:	d8e9      	bhi.n	800c02c <__gethex+0x200>
 800c058:	2201      	movs	r2, #1
 800c05a:	0020      	movs	r0, r4
 800c05c:	4927      	ldr	r1, [pc, #156]	; (800c0fc <__gethex+0x2d0>)
 800c05e:	f7ff fc71 	bl	800b944 <strncmp>
 800c062:	2800      	cmp	r0, #0
 800c064:	d1e2      	bne.n	800c02c <__gethex+0x200>
 800c066:	e79a      	b.n	800bf9e <__gethex+0x172>
 800c068:	9b00      	ldr	r3, [sp, #0]
 800c06a:	2400      	movs	r4, #0
 800c06c:	429e      	cmp	r6, r3
 800c06e:	dacc      	bge.n	800c00a <__gethex+0x1de>
 800c070:	1b9e      	subs	r6, r3, r6
 800c072:	0029      	movs	r1, r5
 800c074:	0032      	movs	r2, r6
 800c076:	9803      	ldr	r0, [sp, #12]
 800c078:	f000 fbf0 	bl	800c85c <__lshift>
 800c07c:	0003      	movs	r3, r0
 800c07e:	3314      	adds	r3, #20
 800c080:	0005      	movs	r5, r0
 800c082:	1bbf      	subs	r7, r7, r6
 800c084:	9302      	str	r3, [sp, #8]
 800c086:	e7c0      	b.n	800c00a <__gethex+0x1de>
 800c088:	9b01      	ldr	r3, [sp, #4]
 800c08a:	685e      	ldr	r6, [r3, #4]
 800c08c:	42be      	cmp	r6, r7
 800c08e:	dd70      	ble.n	800c172 <__gethex+0x346>
 800c090:	9b00      	ldr	r3, [sp, #0]
 800c092:	1bf6      	subs	r6, r6, r7
 800c094:	42b3      	cmp	r3, r6
 800c096:	dc37      	bgt.n	800c108 <__gethex+0x2dc>
 800c098:	9b01      	ldr	r3, [sp, #4]
 800c09a:	68db      	ldr	r3, [r3, #12]
 800c09c:	2b02      	cmp	r3, #2
 800c09e:	d024      	beq.n	800c0ea <__gethex+0x2be>
 800c0a0:	2b03      	cmp	r3, #3
 800c0a2:	d026      	beq.n	800c0f2 <__gethex+0x2c6>
 800c0a4:	2b01      	cmp	r3, #1
 800c0a6:	d117      	bne.n	800c0d8 <__gethex+0x2ac>
 800c0a8:	9b00      	ldr	r3, [sp, #0]
 800c0aa:	42b3      	cmp	r3, r6
 800c0ac:	d114      	bne.n	800c0d8 <__gethex+0x2ac>
 800c0ae:	2b01      	cmp	r3, #1
 800c0b0:	d10b      	bne.n	800c0ca <__gethex+0x29e>
 800c0b2:	9b01      	ldr	r3, [sp, #4]
 800c0b4:	9a07      	ldr	r2, [sp, #28]
 800c0b6:	685b      	ldr	r3, [r3, #4]
 800c0b8:	2662      	movs	r6, #98	; 0x62
 800c0ba:	6013      	str	r3, [r2, #0]
 800c0bc:	2301      	movs	r3, #1
 800c0be:	9a02      	ldr	r2, [sp, #8]
 800c0c0:	612b      	str	r3, [r5, #16]
 800c0c2:	6013      	str	r3, [r2, #0]
 800c0c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c0c6:	601d      	str	r5, [r3, #0]
 800c0c8:	e739      	b.n	800bf3e <__gethex+0x112>
 800c0ca:	9900      	ldr	r1, [sp, #0]
 800c0cc:	0028      	movs	r0, r5
 800c0ce:	3901      	subs	r1, #1
 800c0d0:	f000 fdf8 	bl	800ccc4 <__any_on>
 800c0d4:	2800      	cmp	r0, #0
 800c0d6:	d1ec      	bne.n	800c0b2 <__gethex+0x286>
 800c0d8:	0029      	movs	r1, r5
 800c0da:	9803      	ldr	r0, [sp, #12]
 800c0dc:	f000 f9d2 	bl	800c484 <_Bfree>
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c0e4:	2650      	movs	r6, #80	; 0x50
 800c0e6:	6013      	str	r3, [r2, #0]
 800c0e8:	e729      	b.n	800bf3e <__gethex+0x112>
 800c0ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d1f3      	bne.n	800c0d8 <__gethex+0x2ac>
 800c0f0:	e7df      	b.n	800c0b2 <__gethex+0x286>
 800c0f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d1dc      	bne.n	800c0b2 <__gethex+0x286>
 800c0f8:	e7ee      	b.n	800c0d8 <__gethex+0x2ac>
 800c0fa:	46c0      	nop			; (mov r8, r8)
 800c0fc:	08013fe0 	.word	0x08013fe0
 800c100:	08014141 	.word	0x08014141
 800c104:	08014152 	.word	0x08014152
 800c108:	1e77      	subs	r7, r6, #1
 800c10a:	2c00      	cmp	r4, #0
 800c10c:	d12f      	bne.n	800c16e <__gethex+0x342>
 800c10e:	2f00      	cmp	r7, #0
 800c110:	d004      	beq.n	800c11c <__gethex+0x2f0>
 800c112:	0039      	movs	r1, r7
 800c114:	0028      	movs	r0, r5
 800c116:	f000 fdd5 	bl	800ccc4 <__any_on>
 800c11a:	0004      	movs	r4, r0
 800c11c:	231f      	movs	r3, #31
 800c11e:	117a      	asrs	r2, r7, #5
 800c120:	401f      	ands	r7, r3
 800c122:	3b1e      	subs	r3, #30
 800c124:	40bb      	lsls	r3, r7
 800c126:	9902      	ldr	r1, [sp, #8]
 800c128:	0092      	lsls	r2, r2, #2
 800c12a:	5852      	ldr	r2, [r2, r1]
 800c12c:	421a      	tst	r2, r3
 800c12e:	d001      	beq.n	800c134 <__gethex+0x308>
 800c130:	2302      	movs	r3, #2
 800c132:	431c      	orrs	r4, r3
 800c134:	9b00      	ldr	r3, [sp, #0]
 800c136:	0031      	movs	r1, r6
 800c138:	1b9b      	subs	r3, r3, r6
 800c13a:	2602      	movs	r6, #2
 800c13c:	0028      	movs	r0, r5
 800c13e:	9300      	str	r3, [sp, #0]
 800c140:	f7ff fe0a 	bl	800bd58 <rshift>
 800c144:	9b01      	ldr	r3, [sp, #4]
 800c146:	685f      	ldr	r7, [r3, #4]
 800c148:	2c00      	cmp	r4, #0
 800c14a:	d041      	beq.n	800c1d0 <__gethex+0x3a4>
 800c14c:	9b01      	ldr	r3, [sp, #4]
 800c14e:	68db      	ldr	r3, [r3, #12]
 800c150:	2b02      	cmp	r3, #2
 800c152:	d010      	beq.n	800c176 <__gethex+0x34a>
 800c154:	2b03      	cmp	r3, #3
 800c156:	d012      	beq.n	800c17e <__gethex+0x352>
 800c158:	2b01      	cmp	r3, #1
 800c15a:	d106      	bne.n	800c16a <__gethex+0x33e>
 800c15c:	07a2      	lsls	r2, r4, #30
 800c15e:	d504      	bpl.n	800c16a <__gethex+0x33e>
 800c160:	9a02      	ldr	r2, [sp, #8]
 800c162:	6812      	ldr	r2, [r2, #0]
 800c164:	4314      	orrs	r4, r2
 800c166:	421c      	tst	r4, r3
 800c168:	d10c      	bne.n	800c184 <__gethex+0x358>
 800c16a:	2310      	movs	r3, #16
 800c16c:	e02f      	b.n	800c1ce <__gethex+0x3a2>
 800c16e:	2401      	movs	r4, #1
 800c170:	e7d4      	b.n	800c11c <__gethex+0x2f0>
 800c172:	2601      	movs	r6, #1
 800c174:	e7e8      	b.n	800c148 <__gethex+0x31c>
 800c176:	2301      	movs	r3, #1
 800c178:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c17a:	1a9b      	subs	r3, r3, r2
 800c17c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c17e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c180:	2b00      	cmp	r3, #0
 800c182:	d0f2      	beq.n	800c16a <__gethex+0x33e>
 800c184:	692b      	ldr	r3, [r5, #16]
 800c186:	2000      	movs	r0, #0
 800c188:	9302      	str	r3, [sp, #8]
 800c18a:	009b      	lsls	r3, r3, #2
 800c18c:	9304      	str	r3, [sp, #16]
 800c18e:	002b      	movs	r3, r5
 800c190:	9a04      	ldr	r2, [sp, #16]
 800c192:	3314      	adds	r3, #20
 800c194:	1899      	adds	r1, r3, r2
 800c196:	681a      	ldr	r2, [r3, #0]
 800c198:	1c54      	adds	r4, r2, #1
 800c19a:	d01e      	beq.n	800c1da <__gethex+0x3ae>
 800c19c:	3201      	adds	r2, #1
 800c19e:	601a      	str	r2, [r3, #0]
 800c1a0:	002b      	movs	r3, r5
 800c1a2:	3314      	adds	r3, #20
 800c1a4:	2e02      	cmp	r6, #2
 800c1a6:	d141      	bne.n	800c22c <__gethex+0x400>
 800c1a8:	9a01      	ldr	r2, [sp, #4]
 800c1aa:	9900      	ldr	r1, [sp, #0]
 800c1ac:	6812      	ldr	r2, [r2, #0]
 800c1ae:	3a01      	subs	r2, #1
 800c1b0:	428a      	cmp	r2, r1
 800c1b2:	d10b      	bne.n	800c1cc <__gethex+0x3a0>
 800c1b4:	221f      	movs	r2, #31
 800c1b6:	9800      	ldr	r0, [sp, #0]
 800c1b8:	1149      	asrs	r1, r1, #5
 800c1ba:	4002      	ands	r2, r0
 800c1bc:	2001      	movs	r0, #1
 800c1be:	0004      	movs	r4, r0
 800c1c0:	4094      	lsls	r4, r2
 800c1c2:	0089      	lsls	r1, r1, #2
 800c1c4:	58cb      	ldr	r3, [r1, r3]
 800c1c6:	4223      	tst	r3, r4
 800c1c8:	d000      	beq.n	800c1cc <__gethex+0x3a0>
 800c1ca:	2601      	movs	r6, #1
 800c1cc:	2320      	movs	r3, #32
 800c1ce:	431e      	orrs	r6, r3
 800c1d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c1d2:	601d      	str	r5, [r3, #0]
 800c1d4:	9b07      	ldr	r3, [sp, #28]
 800c1d6:	601f      	str	r7, [r3, #0]
 800c1d8:	e6b1      	b.n	800bf3e <__gethex+0x112>
 800c1da:	c301      	stmia	r3!, {r0}
 800c1dc:	4299      	cmp	r1, r3
 800c1de:	d8da      	bhi.n	800c196 <__gethex+0x36a>
 800c1e0:	68ab      	ldr	r3, [r5, #8]
 800c1e2:	9a02      	ldr	r2, [sp, #8]
 800c1e4:	429a      	cmp	r2, r3
 800c1e6:	db18      	blt.n	800c21a <__gethex+0x3ee>
 800c1e8:	6869      	ldr	r1, [r5, #4]
 800c1ea:	9803      	ldr	r0, [sp, #12]
 800c1ec:	3101      	adds	r1, #1
 800c1ee:	f000 f921 	bl	800c434 <_Balloc>
 800c1f2:	1e04      	subs	r4, r0, #0
 800c1f4:	d104      	bne.n	800c200 <__gethex+0x3d4>
 800c1f6:	0022      	movs	r2, r4
 800c1f8:	2184      	movs	r1, #132	; 0x84
 800c1fa:	4b1c      	ldr	r3, [pc, #112]	; (800c26c <__gethex+0x440>)
 800c1fc:	481c      	ldr	r0, [pc, #112]	; (800c270 <__gethex+0x444>)
 800c1fe:	e6c2      	b.n	800bf86 <__gethex+0x15a>
 800c200:	0029      	movs	r1, r5
 800c202:	692a      	ldr	r2, [r5, #16]
 800c204:	310c      	adds	r1, #12
 800c206:	3202      	adds	r2, #2
 800c208:	0092      	lsls	r2, r2, #2
 800c20a:	300c      	adds	r0, #12
 800c20c:	f7ff fc77 	bl	800bafe <memcpy>
 800c210:	0029      	movs	r1, r5
 800c212:	9803      	ldr	r0, [sp, #12]
 800c214:	f000 f936 	bl	800c484 <_Bfree>
 800c218:	0025      	movs	r5, r4
 800c21a:	692b      	ldr	r3, [r5, #16]
 800c21c:	1c5a      	adds	r2, r3, #1
 800c21e:	612a      	str	r2, [r5, #16]
 800c220:	2201      	movs	r2, #1
 800c222:	3304      	adds	r3, #4
 800c224:	009b      	lsls	r3, r3, #2
 800c226:	18eb      	adds	r3, r5, r3
 800c228:	605a      	str	r2, [r3, #4]
 800c22a:	e7b9      	b.n	800c1a0 <__gethex+0x374>
 800c22c:	692a      	ldr	r2, [r5, #16]
 800c22e:	9902      	ldr	r1, [sp, #8]
 800c230:	428a      	cmp	r2, r1
 800c232:	dd09      	ble.n	800c248 <__gethex+0x41c>
 800c234:	2101      	movs	r1, #1
 800c236:	0028      	movs	r0, r5
 800c238:	f7ff fd8e 	bl	800bd58 <rshift>
 800c23c:	9b01      	ldr	r3, [sp, #4]
 800c23e:	3701      	adds	r7, #1
 800c240:	689b      	ldr	r3, [r3, #8]
 800c242:	42bb      	cmp	r3, r7
 800c244:	dac1      	bge.n	800c1ca <__gethex+0x39e>
 800c246:	e6e4      	b.n	800c012 <__gethex+0x1e6>
 800c248:	221f      	movs	r2, #31
 800c24a:	9c00      	ldr	r4, [sp, #0]
 800c24c:	9900      	ldr	r1, [sp, #0]
 800c24e:	2601      	movs	r6, #1
 800c250:	4014      	ands	r4, r2
 800c252:	4211      	tst	r1, r2
 800c254:	d0ba      	beq.n	800c1cc <__gethex+0x3a0>
 800c256:	9a04      	ldr	r2, [sp, #16]
 800c258:	189b      	adds	r3, r3, r2
 800c25a:	3b04      	subs	r3, #4
 800c25c:	6818      	ldr	r0, [r3, #0]
 800c25e:	f000 f9ab 	bl	800c5b8 <__hi0bits>
 800c262:	2320      	movs	r3, #32
 800c264:	1b1b      	subs	r3, r3, r4
 800c266:	4298      	cmp	r0, r3
 800c268:	dbe4      	blt.n	800c234 <__gethex+0x408>
 800c26a:	e7af      	b.n	800c1cc <__gethex+0x3a0>
 800c26c:	08014141 	.word	0x08014141
 800c270:	08014152 	.word	0x08014152

0800c274 <L_shift>:
 800c274:	2308      	movs	r3, #8
 800c276:	b570      	push	{r4, r5, r6, lr}
 800c278:	2520      	movs	r5, #32
 800c27a:	1a9a      	subs	r2, r3, r2
 800c27c:	0092      	lsls	r2, r2, #2
 800c27e:	1aad      	subs	r5, r5, r2
 800c280:	6843      	ldr	r3, [r0, #4]
 800c282:	6804      	ldr	r4, [r0, #0]
 800c284:	001e      	movs	r6, r3
 800c286:	40ae      	lsls	r6, r5
 800c288:	40d3      	lsrs	r3, r2
 800c28a:	4334      	orrs	r4, r6
 800c28c:	6004      	str	r4, [r0, #0]
 800c28e:	6043      	str	r3, [r0, #4]
 800c290:	3004      	adds	r0, #4
 800c292:	4288      	cmp	r0, r1
 800c294:	d3f4      	bcc.n	800c280 <L_shift+0xc>
 800c296:	bd70      	pop	{r4, r5, r6, pc}

0800c298 <__match>:
 800c298:	b530      	push	{r4, r5, lr}
 800c29a:	6803      	ldr	r3, [r0, #0]
 800c29c:	780c      	ldrb	r4, [r1, #0]
 800c29e:	3301      	adds	r3, #1
 800c2a0:	2c00      	cmp	r4, #0
 800c2a2:	d102      	bne.n	800c2aa <__match+0x12>
 800c2a4:	6003      	str	r3, [r0, #0]
 800c2a6:	2001      	movs	r0, #1
 800c2a8:	bd30      	pop	{r4, r5, pc}
 800c2aa:	781a      	ldrb	r2, [r3, #0]
 800c2ac:	0015      	movs	r5, r2
 800c2ae:	3d41      	subs	r5, #65	; 0x41
 800c2b0:	2d19      	cmp	r5, #25
 800c2b2:	d800      	bhi.n	800c2b6 <__match+0x1e>
 800c2b4:	3220      	adds	r2, #32
 800c2b6:	3101      	adds	r1, #1
 800c2b8:	42a2      	cmp	r2, r4
 800c2ba:	d0ef      	beq.n	800c29c <__match+0x4>
 800c2bc:	2000      	movs	r0, #0
 800c2be:	e7f3      	b.n	800c2a8 <__match+0x10>

0800c2c0 <__hexnan>:
 800c2c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2c2:	680b      	ldr	r3, [r1, #0]
 800c2c4:	b08b      	sub	sp, #44	; 0x2c
 800c2c6:	9201      	str	r2, [sp, #4]
 800c2c8:	9901      	ldr	r1, [sp, #4]
 800c2ca:	115a      	asrs	r2, r3, #5
 800c2cc:	0092      	lsls	r2, r2, #2
 800c2ce:	188a      	adds	r2, r1, r2
 800c2d0:	9202      	str	r2, [sp, #8]
 800c2d2:	0019      	movs	r1, r3
 800c2d4:	221f      	movs	r2, #31
 800c2d6:	4011      	ands	r1, r2
 800c2d8:	9008      	str	r0, [sp, #32]
 800c2da:	9106      	str	r1, [sp, #24]
 800c2dc:	4213      	tst	r3, r2
 800c2de:	d002      	beq.n	800c2e6 <__hexnan+0x26>
 800c2e0:	9b02      	ldr	r3, [sp, #8]
 800c2e2:	3304      	adds	r3, #4
 800c2e4:	9302      	str	r3, [sp, #8]
 800c2e6:	9b02      	ldr	r3, [sp, #8]
 800c2e8:	2500      	movs	r5, #0
 800c2ea:	1f1f      	subs	r7, r3, #4
 800c2ec:	003e      	movs	r6, r7
 800c2ee:	003c      	movs	r4, r7
 800c2f0:	9b08      	ldr	r3, [sp, #32]
 800c2f2:	603d      	str	r5, [r7, #0]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	9507      	str	r5, [sp, #28]
 800c2f8:	9305      	str	r3, [sp, #20]
 800c2fa:	9503      	str	r5, [sp, #12]
 800c2fc:	9b05      	ldr	r3, [sp, #20]
 800c2fe:	3301      	adds	r3, #1
 800c300:	9309      	str	r3, [sp, #36]	; 0x24
 800c302:	9b05      	ldr	r3, [sp, #20]
 800c304:	785b      	ldrb	r3, [r3, #1]
 800c306:	9304      	str	r3, [sp, #16]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d028      	beq.n	800c35e <__hexnan+0x9e>
 800c30c:	9804      	ldr	r0, [sp, #16]
 800c30e:	f7ff fd78 	bl	800be02 <__hexdig_fun>
 800c312:	2800      	cmp	r0, #0
 800c314:	d154      	bne.n	800c3c0 <__hexnan+0x100>
 800c316:	9b04      	ldr	r3, [sp, #16]
 800c318:	2b20      	cmp	r3, #32
 800c31a:	d819      	bhi.n	800c350 <__hexnan+0x90>
 800c31c:	9b03      	ldr	r3, [sp, #12]
 800c31e:	9a07      	ldr	r2, [sp, #28]
 800c320:	4293      	cmp	r3, r2
 800c322:	dd12      	ble.n	800c34a <__hexnan+0x8a>
 800c324:	42b4      	cmp	r4, r6
 800c326:	d206      	bcs.n	800c336 <__hexnan+0x76>
 800c328:	2d07      	cmp	r5, #7
 800c32a:	dc04      	bgt.n	800c336 <__hexnan+0x76>
 800c32c:	002a      	movs	r2, r5
 800c32e:	0031      	movs	r1, r6
 800c330:	0020      	movs	r0, r4
 800c332:	f7ff ff9f 	bl	800c274 <L_shift>
 800c336:	9b01      	ldr	r3, [sp, #4]
 800c338:	2508      	movs	r5, #8
 800c33a:	429c      	cmp	r4, r3
 800c33c:	d905      	bls.n	800c34a <__hexnan+0x8a>
 800c33e:	1f26      	subs	r6, r4, #4
 800c340:	2500      	movs	r5, #0
 800c342:	0034      	movs	r4, r6
 800c344:	9b03      	ldr	r3, [sp, #12]
 800c346:	6035      	str	r5, [r6, #0]
 800c348:	9307      	str	r3, [sp, #28]
 800c34a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c34c:	9305      	str	r3, [sp, #20]
 800c34e:	e7d5      	b.n	800c2fc <__hexnan+0x3c>
 800c350:	9b04      	ldr	r3, [sp, #16]
 800c352:	2b29      	cmp	r3, #41	; 0x29
 800c354:	d159      	bne.n	800c40a <__hexnan+0x14a>
 800c356:	9b05      	ldr	r3, [sp, #20]
 800c358:	9a08      	ldr	r2, [sp, #32]
 800c35a:	3302      	adds	r3, #2
 800c35c:	6013      	str	r3, [r2, #0]
 800c35e:	9b03      	ldr	r3, [sp, #12]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d052      	beq.n	800c40a <__hexnan+0x14a>
 800c364:	42b4      	cmp	r4, r6
 800c366:	d206      	bcs.n	800c376 <__hexnan+0xb6>
 800c368:	2d07      	cmp	r5, #7
 800c36a:	dc04      	bgt.n	800c376 <__hexnan+0xb6>
 800c36c:	002a      	movs	r2, r5
 800c36e:	0031      	movs	r1, r6
 800c370:	0020      	movs	r0, r4
 800c372:	f7ff ff7f 	bl	800c274 <L_shift>
 800c376:	9b01      	ldr	r3, [sp, #4]
 800c378:	429c      	cmp	r4, r3
 800c37a:	d935      	bls.n	800c3e8 <__hexnan+0x128>
 800c37c:	001a      	movs	r2, r3
 800c37e:	0023      	movs	r3, r4
 800c380:	cb02      	ldmia	r3!, {r1}
 800c382:	c202      	stmia	r2!, {r1}
 800c384:	429f      	cmp	r7, r3
 800c386:	d2fb      	bcs.n	800c380 <__hexnan+0xc0>
 800c388:	9b02      	ldr	r3, [sp, #8]
 800c38a:	1c62      	adds	r2, r4, #1
 800c38c:	1ed9      	subs	r1, r3, #3
 800c38e:	2304      	movs	r3, #4
 800c390:	4291      	cmp	r1, r2
 800c392:	d305      	bcc.n	800c3a0 <__hexnan+0xe0>
 800c394:	9b02      	ldr	r3, [sp, #8]
 800c396:	3b04      	subs	r3, #4
 800c398:	1b1b      	subs	r3, r3, r4
 800c39a:	089b      	lsrs	r3, r3, #2
 800c39c:	3301      	adds	r3, #1
 800c39e:	009b      	lsls	r3, r3, #2
 800c3a0:	9a01      	ldr	r2, [sp, #4]
 800c3a2:	18d3      	adds	r3, r2, r3
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	c304      	stmia	r3!, {r2}
 800c3a8:	429f      	cmp	r7, r3
 800c3aa:	d2fc      	bcs.n	800c3a6 <__hexnan+0xe6>
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d104      	bne.n	800c3bc <__hexnan+0xfc>
 800c3b2:	9b01      	ldr	r3, [sp, #4]
 800c3b4:	429f      	cmp	r7, r3
 800c3b6:	d126      	bne.n	800c406 <__hexnan+0x146>
 800c3b8:	2301      	movs	r3, #1
 800c3ba:	603b      	str	r3, [r7, #0]
 800c3bc:	2005      	movs	r0, #5
 800c3be:	e025      	b.n	800c40c <__hexnan+0x14c>
 800c3c0:	9b03      	ldr	r3, [sp, #12]
 800c3c2:	3501      	adds	r5, #1
 800c3c4:	3301      	adds	r3, #1
 800c3c6:	9303      	str	r3, [sp, #12]
 800c3c8:	2d08      	cmp	r5, #8
 800c3ca:	dd06      	ble.n	800c3da <__hexnan+0x11a>
 800c3cc:	9b01      	ldr	r3, [sp, #4]
 800c3ce:	429c      	cmp	r4, r3
 800c3d0:	d9bb      	bls.n	800c34a <__hexnan+0x8a>
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	2501      	movs	r5, #1
 800c3d6:	3c04      	subs	r4, #4
 800c3d8:	6023      	str	r3, [r4, #0]
 800c3da:	220f      	movs	r2, #15
 800c3dc:	6823      	ldr	r3, [r4, #0]
 800c3de:	4010      	ands	r0, r2
 800c3e0:	011b      	lsls	r3, r3, #4
 800c3e2:	4303      	orrs	r3, r0
 800c3e4:	6023      	str	r3, [r4, #0]
 800c3e6:	e7b0      	b.n	800c34a <__hexnan+0x8a>
 800c3e8:	9b06      	ldr	r3, [sp, #24]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d0de      	beq.n	800c3ac <__hexnan+0xec>
 800c3ee:	2320      	movs	r3, #32
 800c3f0:	9a06      	ldr	r2, [sp, #24]
 800c3f2:	9902      	ldr	r1, [sp, #8]
 800c3f4:	1a9b      	subs	r3, r3, r2
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	4252      	negs	r2, r2
 800c3fa:	40da      	lsrs	r2, r3
 800c3fc:	3904      	subs	r1, #4
 800c3fe:	680b      	ldr	r3, [r1, #0]
 800c400:	4013      	ands	r3, r2
 800c402:	600b      	str	r3, [r1, #0]
 800c404:	e7d2      	b.n	800c3ac <__hexnan+0xec>
 800c406:	3f04      	subs	r7, #4
 800c408:	e7d0      	b.n	800c3ac <__hexnan+0xec>
 800c40a:	2004      	movs	r0, #4
 800c40c:	b00b      	add	sp, #44	; 0x2c
 800c40e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c410 <__ascii_mbtowc>:
 800c410:	b082      	sub	sp, #8
 800c412:	2900      	cmp	r1, #0
 800c414:	d100      	bne.n	800c418 <__ascii_mbtowc+0x8>
 800c416:	a901      	add	r1, sp, #4
 800c418:	1e10      	subs	r0, r2, #0
 800c41a:	d006      	beq.n	800c42a <__ascii_mbtowc+0x1a>
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d006      	beq.n	800c42e <__ascii_mbtowc+0x1e>
 800c420:	7813      	ldrb	r3, [r2, #0]
 800c422:	600b      	str	r3, [r1, #0]
 800c424:	7810      	ldrb	r0, [r2, #0]
 800c426:	1e43      	subs	r3, r0, #1
 800c428:	4198      	sbcs	r0, r3
 800c42a:	b002      	add	sp, #8
 800c42c:	4770      	bx	lr
 800c42e:	2002      	movs	r0, #2
 800c430:	4240      	negs	r0, r0
 800c432:	e7fa      	b.n	800c42a <__ascii_mbtowc+0x1a>

0800c434 <_Balloc>:
 800c434:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c436:	b570      	push	{r4, r5, r6, lr}
 800c438:	0006      	movs	r6, r0
 800c43a:	000c      	movs	r4, r1
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d012      	beq.n	800c466 <_Balloc+0x32>
 800c440:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800c442:	00a2      	lsls	r2, r4, #2
 800c444:	189b      	adds	r3, r3, r2
 800c446:	6818      	ldr	r0, [r3, #0]
 800c448:	2800      	cmp	r0, #0
 800c44a:	d115      	bne.n	800c478 <_Balloc+0x44>
 800c44c:	2101      	movs	r1, #1
 800c44e:	000d      	movs	r5, r1
 800c450:	40a5      	lsls	r5, r4
 800c452:	1d6a      	adds	r2, r5, #5
 800c454:	0030      	movs	r0, r6
 800c456:	0092      	lsls	r2, r2, #2
 800c458:	f003 face 	bl	800f9f8 <_calloc_r>
 800c45c:	2800      	cmp	r0, #0
 800c45e:	d009      	beq.n	800c474 <_Balloc+0x40>
 800c460:	6044      	str	r4, [r0, #4]
 800c462:	6085      	str	r5, [r0, #8]
 800c464:	e00a      	b.n	800c47c <_Balloc+0x48>
 800c466:	2221      	movs	r2, #33	; 0x21
 800c468:	2104      	movs	r1, #4
 800c46a:	f003 fac5 	bl	800f9f8 <_calloc_r>
 800c46e:	6470      	str	r0, [r6, #68]	; 0x44
 800c470:	2800      	cmp	r0, #0
 800c472:	d1e5      	bne.n	800c440 <_Balloc+0xc>
 800c474:	2000      	movs	r0, #0
 800c476:	bd70      	pop	{r4, r5, r6, pc}
 800c478:	6802      	ldr	r2, [r0, #0]
 800c47a:	601a      	str	r2, [r3, #0]
 800c47c:	2300      	movs	r3, #0
 800c47e:	6103      	str	r3, [r0, #16]
 800c480:	60c3      	str	r3, [r0, #12]
 800c482:	e7f8      	b.n	800c476 <_Balloc+0x42>

0800c484 <_Bfree>:
 800c484:	2900      	cmp	r1, #0
 800c486:	d006      	beq.n	800c496 <_Bfree+0x12>
 800c488:	684a      	ldr	r2, [r1, #4]
 800c48a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c48c:	0092      	lsls	r2, r2, #2
 800c48e:	189b      	adds	r3, r3, r2
 800c490:	681a      	ldr	r2, [r3, #0]
 800c492:	600a      	str	r2, [r1, #0]
 800c494:	6019      	str	r1, [r3, #0]
 800c496:	4770      	bx	lr

0800c498 <__multadd>:
 800c498:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c49a:	000e      	movs	r6, r1
 800c49c:	9001      	str	r0, [sp, #4]
 800c49e:	000c      	movs	r4, r1
 800c4a0:	001d      	movs	r5, r3
 800c4a2:	2000      	movs	r0, #0
 800c4a4:	690f      	ldr	r7, [r1, #16]
 800c4a6:	3614      	adds	r6, #20
 800c4a8:	6833      	ldr	r3, [r6, #0]
 800c4aa:	3001      	adds	r0, #1
 800c4ac:	b299      	uxth	r1, r3
 800c4ae:	4351      	muls	r1, r2
 800c4b0:	0c1b      	lsrs	r3, r3, #16
 800c4b2:	4353      	muls	r3, r2
 800c4b4:	1949      	adds	r1, r1, r5
 800c4b6:	0c0d      	lsrs	r5, r1, #16
 800c4b8:	195b      	adds	r3, r3, r5
 800c4ba:	0c1d      	lsrs	r5, r3, #16
 800c4bc:	b289      	uxth	r1, r1
 800c4be:	041b      	lsls	r3, r3, #16
 800c4c0:	185b      	adds	r3, r3, r1
 800c4c2:	c608      	stmia	r6!, {r3}
 800c4c4:	4287      	cmp	r7, r0
 800c4c6:	dcef      	bgt.n	800c4a8 <__multadd+0x10>
 800c4c8:	2d00      	cmp	r5, #0
 800c4ca:	d022      	beq.n	800c512 <__multadd+0x7a>
 800c4cc:	68a3      	ldr	r3, [r4, #8]
 800c4ce:	42bb      	cmp	r3, r7
 800c4d0:	dc19      	bgt.n	800c506 <__multadd+0x6e>
 800c4d2:	6861      	ldr	r1, [r4, #4]
 800c4d4:	9801      	ldr	r0, [sp, #4]
 800c4d6:	3101      	adds	r1, #1
 800c4d8:	f7ff ffac 	bl	800c434 <_Balloc>
 800c4dc:	1e06      	subs	r6, r0, #0
 800c4de:	d105      	bne.n	800c4ec <__multadd+0x54>
 800c4e0:	0032      	movs	r2, r6
 800c4e2:	21ba      	movs	r1, #186	; 0xba
 800c4e4:	4b0c      	ldr	r3, [pc, #48]	; (800c518 <__multadd+0x80>)
 800c4e6:	480d      	ldr	r0, [pc, #52]	; (800c51c <__multadd+0x84>)
 800c4e8:	f003 fa68 	bl	800f9bc <__assert_func>
 800c4ec:	0021      	movs	r1, r4
 800c4ee:	6922      	ldr	r2, [r4, #16]
 800c4f0:	310c      	adds	r1, #12
 800c4f2:	3202      	adds	r2, #2
 800c4f4:	0092      	lsls	r2, r2, #2
 800c4f6:	300c      	adds	r0, #12
 800c4f8:	f7ff fb01 	bl	800bafe <memcpy>
 800c4fc:	0021      	movs	r1, r4
 800c4fe:	9801      	ldr	r0, [sp, #4]
 800c500:	f7ff ffc0 	bl	800c484 <_Bfree>
 800c504:	0034      	movs	r4, r6
 800c506:	1d3b      	adds	r3, r7, #4
 800c508:	009b      	lsls	r3, r3, #2
 800c50a:	18e3      	adds	r3, r4, r3
 800c50c:	605d      	str	r5, [r3, #4]
 800c50e:	1c7b      	adds	r3, r7, #1
 800c510:	6123      	str	r3, [r4, #16]
 800c512:	0020      	movs	r0, r4
 800c514:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c516:	46c0      	nop			; (mov r8, r8)
 800c518:	08014141 	.word	0x08014141
 800c51c:	080141b2 	.word	0x080141b2

0800c520 <__s2b>:
 800c520:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c522:	0006      	movs	r6, r0
 800c524:	0018      	movs	r0, r3
 800c526:	000c      	movs	r4, r1
 800c528:	3008      	adds	r0, #8
 800c52a:	2109      	movs	r1, #9
 800c52c:	9301      	str	r3, [sp, #4]
 800c52e:	0015      	movs	r5, r2
 800c530:	f7f3 fe8e 	bl	8000250 <__divsi3>
 800c534:	2301      	movs	r3, #1
 800c536:	2100      	movs	r1, #0
 800c538:	4283      	cmp	r3, r0
 800c53a:	db0a      	blt.n	800c552 <__s2b+0x32>
 800c53c:	0030      	movs	r0, r6
 800c53e:	f7ff ff79 	bl	800c434 <_Balloc>
 800c542:	1e01      	subs	r1, r0, #0
 800c544:	d108      	bne.n	800c558 <__s2b+0x38>
 800c546:	000a      	movs	r2, r1
 800c548:	4b19      	ldr	r3, [pc, #100]	; (800c5b0 <__s2b+0x90>)
 800c54a:	481a      	ldr	r0, [pc, #104]	; (800c5b4 <__s2b+0x94>)
 800c54c:	31d3      	adds	r1, #211	; 0xd3
 800c54e:	f003 fa35 	bl	800f9bc <__assert_func>
 800c552:	005b      	lsls	r3, r3, #1
 800c554:	3101      	adds	r1, #1
 800c556:	e7ef      	b.n	800c538 <__s2b+0x18>
 800c558:	9b08      	ldr	r3, [sp, #32]
 800c55a:	6143      	str	r3, [r0, #20]
 800c55c:	2301      	movs	r3, #1
 800c55e:	6103      	str	r3, [r0, #16]
 800c560:	2d09      	cmp	r5, #9
 800c562:	dd18      	ble.n	800c596 <__s2b+0x76>
 800c564:	0023      	movs	r3, r4
 800c566:	3309      	adds	r3, #9
 800c568:	001f      	movs	r7, r3
 800c56a:	9300      	str	r3, [sp, #0]
 800c56c:	1964      	adds	r4, r4, r5
 800c56e:	783b      	ldrb	r3, [r7, #0]
 800c570:	220a      	movs	r2, #10
 800c572:	0030      	movs	r0, r6
 800c574:	3b30      	subs	r3, #48	; 0x30
 800c576:	f7ff ff8f 	bl	800c498 <__multadd>
 800c57a:	3701      	adds	r7, #1
 800c57c:	0001      	movs	r1, r0
 800c57e:	42a7      	cmp	r7, r4
 800c580:	d1f5      	bne.n	800c56e <__s2b+0x4e>
 800c582:	002c      	movs	r4, r5
 800c584:	9b00      	ldr	r3, [sp, #0]
 800c586:	3c08      	subs	r4, #8
 800c588:	191c      	adds	r4, r3, r4
 800c58a:	002f      	movs	r7, r5
 800c58c:	9b01      	ldr	r3, [sp, #4]
 800c58e:	429f      	cmp	r7, r3
 800c590:	db04      	blt.n	800c59c <__s2b+0x7c>
 800c592:	0008      	movs	r0, r1
 800c594:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c596:	2509      	movs	r5, #9
 800c598:	340a      	adds	r4, #10
 800c59a:	e7f6      	b.n	800c58a <__s2b+0x6a>
 800c59c:	1b63      	subs	r3, r4, r5
 800c59e:	5ddb      	ldrb	r3, [r3, r7]
 800c5a0:	220a      	movs	r2, #10
 800c5a2:	0030      	movs	r0, r6
 800c5a4:	3b30      	subs	r3, #48	; 0x30
 800c5a6:	f7ff ff77 	bl	800c498 <__multadd>
 800c5aa:	3701      	adds	r7, #1
 800c5ac:	0001      	movs	r1, r0
 800c5ae:	e7ed      	b.n	800c58c <__s2b+0x6c>
 800c5b0:	08014141 	.word	0x08014141
 800c5b4:	080141b2 	.word	0x080141b2

0800c5b8 <__hi0bits>:
 800c5b8:	0003      	movs	r3, r0
 800c5ba:	0c02      	lsrs	r2, r0, #16
 800c5bc:	2000      	movs	r0, #0
 800c5be:	4282      	cmp	r2, r0
 800c5c0:	d101      	bne.n	800c5c6 <__hi0bits+0xe>
 800c5c2:	041b      	lsls	r3, r3, #16
 800c5c4:	3010      	adds	r0, #16
 800c5c6:	0e1a      	lsrs	r2, r3, #24
 800c5c8:	d101      	bne.n	800c5ce <__hi0bits+0x16>
 800c5ca:	3008      	adds	r0, #8
 800c5cc:	021b      	lsls	r3, r3, #8
 800c5ce:	0f1a      	lsrs	r2, r3, #28
 800c5d0:	d101      	bne.n	800c5d6 <__hi0bits+0x1e>
 800c5d2:	3004      	adds	r0, #4
 800c5d4:	011b      	lsls	r3, r3, #4
 800c5d6:	0f9a      	lsrs	r2, r3, #30
 800c5d8:	d101      	bne.n	800c5de <__hi0bits+0x26>
 800c5da:	3002      	adds	r0, #2
 800c5dc:	009b      	lsls	r3, r3, #2
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	db03      	blt.n	800c5ea <__hi0bits+0x32>
 800c5e2:	3001      	adds	r0, #1
 800c5e4:	005b      	lsls	r3, r3, #1
 800c5e6:	d400      	bmi.n	800c5ea <__hi0bits+0x32>
 800c5e8:	2020      	movs	r0, #32
 800c5ea:	4770      	bx	lr

0800c5ec <__lo0bits>:
 800c5ec:	6803      	ldr	r3, [r0, #0]
 800c5ee:	0001      	movs	r1, r0
 800c5f0:	2207      	movs	r2, #7
 800c5f2:	0018      	movs	r0, r3
 800c5f4:	4010      	ands	r0, r2
 800c5f6:	4213      	tst	r3, r2
 800c5f8:	d00d      	beq.n	800c616 <__lo0bits+0x2a>
 800c5fa:	3a06      	subs	r2, #6
 800c5fc:	2000      	movs	r0, #0
 800c5fe:	4213      	tst	r3, r2
 800c600:	d105      	bne.n	800c60e <__lo0bits+0x22>
 800c602:	3002      	adds	r0, #2
 800c604:	4203      	tst	r3, r0
 800c606:	d003      	beq.n	800c610 <__lo0bits+0x24>
 800c608:	40d3      	lsrs	r3, r2
 800c60a:	0010      	movs	r0, r2
 800c60c:	600b      	str	r3, [r1, #0]
 800c60e:	4770      	bx	lr
 800c610:	089b      	lsrs	r3, r3, #2
 800c612:	600b      	str	r3, [r1, #0]
 800c614:	e7fb      	b.n	800c60e <__lo0bits+0x22>
 800c616:	b29a      	uxth	r2, r3
 800c618:	2a00      	cmp	r2, #0
 800c61a:	d101      	bne.n	800c620 <__lo0bits+0x34>
 800c61c:	2010      	movs	r0, #16
 800c61e:	0c1b      	lsrs	r3, r3, #16
 800c620:	b2da      	uxtb	r2, r3
 800c622:	2a00      	cmp	r2, #0
 800c624:	d101      	bne.n	800c62a <__lo0bits+0x3e>
 800c626:	3008      	adds	r0, #8
 800c628:	0a1b      	lsrs	r3, r3, #8
 800c62a:	071a      	lsls	r2, r3, #28
 800c62c:	d101      	bne.n	800c632 <__lo0bits+0x46>
 800c62e:	3004      	adds	r0, #4
 800c630:	091b      	lsrs	r3, r3, #4
 800c632:	079a      	lsls	r2, r3, #30
 800c634:	d101      	bne.n	800c63a <__lo0bits+0x4e>
 800c636:	3002      	adds	r0, #2
 800c638:	089b      	lsrs	r3, r3, #2
 800c63a:	07da      	lsls	r2, r3, #31
 800c63c:	d4e9      	bmi.n	800c612 <__lo0bits+0x26>
 800c63e:	3001      	adds	r0, #1
 800c640:	085b      	lsrs	r3, r3, #1
 800c642:	d1e6      	bne.n	800c612 <__lo0bits+0x26>
 800c644:	2020      	movs	r0, #32
 800c646:	e7e2      	b.n	800c60e <__lo0bits+0x22>

0800c648 <__i2b>:
 800c648:	b510      	push	{r4, lr}
 800c64a:	000c      	movs	r4, r1
 800c64c:	2101      	movs	r1, #1
 800c64e:	f7ff fef1 	bl	800c434 <_Balloc>
 800c652:	2800      	cmp	r0, #0
 800c654:	d107      	bne.n	800c666 <__i2b+0x1e>
 800c656:	2146      	movs	r1, #70	; 0x46
 800c658:	4c05      	ldr	r4, [pc, #20]	; (800c670 <__i2b+0x28>)
 800c65a:	0002      	movs	r2, r0
 800c65c:	4b05      	ldr	r3, [pc, #20]	; (800c674 <__i2b+0x2c>)
 800c65e:	0020      	movs	r0, r4
 800c660:	31ff      	adds	r1, #255	; 0xff
 800c662:	f003 f9ab 	bl	800f9bc <__assert_func>
 800c666:	2301      	movs	r3, #1
 800c668:	6144      	str	r4, [r0, #20]
 800c66a:	6103      	str	r3, [r0, #16]
 800c66c:	bd10      	pop	{r4, pc}
 800c66e:	46c0      	nop			; (mov r8, r8)
 800c670:	080141b2 	.word	0x080141b2
 800c674:	08014141 	.word	0x08014141

0800c678 <__multiply>:
 800c678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c67a:	0015      	movs	r5, r2
 800c67c:	690a      	ldr	r2, [r1, #16]
 800c67e:	692b      	ldr	r3, [r5, #16]
 800c680:	000c      	movs	r4, r1
 800c682:	b08b      	sub	sp, #44	; 0x2c
 800c684:	429a      	cmp	r2, r3
 800c686:	da01      	bge.n	800c68c <__multiply+0x14>
 800c688:	002c      	movs	r4, r5
 800c68a:	000d      	movs	r5, r1
 800c68c:	6927      	ldr	r7, [r4, #16]
 800c68e:	692e      	ldr	r6, [r5, #16]
 800c690:	6861      	ldr	r1, [r4, #4]
 800c692:	19bb      	adds	r3, r7, r6
 800c694:	9303      	str	r3, [sp, #12]
 800c696:	68a3      	ldr	r3, [r4, #8]
 800c698:	19ba      	adds	r2, r7, r6
 800c69a:	4293      	cmp	r3, r2
 800c69c:	da00      	bge.n	800c6a0 <__multiply+0x28>
 800c69e:	3101      	adds	r1, #1
 800c6a0:	f7ff fec8 	bl	800c434 <_Balloc>
 800c6a4:	9002      	str	r0, [sp, #8]
 800c6a6:	2800      	cmp	r0, #0
 800c6a8:	d106      	bne.n	800c6b8 <__multiply+0x40>
 800c6aa:	21b1      	movs	r1, #177	; 0xb1
 800c6ac:	4b48      	ldr	r3, [pc, #288]	; (800c7d0 <__multiply+0x158>)
 800c6ae:	4849      	ldr	r0, [pc, #292]	; (800c7d4 <__multiply+0x15c>)
 800c6b0:	9a02      	ldr	r2, [sp, #8]
 800c6b2:	0049      	lsls	r1, r1, #1
 800c6b4:	f003 f982 	bl	800f9bc <__assert_func>
 800c6b8:	9b02      	ldr	r3, [sp, #8]
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	3314      	adds	r3, #20
 800c6be:	469c      	mov	ip, r3
 800c6c0:	19bb      	adds	r3, r7, r6
 800c6c2:	009b      	lsls	r3, r3, #2
 800c6c4:	4463      	add	r3, ip
 800c6c6:	9304      	str	r3, [sp, #16]
 800c6c8:	4663      	mov	r3, ip
 800c6ca:	9904      	ldr	r1, [sp, #16]
 800c6cc:	428b      	cmp	r3, r1
 800c6ce:	d32a      	bcc.n	800c726 <__multiply+0xae>
 800c6d0:	0023      	movs	r3, r4
 800c6d2:	00bf      	lsls	r7, r7, #2
 800c6d4:	3314      	adds	r3, #20
 800c6d6:	3514      	adds	r5, #20
 800c6d8:	9308      	str	r3, [sp, #32]
 800c6da:	00b6      	lsls	r6, r6, #2
 800c6dc:	19db      	adds	r3, r3, r7
 800c6de:	9305      	str	r3, [sp, #20]
 800c6e0:	19ab      	adds	r3, r5, r6
 800c6e2:	9309      	str	r3, [sp, #36]	; 0x24
 800c6e4:	2304      	movs	r3, #4
 800c6e6:	9306      	str	r3, [sp, #24]
 800c6e8:	0023      	movs	r3, r4
 800c6ea:	9a05      	ldr	r2, [sp, #20]
 800c6ec:	3315      	adds	r3, #21
 800c6ee:	9501      	str	r5, [sp, #4]
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	d305      	bcc.n	800c700 <__multiply+0x88>
 800c6f4:	1b13      	subs	r3, r2, r4
 800c6f6:	3b15      	subs	r3, #21
 800c6f8:	089b      	lsrs	r3, r3, #2
 800c6fa:	3301      	adds	r3, #1
 800c6fc:	009b      	lsls	r3, r3, #2
 800c6fe:	9306      	str	r3, [sp, #24]
 800c700:	9b01      	ldr	r3, [sp, #4]
 800c702:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c704:	4293      	cmp	r3, r2
 800c706:	d310      	bcc.n	800c72a <__multiply+0xb2>
 800c708:	9b03      	ldr	r3, [sp, #12]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	dd05      	ble.n	800c71a <__multiply+0xa2>
 800c70e:	9b04      	ldr	r3, [sp, #16]
 800c710:	3b04      	subs	r3, #4
 800c712:	9304      	str	r3, [sp, #16]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d056      	beq.n	800c7c8 <__multiply+0x150>
 800c71a:	9b02      	ldr	r3, [sp, #8]
 800c71c:	9a03      	ldr	r2, [sp, #12]
 800c71e:	0018      	movs	r0, r3
 800c720:	611a      	str	r2, [r3, #16]
 800c722:	b00b      	add	sp, #44	; 0x2c
 800c724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c726:	c304      	stmia	r3!, {r2}
 800c728:	e7cf      	b.n	800c6ca <__multiply+0x52>
 800c72a:	9b01      	ldr	r3, [sp, #4]
 800c72c:	6818      	ldr	r0, [r3, #0]
 800c72e:	b280      	uxth	r0, r0
 800c730:	2800      	cmp	r0, #0
 800c732:	d01e      	beq.n	800c772 <__multiply+0xfa>
 800c734:	4667      	mov	r7, ip
 800c736:	2500      	movs	r5, #0
 800c738:	9e08      	ldr	r6, [sp, #32]
 800c73a:	ce02      	ldmia	r6!, {r1}
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	9307      	str	r3, [sp, #28]
 800c740:	b28b      	uxth	r3, r1
 800c742:	4343      	muls	r3, r0
 800c744:	001a      	movs	r2, r3
 800c746:	466b      	mov	r3, sp
 800c748:	8b9b      	ldrh	r3, [r3, #28]
 800c74a:	18d3      	adds	r3, r2, r3
 800c74c:	195b      	adds	r3, r3, r5
 800c74e:	0c0d      	lsrs	r5, r1, #16
 800c750:	4345      	muls	r5, r0
 800c752:	9a07      	ldr	r2, [sp, #28]
 800c754:	0c11      	lsrs	r1, r2, #16
 800c756:	1869      	adds	r1, r5, r1
 800c758:	0c1a      	lsrs	r2, r3, #16
 800c75a:	188a      	adds	r2, r1, r2
 800c75c:	b29b      	uxth	r3, r3
 800c75e:	0c15      	lsrs	r5, r2, #16
 800c760:	0412      	lsls	r2, r2, #16
 800c762:	431a      	orrs	r2, r3
 800c764:	9b05      	ldr	r3, [sp, #20]
 800c766:	c704      	stmia	r7!, {r2}
 800c768:	42b3      	cmp	r3, r6
 800c76a:	d8e6      	bhi.n	800c73a <__multiply+0xc2>
 800c76c:	4663      	mov	r3, ip
 800c76e:	9a06      	ldr	r2, [sp, #24]
 800c770:	509d      	str	r5, [r3, r2]
 800c772:	9b01      	ldr	r3, [sp, #4]
 800c774:	6818      	ldr	r0, [r3, #0]
 800c776:	0c00      	lsrs	r0, r0, #16
 800c778:	d020      	beq.n	800c7bc <__multiply+0x144>
 800c77a:	4663      	mov	r3, ip
 800c77c:	0025      	movs	r5, r4
 800c77e:	4661      	mov	r1, ip
 800c780:	2700      	movs	r7, #0
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	3514      	adds	r5, #20
 800c786:	682a      	ldr	r2, [r5, #0]
 800c788:	680e      	ldr	r6, [r1, #0]
 800c78a:	b292      	uxth	r2, r2
 800c78c:	4342      	muls	r2, r0
 800c78e:	0c36      	lsrs	r6, r6, #16
 800c790:	1992      	adds	r2, r2, r6
 800c792:	19d2      	adds	r2, r2, r7
 800c794:	0416      	lsls	r6, r2, #16
 800c796:	b29b      	uxth	r3, r3
 800c798:	431e      	orrs	r6, r3
 800c79a:	600e      	str	r6, [r1, #0]
 800c79c:	cd40      	ldmia	r5!, {r6}
 800c79e:	684b      	ldr	r3, [r1, #4]
 800c7a0:	0c36      	lsrs	r6, r6, #16
 800c7a2:	4346      	muls	r6, r0
 800c7a4:	b29b      	uxth	r3, r3
 800c7a6:	0c12      	lsrs	r2, r2, #16
 800c7a8:	18f3      	adds	r3, r6, r3
 800c7aa:	189b      	adds	r3, r3, r2
 800c7ac:	9a05      	ldr	r2, [sp, #20]
 800c7ae:	0c1f      	lsrs	r7, r3, #16
 800c7b0:	3104      	adds	r1, #4
 800c7b2:	42aa      	cmp	r2, r5
 800c7b4:	d8e7      	bhi.n	800c786 <__multiply+0x10e>
 800c7b6:	4662      	mov	r2, ip
 800c7b8:	9906      	ldr	r1, [sp, #24]
 800c7ba:	5053      	str	r3, [r2, r1]
 800c7bc:	9b01      	ldr	r3, [sp, #4]
 800c7be:	3304      	adds	r3, #4
 800c7c0:	9301      	str	r3, [sp, #4]
 800c7c2:	2304      	movs	r3, #4
 800c7c4:	449c      	add	ip, r3
 800c7c6:	e79b      	b.n	800c700 <__multiply+0x88>
 800c7c8:	9b03      	ldr	r3, [sp, #12]
 800c7ca:	3b01      	subs	r3, #1
 800c7cc:	9303      	str	r3, [sp, #12]
 800c7ce:	e79b      	b.n	800c708 <__multiply+0x90>
 800c7d0:	08014141 	.word	0x08014141
 800c7d4:	080141b2 	.word	0x080141b2

0800c7d8 <__pow5mult>:
 800c7d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7da:	2303      	movs	r3, #3
 800c7dc:	0015      	movs	r5, r2
 800c7de:	0007      	movs	r7, r0
 800c7e0:	000e      	movs	r6, r1
 800c7e2:	401a      	ands	r2, r3
 800c7e4:	421d      	tst	r5, r3
 800c7e6:	d008      	beq.n	800c7fa <__pow5mult+0x22>
 800c7e8:	491a      	ldr	r1, [pc, #104]	; (800c854 <__pow5mult+0x7c>)
 800c7ea:	3a01      	subs	r2, #1
 800c7ec:	0092      	lsls	r2, r2, #2
 800c7ee:	5852      	ldr	r2, [r2, r1]
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	0031      	movs	r1, r6
 800c7f4:	f7ff fe50 	bl	800c498 <__multadd>
 800c7f8:	0006      	movs	r6, r0
 800c7fa:	10ad      	asrs	r5, r5, #2
 800c7fc:	d027      	beq.n	800c84e <__pow5mult+0x76>
 800c7fe:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800c800:	2c00      	cmp	r4, #0
 800c802:	d107      	bne.n	800c814 <__pow5mult+0x3c>
 800c804:	0038      	movs	r0, r7
 800c806:	4914      	ldr	r1, [pc, #80]	; (800c858 <__pow5mult+0x80>)
 800c808:	f7ff ff1e 	bl	800c648 <__i2b>
 800c80c:	2300      	movs	r3, #0
 800c80e:	0004      	movs	r4, r0
 800c810:	6438      	str	r0, [r7, #64]	; 0x40
 800c812:	6003      	str	r3, [r0, #0]
 800c814:	2301      	movs	r3, #1
 800c816:	421d      	tst	r5, r3
 800c818:	d00a      	beq.n	800c830 <__pow5mult+0x58>
 800c81a:	0031      	movs	r1, r6
 800c81c:	0022      	movs	r2, r4
 800c81e:	0038      	movs	r0, r7
 800c820:	f7ff ff2a 	bl	800c678 <__multiply>
 800c824:	0031      	movs	r1, r6
 800c826:	9001      	str	r0, [sp, #4]
 800c828:	0038      	movs	r0, r7
 800c82a:	f7ff fe2b 	bl	800c484 <_Bfree>
 800c82e:	9e01      	ldr	r6, [sp, #4]
 800c830:	106d      	asrs	r5, r5, #1
 800c832:	d00c      	beq.n	800c84e <__pow5mult+0x76>
 800c834:	6820      	ldr	r0, [r4, #0]
 800c836:	2800      	cmp	r0, #0
 800c838:	d107      	bne.n	800c84a <__pow5mult+0x72>
 800c83a:	0022      	movs	r2, r4
 800c83c:	0021      	movs	r1, r4
 800c83e:	0038      	movs	r0, r7
 800c840:	f7ff ff1a 	bl	800c678 <__multiply>
 800c844:	2300      	movs	r3, #0
 800c846:	6020      	str	r0, [r4, #0]
 800c848:	6003      	str	r3, [r0, #0]
 800c84a:	0004      	movs	r4, r0
 800c84c:	e7e2      	b.n	800c814 <__pow5mult+0x3c>
 800c84e:	0030      	movs	r0, r6
 800c850:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c852:	46c0      	nop			; (mov r8, r8)
 800c854:	08014300 	.word	0x08014300
 800c858:	00000271 	.word	0x00000271

0800c85c <__lshift>:
 800c85c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c85e:	000c      	movs	r4, r1
 800c860:	0017      	movs	r7, r2
 800c862:	6923      	ldr	r3, [r4, #16]
 800c864:	1155      	asrs	r5, r2, #5
 800c866:	b087      	sub	sp, #28
 800c868:	18eb      	adds	r3, r5, r3
 800c86a:	9302      	str	r3, [sp, #8]
 800c86c:	3301      	adds	r3, #1
 800c86e:	9301      	str	r3, [sp, #4]
 800c870:	6849      	ldr	r1, [r1, #4]
 800c872:	68a3      	ldr	r3, [r4, #8]
 800c874:	9004      	str	r0, [sp, #16]
 800c876:	9a01      	ldr	r2, [sp, #4]
 800c878:	4293      	cmp	r3, r2
 800c87a:	db10      	blt.n	800c89e <__lshift+0x42>
 800c87c:	9804      	ldr	r0, [sp, #16]
 800c87e:	f7ff fdd9 	bl	800c434 <_Balloc>
 800c882:	2300      	movs	r3, #0
 800c884:	0002      	movs	r2, r0
 800c886:	0006      	movs	r6, r0
 800c888:	0019      	movs	r1, r3
 800c88a:	3214      	adds	r2, #20
 800c88c:	4298      	cmp	r0, r3
 800c88e:	d10c      	bne.n	800c8aa <__lshift+0x4e>
 800c890:	31df      	adds	r1, #223	; 0xdf
 800c892:	0032      	movs	r2, r6
 800c894:	4b26      	ldr	r3, [pc, #152]	; (800c930 <__lshift+0xd4>)
 800c896:	4827      	ldr	r0, [pc, #156]	; (800c934 <__lshift+0xd8>)
 800c898:	31ff      	adds	r1, #255	; 0xff
 800c89a:	f003 f88f 	bl	800f9bc <__assert_func>
 800c89e:	3101      	adds	r1, #1
 800c8a0:	005b      	lsls	r3, r3, #1
 800c8a2:	e7e8      	b.n	800c876 <__lshift+0x1a>
 800c8a4:	0098      	lsls	r0, r3, #2
 800c8a6:	5011      	str	r1, [r2, r0]
 800c8a8:	3301      	adds	r3, #1
 800c8aa:	42ab      	cmp	r3, r5
 800c8ac:	dbfa      	blt.n	800c8a4 <__lshift+0x48>
 800c8ae:	43eb      	mvns	r3, r5
 800c8b0:	17db      	asrs	r3, r3, #31
 800c8b2:	401d      	ands	r5, r3
 800c8b4:	211f      	movs	r1, #31
 800c8b6:	0023      	movs	r3, r4
 800c8b8:	0038      	movs	r0, r7
 800c8ba:	00ad      	lsls	r5, r5, #2
 800c8bc:	1955      	adds	r5, r2, r5
 800c8be:	6922      	ldr	r2, [r4, #16]
 800c8c0:	3314      	adds	r3, #20
 800c8c2:	0092      	lsls	r2, r2, #2
 800c8c4:	4008      	ands	r0, r1
 800c8c6:	4684      	mov	ip, r0
 800c8c8:	189a      	adds	r2, r3, r2
 800c8ca:	420f      	tst	r7, r1
 800c8cc:	d02a      	beq.n	800c924 <__lshift+0xc8>
 800c8ce:	3101      	adds	r1, #1
 800c8d0:	1a09      	subs	r1, r1, r0
 800c8d2:	9105      	str	r1, [sp, #20]
 800c8d4:	2100      	movs	r1, #0
 800c8d6:	9503      	str	r5, [sp, #12]
 800c8d8:	4667      	mov	r7, ip
 800c8da:	6818      	ldr	r0, [r3, #0]
 800c8dc:	40b8      	lsls	r0, r7
 800c8de:	4308      	orrs	r0, r1
 800c8e0:	9903      	ldr	r1, [sp, #12]
 800c8e2:	c101      	stmia	r1!, {r0}
 800c8e4:	9103      	str	r1, [sp, #12]
 800c8e6:	9805      	ldr	r0, [sp, #20]
 800c8e8:	cb02      	ldmia	r3!, {r1}
 800c8ea:	40c1      	lsrs	r1, r0
 800c8ec:	429a      	cmp	r2, r3
 800c8ee:	d8f3      	bhi.n	800c8d8 <__lshift+0x7c>
 800c8f0:	0020      	movs	r0, r4
 800c8f2:	3015      	adds	r0, #21
 800c8f4:	2304      	movs	r3, #4
 800c8f6:	4282      	cmp	r2, r0
 800c8f8:	d304      	bcc.n	800c904 <__lshift+0xa8>
 800c8fa:	1b13      	subs	r3, r2, r4
 800c8fc:	3b15      	subs	r3, #21
 800c8fe:	089b      	lsrs	r3, r3, #2
 800c900:	3301      	adds	r3, #1
 800c902:	009b      	lsls	r3, r3, #2
 800c904:	50e9      	str	r1, [r5, r3]
 800c906:	2900      	cmp	r1, #0
 800c908:	d002      	beq.n	800c910 <__lshift+0xb4>
 800c90a:	9b02      	ldr	r3, [sp, #8]
 800c90c:	3302      	adds	r3, #2
 800c90e:	9301      	str	r3, [sp, #4]
 800c910:	9b01      	ldr	r3, [sp, #4]
 800c912:	9804      	ldr	r0, [sp, #16]
 800c914:	3b01      	subs	r3, #1
 800c916:	0021      	movs	r1, r4
 800c918:	6133      	str	r3, [r6, #16]
 800c91a:	f7ff fdb3 	bl	800c484 <_Bfree>
 800c91e:	0030      	movs	r0, r6
 800c920:	b007      	add	sp, #28
 800c922:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c924:	cb02      	ldmia	r3!, {r1}
 800c926:	c502      	stmia	r5!, {r1}
 800c928:	429a      	cmp	r2, r3
 800c92a:	d8fb      	bhi.n	800c924 <__lshift+0xc8>
 800c92c:	e7f0      	b.n	800c910 <__lshift+0xb4>
 800c92e:	46c0      	nop			; (mov r8, r8)
 800c930:	08014141 	.word	0x08014141
 800c934:	080141b2 	.word	0x080141b2

0800c938 <__mcmp>:
 800c938:	b530      	push	{r4, r5, lr}
 800c93a:	690b      	ldr	r3, [r1, #16]
 800c93c:	6904      	ldr	r4, [r0, #16]
 800c93e:	0002      	movs	r2, r0
 800c940:	1ae0      	subs	r0, r4, r3
 800c942:	429c      	cmp	r4, r3
 800c944:	d10e      	bne.n	800c964 <__mcmp+0x2c>
 800c946:	3214      	adds	r2, #20
 800c948:	009b      	lsls	r3, r3, #2
 800c94a:	3114      	adds	r1, #20
 800c94c:	0014      	movs	r4, r2
 800c94e:	18c9      	adds	r1, r1, r3
 800c950:	18d2      	adds	r2, r2, r3
 800c952:	3a04      	subs	r2, #4
 800c954:	3904      	subs	r1, #4
 800c956:	6815      	ldr	r5, [r2, #0]
 800c958:	680b      	ldr	r3, [r1, #0]
 800c95a:	429d      	cmp	r5, r3
 800c95c:	d003      	beq.n	800c966 <__mcmp+0x2e>
 800c95e:	2001      	movs	r0, #1
 800c960:	429d      	cmp	r5, r3
 800c962:	d303      	bcc.n	800c96c <__mcmp+0x34>
 800c964:	bd30      	pop	{r4, r5, pc}
 800c966:	4294      	cmp	r4, r2
 800c968:	d3f3      	bcc.n	800c952 <__mcmp+0x1a>
 800c96a:	e7fb      	b.n	800c964 <__mcmp+0x2c>
 800c96c:	4240      	negs	r0, r0
 800c96e:	e7f9      	b.n	800c964 <__mcmp+0x2c>

0800c970 <__mdiff>:
 800c970:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c972:	000e      	movs	r6, r1
 800c974:	0007      	movs	r7, r0
 800c976:	0011      	movs	r1, r2
 800c978:	0030      	movs	r0, r6
 800c97a:	b087      	sub	sp, #28
 800c97c:	0014      	movs	r4, r2
 800c97e:	f7ff ffdb 	bl	800c938 <__mcmp>
 800c982:	1e05      	subs	r5, r0, #0
 800c984:	d110      	bne.n	800c9a8 <__mdiff+0x38>
 800c986:	0001      	movs	r1, r0
 800c988:	0038      	movs	r0, r7
 800c98a:	f7ff fd53 	bl	800c434 <_Balloc>
 800c98e:	1e02      	subs	r2, r0, #0
 800c990:	d104      	bne.n	800c99c <__mdiff+0x2c>
 800c992:	4b3f      	ldr	r3, [pc, #252]	; (800ca90 <__mdiff+0x120>)
 800c994:	483f      	ldr	r0, [pc, #252]	; (800ca94 <__mdiff+0x124>)
 800c996:	4940      	ldr	r1, [pc, #256]	; (800ca98 <__mdiff+0x128>)
 800c998:	f003 f810 	bl	800f9bc <__assert_func>
 800c99c:	2301      	movs	r3, #1
 800c99e:	6145      	str	r5, [r0, #20]
 800c9a0:	6103      	str	r3, [r0, #16]
 800c9a2:	0010      	movs	r0, r2
 800c9a4:	b007      	add	sp, #28
 800c9a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	9301      	str	r3, [sp, #4]
 800c9ac:	2800      	cmp	r0, #0
 800c9ae:	db04      	blt.n	800c9ba <__mdiff+0x4a>
 800c9b0:	0023      	movs	r3, r4
 800c9b2:	0034      	movs	r4, r6
 800c9b4:	001e      	movs	r6, r3
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	9301      	str	r3, [sp, #4]
 800c9ba:	0038      	movs	r0, r7
 800c9bc:	6861      	ldr	r1, [r4, #4]
 800c9be:	f7ff fd39 	bl	800c434 <_Balloc>
 800c9c2:	1e02      	subs	r2, r0, #0
 800c9c4:	d103      	bne.n	800c9ce <__mdiff+0x5e>
 800c9c6:	4b32      	ldr	r3, [pc, #200]	; (800ca90 <__mdiff+0x120>)
 800c9c8:	4832      	ldr	r0, [pc, #200]	; (800ca94 <__mdiff+0x124>)
 800c9ca:	4934      	ldr	r1, [pc, #208]	; (800ca9c <__mdiff+0x12c>)
 800c9cc:	e7e4      	b.n	800c998 <__mdiff+0x28>
 800c9ce:	9b01      	ldr	r3, [sp, #4]
 800c9d0:	2700      	movs	r7, #0
 800c9d2:	60c3      	str	r3, [r0, #12]
 800c9d4:	6920      	ldr	r0, [r4, #16]
 800c9d6:	3414      	adds	r4, #20
 800c9d8:	0083      	lsls	r3, r0, #2
 800c9da:	18e3      	adds	r3, r4, r3
 800c9dc:	0021      	movs	r1, r4
 800c9de:	9401      	str	r4, [sp, #4]
 800c9e0:	0034      	movs	r4, r6
 800c9e2:	9302      	str	r3, [sp, #8]
 800c9e4:	6933      	ldr	r3, [r6, #16]
 800c9e6:	3414      	adds	r4, #20
 800c9e8:	009b      	lsls	r3, r3, #2
 800c9ea:	18e3      	adds	r3, r4, r3
 800c9ec:	9303      	str	r3, [sp, #12]
 800c9ee:	0013      	movs	r3, r2
 800c9f0:	3314      	adds	r3, #20
 800c9f2:	469c      	mov	ip, r3
 800c9f4:	9305      	str	r3, [sp, #20]
 800c9f6:	9104      	str	r1, [sp, #16]
 800c9f8:	9b04      	ldr	r3, [sp, #16]
 800c9fa:	cc02      	ldmia	r4!, {r1}
 800c9fc:	cb20      	ldmia	r3!, {r5}
 800c9fe:	9304      	str	r3, [sp, #16]
 800ca00:	b2ab      	uxth	r3, r5
 800ca02:	19df      	adds	r7, r3, r7
 800ca04:	b28b      	uxth	r3, r1
 800ca06:	1afb      	subs	r3, r7, r3
 800ca08:	0c09      	lsrs	r1, r1, #16
 800ca0a:	0c2d      	lsrs	r5, r5, #16
 800ca0c:	1a6d      	subs	r5, r5, r1
 800ca0e:	1419      	asrs	r1, r3, #16
 800ca10:	1869      	adds	r1, r5, r1
 800ca12:	b29b      	uxth	r3, r3
 800ca14:	140f      	asrs	r7, r1, #16
 800ca16:	0409      	lsls	r1, r1, #16
 800ca18:	4319      	orrs	r1, r3
 800ca1a:	4663      	mov	r3, ip
 800ca1c:	c302      	stmia	r3!, {r1}
 800ca1e:	469c      	mov	ip, r3
 800ca20:	9b03      	ldr	r3, [sp, #12]
 800ca22:	42a3      	cmp	r3, r4
 800ca24:	d8e8      	bhi.n	800c9f8 <__mdiff+0x88>
 800ca26:	0031      	movs	r1, r6
 800ca28:	9c03      	ldr	r4, [sp, #12]
 800ca2a:	3115      	adds	r1, #21
 800ca2c:	2304      	movs	r3, #4
 800ca2e:	428c      	cmp	r4, r1
 800ca30:	d304      	bcc.n	800ca3c <__mdiff+0xcc>
 800ca32:	1ba3      	subs	r3, r4, r6
 800ca34:	3b15      	subs	r3, #21
 800ca36:	089b      	lsrs	r3, r3, #2
 800ca38:	3301      	adds	r3, #1
 800ca3a:	009b      	lsls	r3, r3, #2
 800ca3c:	9901      	ldr	r1, [sp, #4]
 800ca3e:	18cd      	adds	r5, r1, r3
 800ca40:	9905      	ldr	r1, [sp, #20]
 800ca42:	002e      	movs	r6, r5
 800ca44:	18cb      	adds	r3, r1, r3
 800ca46:	469c      	mov	ip, r3
 800ca48:	9902      	ldr	r1, [sp, #8]
 800ca4a:	428e      	cmp	r6, r1
 800ca4c:	d310      	bcc.n	800ca70 <__mdiff+0x100>
 800ca4e:	9e02      	ldr	r6, [sp, #8]
 800ca50:	1ee9      	subs	r1, r5, #3
 800ca52:	2400      	movs	r4, #0
 800ca54:	428e      	cmp	r6, r1
 800ca56:	d304      	bcc.n	800ca62 <__mdiff+0xf2>
 800ca58:	0031      	movs	r1, r6
 800ca5a:	3103      	adds	r1, #3
 800ca5c:	1b49      	subs	r1, r1, r5
 800ca5e:	0889      	lsrs	r1, r1, #2
 800ca60:	008c      	lsls	r4, r1, #2
 800ca62:	191b      	adds	r3, r3, r4
 800ca64:	3b04      	subs	r3, #4
 800ca66:	6819      	ldr	r1, [r3, #0]
 800ca68:	2900      	cmp	r1, #0
 800ca6a:	d00f      	beq.n	800ca8c <__mdiff+0x11c>
 800ca6c:	6110      	str	r0, [r2, #16]
 800ca6e:	e798      	b.n	800c9a2 <__mdiff+0x32>
 800ca70:	ce02      	ldmia	r6!, {r1}
 800ca72:	b28c      	uxth	r4, r1
 800ca74:	19e4      	adds	r4, r4, r7
 800ca76:	0c0f      	lsrs	r7, r1, #16
 800ca78:	1421      	asrs	r1, r4, #16
 800ca7a:	1879      	adds	r1, r7, r1
 800ca7c:	b2a4      	uxth	r4, r4
 800ca7e:	140f      	asrs	r7, r1, #16
 800ca80:	0409      	lsls	r1, r1, #16
 800ca82:	4321      	orrs	r1, r4
 800ca84:	4664      	mov	r4, ip
 800ca86:	c402      	stmia	r4!, {r1}
 800ca88:	46a4      	mov	ip, r4
 800ca8a:	e7dd      	b.n	800ca48 <__mdiff+0xd8>
 800ca8c:	3801      	subs	r0, #1
 800ca8e:	e7e9      	b.n	800ca64 <__mdiff+0xf4>
 800ca90:	08014141 	.word	0x08014141
 800ca94:	080141b2 	.word	0x080141b2
 800ca98:	00000237 	.word	0x00000237
 800ca9c:	00000245 	.word	0x00000245

0800caa0 <__ulp>:
 800caa0:	2000      	movs	r0, #0
 800caa2:	4b0b      	ldr	r3, [pc, #44]	; (800cad0 <__ulp+0x30>)
 800caa4:	4019      	ands	r1, r3
 800caa6:	4b0b      	ldr	r3, [pc, #44]	; (800cad4 <__ulp+0x34>)
 800caa8:	18c9      	adds	r1, r1, r3
 800caaa:	4281      	cmp	r1, r0
 800caac:	dc06      	bgt.n	800cabc <__ulp+0x1c>
 800caae:	4249      	negs	r1, r1
 800cab0:	150b      	asrs	r3, r1, #20
 800cab2:	2b13      	cmp	r3, #19
 800cab4:	dc03      	bgt.n	800cabe <__ulp+0x1e>
 800cab6:	2180      	movs	r1, #128	; 0x80
 800cab8:	0309      	lsls	r1, r1, #12
 800caba:	4119      	asrs	r1, r3
 800cabc:	4770      	bx	lr
 800cabe:	3b14      	subs	r3, #20
 800cac0:	2001      	movs	r0, #1
 800cac2:	2b1e      	cmp	r3, #30
 800cac4:	dc02      	bgt.n	800cacc <__ulp+0x2c>
 800cac6:	2080      	movs	r0, #128	; 0x80
 800cac8:	0600      	lsls	r0, r0, #24
 800caca:	40d8      	lsrs	r0, r3
 800cacc:	2100      	movs	r1, #0
 800cace:	e7f5      	b.n	800cabc <__ulp+0x1c>
 800cad0:	7ff00000 	.word	0x7ff00000
 800cad4:	fcc00000 	.word	0xfcc00000

0800cad8 <__b2d>:
 800cad8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cada:	0006      	movs	r6, r0
 800cadc:	6903      	ldr	r3, [r0, #16]
 800cade:	3614      	adds	r6, #20
 800cae0:	009b      	lsls	r3, r3, #2
 800cae2:	18f3      	adds	r3, r6, r3
 800cae4:	1f1d      	subs	r5, r3, #4
 800cae6:	682c      	ldr	r4, [r5, #0]
 800cae8:	000f      	movs	r7, r1
 800caea:	0020      	movs	r0, r4
 800caec:	9301      	str	r3, [sp, #4]
 800caee:	f7ff fd63 	bl	800c5b8 <__hi0bits>
 800caf2:	2220      	movs	r2, #32
 800caf4:	1a12      	subs	r2, r2, r0
 800caf6:	603a      	str	r2, [r7, #0]
 800caf8:	0003      	movs	r3, r0
 800cafa:	4a1c      	ldr	r2, [pc, #112]	; (800cb6c <__b2d+0x94>)
 800cafc:	280a      	cmp	r0, #10
 800cafe:	dc15      	bgt.n	800cb2c <__b2d+0x54>
 800cb00:	210b      	movs	r1, #11
 800cb02:	0027      	movs	r7, r4
 800cb04:	1a09      	subs	r1, r1, r0
 800cb06:	40cf      	lsrs	r7, r1
 800cb08:	433a      	orrs	r2, r7
 800cb0a:	468c      	mov	ip, r1
 800cb0c:	0011      	movs	r1, r2
 800cb0e:	2200      	movs	r2, #0
 800cb10:	42ae      	cmp	r6, r5
 800cb12:	d202      	bcs.n	800cb1a <__b2d+0x42>
 800cb14:	9a01      	ldr	r2, [sp, #4]
 800cb16:	3a08      	subs	r2, #8
 800cb18:	6812      	ldr	r2, [r2, #0]
 800cb1a:	3315      	adds	r3, #21
 800cb1c:	409c      	lsls	r4, r3
 800cb1e:	4663      	mov	r3, ip
 800cb20:	0027      	movs	r7, r4
 800cb22:	40da      	lsrs	r2, r3
 800cb24:	4317      	orrs	r7, r2
 800cb26:	0038      	movs	r0, r7
 800cb28:	b003      	add	sp, #12
 800cb2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb2c:	2700      	movs	r7, #0
 800cb2e:	42ae      	cmp	r6, r5
 800cb30:	d202      	bcs.n	800cb38 <__b2d+0x60>
 800cb32:	9d01      	ldr	r5, [sp, #4]
 800cb34:	3d08      	subs	r5, #8
 800cb36:	682f      	ldr	r7, [r5, #0]
 800cb38:	210b      	movs	r1, #11
 800cb3a:	4249      	negs	r1, r1
 800cb3c:	468c      	mov	ip, r1
 800cb3e:	449c      	add	ip, r3
 800cb40:	2b0b      	cmp	r3, #11
 800cb42:	d010      	beq.n	800cb66 <__b2d+0x8e>
 800cb44:	4661      	mov	r1, ip
 800cb46:	2320      	movs	r3, #32
 800cb48:	408c      	lsls	r4, r1
 800cb4a:	1a5b      	subs	r3, r3, r1
 800cb4c:	0039      	movs	r1, r7
 800cb4e:	40d9      	lsrs	r1, r3
 800cb50:	430c      	orrs	r4, r1
 800cb52:	4322      	orrs	r2, r4
 800cb54:	0011      	movs	r1, r2
 800cb56:	2200      	movs	r2, #0
 800cb58:	42b5      	cmp	r5, r6
 800cb5a:	d901      	bls.n	800cb60 <__b2d+0x88>
 800cb5c:	3d04      	subs	r5, #4
 800cb5e:	682a      	ldr	r2, [r5, #0]
 800cb60:	4664      	mov	r4, ip
 800cb62:	40a7      	lsls	r7, r4
 800cb64:	e7dd      	b.n	800cb22 <__b2d+0x4a>
 800cb66:	4322      	orrs	r2, r4
 800cb68:	0011      	movs	r1, r2
 800cb6a:	e7dc      	b.n	800cb26 <__b2d+0x4e>
 800cb6c:	3ff00000 	.word	0x3ff00000

0800cb70 <__d2b>:
 800cb70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb72:	2101      	movs	r1, #1
 800cb74:	0014      	movs	r4, r2
 800cb76:	001d      	movs	r5, r3
 800cb78:	9f08      	ldr	r7, [sp, #32]
 800cb7a:	f7ff fc5b 	bl	800c434 <_Balloc>
 800cb7e:	1e06      	subs	r6, r0, #0
 800cb80:	d105      	bne.n	800cb8e <__d2b+0x1e>
 800cb82:	0032      	movs	r2, r6
 800cb84:	4b24      	ldr	r3, [pc, #144]	; (800cc18 <__d2b+0xa8>)
 800cb86:	4825      	ldr	r0, [pc, #148]	; (800cc1c <__d2b+0xac>)
 800cb88:	4925      	ldr	r1, [pc, #148]	; (800cc20 <__d2b+0xb0>)
 800cb8a:	f002 ff17 	bl	800f9bc <__assert_func>
 800cb8e:	032b      	lsls	r3, r5, #12
 800cb90:	006d      	lsls	r5, r5, #1
 800cb92:	0b1b      	lsrs	r3, r3, #12
 800cb94:	0d6d      	lsrs	r5, r5, #21
 800cb96:	d125      	bne.n	800cbe4 <__d2b+0x74>
 800cb98:	9301      	str	r3, [sp, #4]
 800cb9a:	2c00      	cmp	r4, #0
 800cb9c:	d028      	beq.n	800cbf0 <__d2b+0x80>
 800cb9e:	4668      	mov	r0, sp
 800cba0:	9400      	str	r4, [sp, #0]
 800cba2:	f7ff fd23 	bl	800c5ec <__lo0bits>
 800cba6:	9b01      	ldr	r3, [sp, #4]
 800cba8:	9900      	ldr	r1, [sp, #0]
 800cbaa:	2800      	cmp	r0, #0
 800cbac:	d01e      	beq.n	800cbec <__d2b+0x7c>
 800cbae:	2220      	movs	r2, #32
 800cbb0:	001c      	movs	r4, r3
 800cbb2:	1a12      	subs	r2, r2, r0
 800cbb4:	4094      	lsls	r4, r2
 800cbb6:	0022      	movs	r2, r4
 800cbb8:	40c3      	lsrs	r3, r0
 800cbba:	430a      	orrs	r2, r1
 800cbbc:	6172      	str	r2, [r6, #20]
 800cbbe:	9301      	str	r3, [sp, #4]
 800cbc0:	9c01      	ldr	r4, [sp, #4]
 800cbc2:	61b4      	str	r4, [r6, #24]
 800cbc4:	1e63      	subs	r3, r4, #1
 800cbc6:	419c      	sbcs	r4, r3
 800cbc8:	3401      	adds	r4, #1
 800cbca:	6134      	str	r4, [r6, #16]
 800cbcc:	2d00      	cmp	r5, #0
 800cbce:	d017      	beq.n	800cc00 <__d2b+0x90>
 800cbd0:	2435      	movs	r4, #53	; 0x35
 800cbd2:	4b14      	ldr	r3, [pc, #80]	; (800cc24 <__d2b+0xb4>)
 800cbd4:	18ed      	adds	r5, r5, r3
 800cbd6:	182d      	adds	r5, r5, r0
 800cbd8:	603d      	str	r5, [r7, #0]
 800cbda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbdc:	1a24      	subs	r4, r4, r0
 800cbde:	601c      	str	r4, [r3, #0]
 800cbe0:	0030      	movs	r0, r6
 800cbe2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cbe4:	2280      	movs	r2, #128	; 0x80
 800cbe6:	0352      	lsls	r2, r2, #13
 800cbe8:	4313      	orrs	r3, r2
 800cbea:	e7d5      	b.n	800cb98 <__d2b+0x28>
 800cbec:	6171      	str	r1, [r6, #20]
 800cbee:	e7e7      	b.n	800cbc0 <__d2b+0x50>
 800cbf0:	a801      	add	r0, sp, #4
 800cbf2:	f7ff fcfb 	bl	800c5ec <__lo0bits>
 800cbf6:	9b01      	ldr	r3, [sp, #4]
 800cbf8:	2401      	movs	r4, #1
 800cbfa:	6173      	str	r3, [r6, #20]
 800cbfc:	3020      	adds	r0, #32
 800cbfe:	e7e4      	b.n	800cbca <__d2b+0x5a>
 800cc00:	4b09      	ldr	r3, [pc, #36]	; (800cc28 <__d2b+0xb8>)
 800cc02:	18c0      	adds	r0, r0, r3
 800cc04:	4b09      	ldr	r3, [pc, #36]	; (800cc2c <__d2b+0xbc>)
 800cc06:	6038      	str	r0, [r7, #0]
 800cc08:	18e3      	adds	r3, r4, r3
 800cc0a:	009b      	lsls	r3, r3, #2
 800cc0c:	18f3      	adds	r3, r6, r3
 800cc0e:	6958      	ldr	r0, [r3, #20]
 800cc10:	f7ff fcd2 	bl	800c5b8 <__hi0bits>
 800cc14:	0164      	lsls	r4, r4, #5
 800cc16:	e7e0      	b.n	800cbda <__d2b+0x6a>
 800cc18:	08014141 	.word	0x08014141
 800cc1c:	080141b2 	.word	0x080141b2
 800cc20:	0000030f 	.word	0x0000030f
 800cc24:	fffffbcd 	.word	0xfffffbcd
 800cc28:	fffffbce 	.word	0xfffffbce
 800cc2c:	3fffffff 	.word	0x3fffffff

0800cc30 <__ratio>:
 800cc30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc32:	b087      	sub	sp, #28
 800cc34:	000f      	movs	r7, r1
 800cc36:	a904      	add	r1, sp, #16
 800cc38:	0006      	movs	r6, r0
 800cc3a:	f7ff ff4d 	bl	800cad8 <__b2d>
 800cc3e:	9000      	str	r0, [sp, #0]
 800cc40:	9101      	str	r1, [sp, #4]
 800cc42:	9c00      	ldr	r4, [sp, #0]
 800cc44:	9d01      	ldr	r5, [sp, #4]
 800cc46:	0038      	movs	r0, r7
 800cc48:	a905      	add	r1, sp, #20
 800cc4a:	f7ff ff45 	bl	800cad8 <__b2d>
 800cc4e:	9002      	str	r0, [sp, #8]
 800cc50:	9103      	str	r1, [sp, #12]
 800cc52:	9a02      	ldr	r2, [sp, #8]
 800cc54:	9b03      	ldr	r3, [sp, #12]
 800cc56:	6930      	ldr	r0, [r6, #16]
 800cc58:	6939      	ldr	r1, [r7, #16]
 800cc5a:	9e04      	ldr	r6, [sp, #16]
 800cc5c:	1a40      	subs	r0, r0, r1
 800cc5e:	9905      	ldr	r1, [sp, #20]
 800cc60:	0140      	lsls	r0, r0, #5
 800cc62:	1a71      	subs	r1, r6, r1
 800cc64:	1841      	adds	r1, r0, r1
 800cc66:	0508      	lsls	r0, r1, #20
 800cc68:	2900      	cmp	r1, #0
 800cc6a:	dd07      	ble.n	800cc7c <__ratio+0x4c>
 800cc6c:	9901      	ldr	r1, [sp, #4]
 800cc6e:	1845      	adds	r5, r0, r1
 800cc70:	0020      	movs	r0, r4
 800cc72:	0029      	movs	r1, r5
 800cc74:	f7f4 f900 	bl	8000e78 <__aeabi_ddiv>
 800cc78:	b007      	add	sp, #28
 800cc7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc7c:	9903      	ldr	r1, [sp, #12]
 800cc7e:	1a0b      	subs	r3, r1, r0
 800cc80:	e7f6      	b.n	800cc70 <__ratio+0x40>

0800cc82 <__copybits>:
 800cc82:	b570      	push	{r4, r5, r6, lr}
 800cc84:	0014      	movs	r4, r2
 800cc86:	0005      	movs	r5, r0
 800cc88:	3901      	subs	r1, #1
 800cc8a:	6913      	ldr	r3, [r2, #16]
 800cc8c:	1149      	asrs	r1, r1, #5
 800cc8e:	3101      	adds	r1, #1
 800cc90:	0089      	lsls	r1, r1, #2
 800cc92:	3414      	adds	r4, #20
 800cc94:	009b      	lsls	r3, r3, #2
 800cc96:	1841      	adds	r1, r0, r1
 800cc98:	18e3      	adds	r3, r4, r3
 800cc9a:	42a3      	cmp	r3, r4
 800cc9c:	d80d      	bhi.n	800ccba <__copybits+0x38>
 800cc9e:	0014      	movs	r4, r2
 800cca0:	3411      	adds	r4, #17
 800cca2:	2500      	movs	r5, #0
 800cca4:	429c      	cmp	r4, r3
 800cca6:	d803      	bhi.n	800ccb0 <__copybits+0x2e>
 800cca8:	1a9b      	subs	r3, r3, r2
 800ccaa:	3b11      	subs	r3, #17
 800ccac:	089b      	lsrs	r3, r3, #2
 800ccae:	009d      	lsls	r5, r3, #2
 800ccb0:	2300      	movs	r3, #0
 800ccb2:	1940      	adds	r0, r0, r5
 800ccb4:	4281      	cmp	r1, r0
 800ccb6:	d803      	bhi.n	800ccc0 <__copybits+0x3e>
 800ccb8:	bd70      	pop	{r4, r5, r6, pc}
 800ccba:	cc40      	ldmia	r4!, {r6}
 800ccbc:	c540      	stmia	r5!, {r6}
 800ccbe:	e7ec      	b.n	800cc9a <__copybits+0x18>
 800ccc0:	c008      	stmia	r0!, {r3}
 800ccc2:	e7f7      	b.n	800ccb4 <__copybits+0x32>

0800ccc4 <__any_on>:
 800ccc4:	0002      	movs	r2, r0
 800ccc6:	6900      	ldr	r0, [r0, #16]
 800ccc8:	b510      	push	{r4, lr}
 800ccca:	3214      	adds	r2, #20
 800cccc:	114b      	asrs	r3, r1, #5
 800ccce:	4298      	cmp	r0, r3
 800ccd0:	db13      	blt.n	800ccfa <__any_on+0x36>
 800ccd2:	dd0c      	ble.n	800ccee <__any_on+0x2a>
 800ccd4:	241f      	movs	r4, #31
 800ccd6:	0008      	movs	r0, r1
 800ccd8:	4020      	ands	r0, r4
 800ccda:	4221      	tst	r1, r4
 800ccdc:	d007      	beq.n	800ccee <__any_on+0x2a>
 800ccde:	0099      	lsls	r1, r3, #2
 800cce0:	588c      	ldr	r4, [r1, r2]
 800cce2:	0021      	movs	r1, r4
 800cce4:	40c1      	lsrs	r1, r0
 800cce6:	4081      	lsls	r1, r0
 800cce8:	2001      	movs	r0, #1
 800ccea:	428c      	cmp	r4, r1
 800ccec:	d104      	bne.n	800ccf8 <__any_on+0x34>
 800ccee:	009b      	lsls	r3, r3, #2
 800ccf0:	18d3      	adds	r3, r2, r3
 800ccf2:	4293      	cmp	r3, r2
 800ccf4:	d803      	bhi.n	800ccfe <__any_on+0x3a>
 800ccf6:	2000      	movs	r0, #0
 800ccf8:	bd10      	pop	{r4, pc}
 800ccfa:	0003      	movs	r3, r0
 800ccfc:	e7f7      	b.n	800ccee <__any_on+0x2a>
 800ccfe:	3b04      	subs	r3, #4
 800cd00:	6819      	ldr	r1, [r3, #0]
 800cd02:	2900      	cmp	r1, #0
 800cd04:	d0f5      	beq.n	800ccf2 <__any_on+0x2e>
 800cd06:	2001      	movs	r0, #1
 800cd08:	e7f6      	b.n	800ccf8 <__any_on+0x34>

0800cd0a <__ascii_wctomb>:
 800cd0a:	0003      	movs	r3, r0
 800cd0c:	1e08      	subs	r0, r1, #0
 800cd0e:	d005      	beq.n	800cd1c <__ascii_wctomb+0x12>
 800cd10:	2aff      	cmp	r2, #255	; 0xff
 800cd12:	d904      	bls.n	800cd1e <__ascii_wctomb+0x14>
 800cd14:	228a      	movs	r2, #138	; 0x8a
 800cd16:	2001      	movs	r0, #1
 800cd18:	601a      	str	r2, [r3, #0]
 800cd1a:	4240      	negs	r0, r0
 800cd1c:	4770      	bx	lr
 800cd1e:	2001      	movs	r0, #1
 800cd20:	700a      	strb	r2, [r1, #0]
 800cd22:	e7fb      	b.n	800cd1c <__ascii_wctomb+0x12>

0800cd24 <_svfprintf_r>:
 800cd24:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd26:	b0d9      	sub	sp, #356	; 0x164
 800cd28:	001c      	movs	r4, r3
 800cd2a:	910b      	str	r1, [sp, #44]	; 0x2c
 800cd2c:	9208      	str	r2, [sp, #32]
 800cd2e:	900a      	str	r0, [sp, #40]	; 0x28
 800cd30:	f002 fdae 	bl	800f890 <_localeconv_r>
 800cd34:	6803      	ldr	r3, [r0, #0]
 800cd36:	0018      	movs	r0, r3
 800cd38:	931c      	str	r3, [sp, #112]	; 0x70
 800cd3a:	f7f3 f9e3 	bl	8000104 <strlen>
 800cd3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd40:	9016      	str	r0, [sp, #88]	; 0x58
 800cd42:	899b      	ldrh	r3, [r3, #12]
 800cd44:	061b      	lsls	r3, r3, #24
 800cd46:	d517      	bpl.n	800cd78 <_svfprintf_r+0x54>
 800cd48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd4a:	691b      	ldr	r3, [r3, #16]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d113      	bne.n	800cd78 <_svfprintf_r+0x54>
 800cd50:	2140      	movs	r1, #64	; 0x40
 800cd52:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd54:	f7fd fb6e 	bl	800a434 <_malloc_r>
 800cd58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd5a:	6018      	str	r0, [r3, #0]
 800cd5c:	6118      	str	r0, [r3, #16]
 800cd5e:	2800      	cmp	r0, #0
 800cd60:	d107      	bne.n	800cd72 <_svfprintf_r+0x4e>
 800cd62:	230c      	movs	r3, #12
 800cd64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cd66:	6013      	str	r3, [r2, #0]
 800cd68:	3b0d      	subs	r3, #13
 800cd6a:	9317      	str	r3, [sp, #92]	; 0x5c
 800cd6c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800cd6e:	b059      	add	sp, #356	; 0x164
 800cd70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd72:	2340      	movs	r3, #64	; 0x40
 800cd74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cd76:	6153      	str	r3, [r2, #20]
 800cd78:	2300      	movs	r3, #0
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	932e      	str	r3, [sp, #184]	; 0xb8
 800cd7e:	932d      	str	r3, [sp, #180]	; 0xb4
 800cd80:	930e      	str	r3, [sp, #56]	; 0x38
 800cd82:	2300      	movs	r3, #0
 800cd84:	9214      	str	r2, [sp, #80]	; 0x50
 800cd86:	9315      	str	r3, [sp, #84]	; 0x54
 800cd88:	2300      	movs	r3, #0
 800cd8a:	af2f      	add	r7, sp, #188	; 0xbc
 800cd8c:	972c      	str	r7, [sp, #176]	; 0xb0
 800cd8e:	931f      	str	r3, [sp, #124]	; 0x7c
 800cd90:	931e      	str	r3, [sp, #120]	; 0x78
 800cd92:	9312      	str	r3, [sp, #72]	; 0x48
 800cd94:	931b      	str	r3, [sp, #108]	; 0x6c
 800cd96:	931d      	str	r3, [sp, #116]	; 0x74
 800cd98:	9317      	str	r3, [sp, #92]	; 0x5c
 800cd9a:	9d08      	ldr	r5, [sp, #32]
 800cd9c:	782b      	ldrb	r3, [r5, #0]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d002      	beq.n	800cda8 <_svfprintf_r+0x84>
 800cda2:	2b25      	cmp	r3, #37	; 0x25
 800cda4:	d000      	beq.n	800cda8 <_svfprintf_r+0x84>
 800cda6:	e091      	b.n	800cecc <_svfprintf_r+0x1a8>
 800cda8:	9b08      	ldr	r3, [sp, #32]
 800cdaa:	1aee      	subs	r6, r5, r3
 800cdac:	429d      	cmp	r5, r3
 800cdae:	d016      	beq.n	800cdde <_svfprintf_r+0xba>
 800cdb0:	603b      	str	r3, [r7, #0]
 800cdb2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800cdb4:	607e      	str	r6, [r7, #4]
 800cdb6:	199b      	adds	r3, r3, r6
 800cdb8:	932e      	str	r3, [sp, #184]	; 0xb8
 800cdba:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cdbc:	3708      	adds	r7, #8
 800cdbe:	3301      	adds	r3, #1
 800cdc0:	932d      	str	r3, [sp, #180]	; 0xb4
 800cdc2:	2b07      	cmp	r3, #7
 800cdc4:	dd08      	ble.n	800cdd8 <_svfprintf_r+0xb4>
 800cdc6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cdc8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cdca:	aa2c      	add	r2, sp, #176	; 0xb0
 800cdcc:	f004 f8c0 	bl	8010f50 <__ssprint_r>
 800cdd0:	2800      	cmp	r0, #0
 800cdd2:	d000      	beq.n	800cdd6 <_svfprintf_r+0xb2>
 800cdd4:	e1cf      	b.n	800d176 <_svfprintf_r+0x452>
 800cdd6:	af2f      	add	r7, sp, #188	; 0xbc
 800cdd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cdda:	199b      	adds	r3, r3, r6
 800cddc:	9317      	str	r3, [sp, #92]	; 0x5c
 800cdde:	782b      	ldrb	r3, [r5, #0]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d101      	bne.n	800cde8 <_svfprintf_r+0xc4>
 800cde4:	f001 f99e 	bl	800e124 <_svfprintf_r+0x1400>
 800cde8:	221b      	movs	r2, #27
 800cdea:	2300      	movs	r3, #0
 800cdec:	a91e      	add	r1, sp, #120	; 0x78
 800cdee:	1852      	adds	r2, r2, r1
 800cdf0:	7013      	strb	r3, [r2, #0]
 800cdf2:	2201      	movs	r2, #1
 800cdf4:	001e      	movs	r6, r3
 800cdf6:	4252      	negs	r2, r2
 800cdf8:	3501      	adds	r5, #1
 800cdfa:	9209      	str	r2, [sp, #36]	; 0x24
 800cdfc:	9318      	str	r3, [sp, #96]	; 0x60
 800cdfe:	1c6b      	adds	r3, r5, #1
 800ce00:	9313      	str	r3, [sp, #76]	; 0x4c
 800ce02:	782b      	ldrb	r3, [r5, #0]
 800ce04:	930f      	str	r3, [sp, #60]	; 0x3c
 800ce06:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800ce08:	3820      	subs	r0, #32
 800ce0a:	285a      	cmp	r0, #90	; 0x5a
 800ce0c:	d901      	bls.n	800ce12 <_svfprintf_r+0xee>
 800ce0e:	f000 fe20 	bl	800da52 <_svfprintf_r+0xd2e>
 800ce12:	f7f3 f989 	bl	8000128 <__gnu_thumb1_case_uhi>
 800ce16:	0078      	.short	0x0078
 800ce18:	061e061e 	.word	0x061e061e
 800ce1c:	061e0082 	.word	0x061e0082
 800ce20:	061e061e 	.word	0x061e061e
 800ce24:	061e005d 	.word	0x061e005d
 800ce28:	0084061e 	.word	0x0084061e
 800ce2c:	061e008c 	.word	0x061e008c
 800ce30:	0091008a 	.word	0x0091008a
 800ce34:	00b2061e 	.word	0x00b2061e
 800ce38:	00b400b4 	.word	0x00b400b4
 800ce3c:	00b400b4 	.word	0x00b400b4
 800ce40:	00b400b4 	.word	0x00b400b4
 800ce44:	00b400b4 	.word	0x00b400b4
 800ce48:	061e00b4 	.word	0x061e00b4
 800ce4c:	061e061e 	.word	0x061e061e
 800ce50:	061e061e 	.word	0x061e061e
 800ce54:	061e061e 	.word	0x061e061e
 800ce58:	061e013b 	.word	0x061e013b
 800ce5c:	00f400e0 	.word	0x00f400e0
 800ce60:	013b013b 	.word	0x013b013b
 800ce64:	061e013b 	.word	0x061e013b
 800ce68:	061e061e 	.word	0x061e061e
 800ce6c:	00c7061e 	.word	0x00c7061e
 800ce70:	061e061e 	.word	0x061e061e
 800ce74:	061e04c7 	.word	0x061e04c7
 800ce78:	061e061e 	.word	0x061e061e
 800ce7c:	061e050a 	.word	0x061e050a
 800ce80:	061e052a 	.word	0x061e052a
 800ce84:	055c061e 	.word	0x055c061e
 800ce88:	061e061e 	.word	0x061e061e
 800ce8c:	061e061e 	.word	0x061e061e
 800ce90:	061e061e 	.word	0x061e061e
 800ce94:	061e061e 	.word	0x061e061e
 800ce98:	061e013b 	.word	0x061e013b
 800ce9c:	00f600e0 	.word	0x00f600e0
 800cea0:	013b013b 	.word	0x013b013b
 800cea4:	00c9013b 	.word	0x00c9013b
 800cea8:	00dc00f6 	.word	0x00dc00f6
 800ceac:	00d5061e 	.word	0x00d5061e
 800ceb0:	04a7061e 	.word	0x04a7061e
 800ceb4:	04fa04c9 	.word	0x04fa04c9
 800ceb8:	061e00dc 	.word	0x061e00dc
 800cebc:	0080050a 	.word	0x0080050a
 800cec0:	061e052c 	.word	0x061e052c
 800cec4:	057c061e 	.word	0x057c061e
 800cec8:	0080061e 	.word	0x0080061e
 800cecc:	3501      	adds	r5, #1
 800cece:	e765      	b.n	800cd9c <_svfprintf_r+0x78>
 800ced0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ced2:	f002 fcdd 	bl	800f890 <_localeconv_r>
 800ced6:	6843      	ldr	r3, [r0, #4]
 800ced8:	0018      	movs	r0, r3
 800ceda:	931d      	str	r3, [sp, #116]	; 0x74
 800cedc:	f7f3 f912 	bl	8000104 <strlen>
 800cee0:	901b      	str	r0, [sp, #108]	; 0x6c
 800cee2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cee4:	f002 fcd4 	bl	800f890 <_localeconv_r>
 800cee8:	6883      	ldr	r3, [r0, #8]
 800ceea:	9312      	str	r3, [sp, #72]	; 0x48
 800ceec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d011      	beq.n	800cf16 <_svfprintf_r+0x1f2>
 800cef2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d00e      	beq.n	800cf16 <_svfprintf_r+0x1f2>
 800cef8:	781b      	ldrb	r3, [r3, #0]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d00b      	beq.n	800cf16 <_svfprintf_r+0x1f2>
 800cefe:	2380      	movs	r3, #128	; 0x80
 800cf00:	00db      	lsls	r3, r3, #3
 800cf02:	431e      	orrs	r6, r3
 800cf04:	e007      	b.n	800cf16 <_svfprintf_r+0x1f2>
 800cf06:	231b      	movs	r3, #27
 800cf08:	aa1e      	add	r2, sp, #120	; 0x78
 800cf0a:	189b      	adds	r3, r3, r2
 800cf0c:	781a      	ldrb	r2, [r3, #0]
 800cf0e:	2a00      	cmp	r2, #0
 800cf10:	d101      	bne.n	800cf16 <_svfprintf_r+0x1f2>
 800cf12:	3220      	adds	r2, #32
 800cf14:	701a      	strb	r2, [r3, #0]
 800cf16:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800cf18:	e771      	b.n	800cdfe <_svfprintf_r+0xda>
 800cf1a:	2301      	movs	r3, #1
 800cf1c:	e7f1      	b.n	800cf02 <_svfprintf_r+0x1de>
 800cf1e:	cc08      	ldmia	r4!, {r3}
 800cf20:	9318      	str	r3, [sp, #96]	; 0x60
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	daf7      	bge.n	800cf16 <_svfprintf_r+0x1f2>
 800cf26:	425b      	negs	r3, r3
 800cf28:	9318      	str	r3, [sp, #96]	; 0x60
 800cf2a:	2304      	movs	r3, #4
 800cf2c:	e7e9      	b.n	800cf02 <_svfprintf_r+0x1de>
 800cf2e:	231b      	movs	r3, #27
 800cf30:	aa1e      	add	r2, sp, #120	; 0x78
 800cf32:	189b      	adds	r3, r3, r2
 800cf34:	222b      	movs	r2, #43	; 0x2b
 800cf36:	e7ed      	b.n	800cf14 <_svfprintf_r+0x1f0>
 800cf38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cf3a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cf3c:	7812      	ldrb	r2, [r2, #0]
 800cf3e:	3301      	adds	r3, #1
 800cf40:	920f      	str	r2, [sp, #60]	; 0x3c
 800cf42:	2a2a      	cmp	r2, #42	; 0x2a
 800cf44:	d010      	beq.n	800cf68 <_svfprintf_r+0x244>
 800cf46:	2200      	movs	r2, #0
 800cf48:	9209      	str	r2, [sp, #36]	; 0x24
 800cf4a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cf4c:	9313      	str	r3, [sp, #76]	; 0x4c
 800cf4e:	3a30      	subs	r2, #48	; 0x30
 800cf50:	2a09      	cmp	r2, #9
 800cf52:	d900      	bls.n	800cf56 <_svfprintf_r+0x232>
 800cf54:	e757      	b.n	800ce06 <_svfprintf_r+0xe2>
 800cf56:	200a      	movs	r0, #10
 800cf58:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cf5a:	4341      	muls	r1, r0
 800cf5c:	188a      	adds	r2, r1, r2
 800cf5e:	9209      	str	r2, [sp, #36]	; 0x24
 800cf60:	781a      	ldrb	r2, [r3, #0]
 800cf62:	3301      	adds	r3, #1
 800cf64:	920f      	str	r2, [sp, #60]	; 0x3c
 800cf66:	e7f0      	b.n	800cf4a <_svfprintf_r+0x226>
 800cf68:	cc04      	ldmia	r4!, {r2}
 800cf6a:	9209      	str	r2, [sp, #36]	; 0x24
 800cf6c:	2a00      	cmp	r2, #0
 800cf6e:	da02      	bge.n	800cf76 <_svfprintf_r+0x252>
 800cf70:	2201      	movs	r2, #1
 800cf72:	4252      	negs	r2, r2
 800cf74:	9209      	str	r2, [sp, #36]	; 0x24
 800cf76:	9313      	str	r3, [sp, #76]	; 0x4c
 800cf78:	e7cd      	b.n	800cf16 <_svfprintf_r+0x1f2>
 800cf7a:	2380      	movs	r3, #128	; 0x80
 800cf7c:	e7c1      	b.n	800cf02 <_svfprintf_r+0x1de>
 800cf7e:	2200      	movs	r2, #0
 800cf80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cf82:	9218      	str	r2, [sp, #96]	; 0x60
 800cf84:	210a      	movs	r1, #10
 800cf86:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cf88:	434a      	muls	r2, r1
 800cf8a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800cf8c:	3930      	subs	r1, #48	; 0x30
 800cf8e:	188a      	adds	r2, r1, r2
 800cf90:	9218      	str	r2, [sp, #96]	; 0x60
 800cf92:	001a      	movs	r2, r3
 800cf94:	7812      	ldrb	r2, [r2, #0]
 800cf96:	3301      	adds	r3, #1
 800cf98:	920f      	str	r2, [sp, #60]	; 0x3c
 800cf9a:	3a30      	subs	r2, #48	; 0x30
 800cf9c:	9313      	str	r3, [sp, #76]	; 0x4c
 800cf9e:	2a09      	cmp	r2, #9
 800cfa0:	d9f0      	bls.n	800cf84 <_svfprintf_r+0x260>
 800cfa2:	e730      	b.n	800ce06 <_svfprintf_r+0xe2>
 800cfa4:	2308      	movs	r3, #8
 800cfa6:	e7ac      	b.n	800cf02 <_svfprintf_r+0x1de>
 800cfa8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cfaa:	781b      	ldrb	r3, [r3, #0]
 800cfac:	2b68      	cmp	r3, #104	; 0x68
 800cfae:	d105      	bne.n	800cfbc <_svfprintf_r+0x298>
 800cfb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cfb2:	3301      	adds	r3, #1
 800cfb4:	9313      	str	r3, [sp, #76]	; 0x4c
 800cfb6:	2380      	movs	r3, #128	; 0x80
 800cfb8:	009b      	lsls	r3, r3, #2
 800cfba:	e7a2      	b.n	800cf02 <_svfprintf_r+0x1de>
 800cfbc:	2340      	movs	r3, #64	; 0x40
 800cfbe:	e7a0      	b.n	800cf02 <_svfprintf_r+0x1de>
 800cfc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cfc2:	781b      	ldrb	r3, [r3, #0]
 800cfc4:	2b6c      	cmp	r3, #108	; 0x6c
 800cfc6:	d104      	bne.n	800cfd2 <_svfprintf_r+0x2ae>
 800cfc8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cfca:	3301      	adds	r3, #1
 800cfcc:	9313      	str	r3, [sp, #76]	; 0x4c
 800cfce:	2320      	movs	r3, #32
 800cfd0:	e797      	b.n	800cf02 <_svfprintf_r+0x1de>
 800cfd2:	2310      	movs	r3, #16
 800cfd4:	e795      	b.n	800cf02 <_svfprintf_r+0x1de>
 800cfd6:	0021      	movs	r1, r4
 800cfd8:	c904      	ldmia	r1!, {r2}
 800cfda:	ab3f      	add	r3, sp, #252	; 0xfc
 800cfdc:	910d      	str	r1, [sp, #52]	; 0x34
 800cfde:	211b      	movs	r1, #27
 800cfe0:	701a      	strb	r2, [r3, #0]
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	a81e      	add	r0, sp, #120	; 0x78
 800cfe6:	1809      	adds	r1, r1, r0
 800cfe8:	700a      	strb	r2, [r1, #0]
 800cfea:	920c      	str	r2, [sp, #48]	; 0x30
 800cfec:	3201      	adds	r2, #1
 800cfee:	9209      	str	r2, [sp, #36]	; 0x24
 800cff0:	2200      	movs	r2, #0
 800cff2:	9308      	str	r3, [sp, #32]
 800cff4:	0015      	movs	r5, r2
 800cff6:	9219      	str	r2, [sp, #100]	; 0x64
 800cff8:	9210      	str	r2, [sp, #64]	; 0x40
 800cffa:	9211      	str	r2, [sp, #68]	; 0x44
 800cffc:	e1f1      	b.n	800d3e2 <_svfprintf_r+0x6be>
 800cffe:	2310      	movs	r3, #16
 800d000:	431e      	orrs	r6, r3
 800d002:	06b3      	lsls	r3, r6, #26
 800d004:	d531      	bpl.n	800d06a <_svfprintf_r+0x346>
 800d006:	2307      	movs	r3, #7
 800d008:	3407      	adds	r4, #7
 800d00a:	439c      	bics	r4, r3
 800d00c:	0022      	movs	r2, r4
 800d00e:	ca18      	ldmia	r2!, {r3, r4}
 800d010:	9306      	str	r3, [sp, #24]
 800d012:	9407      	str	r4, [sp, #28]
 800d014:	920d      	str	r2, [sp, #52]	; 0x34
 800d016:	9a07      	ldr	r2, [sp, #28]
 800d018:	2301      	movs	r3, #1
 800d01a:	2a00      	cmp	r2, #0
 800d01c:	da0b      	bge.n	800d036 <_svfprintf_r+0x312>
 800d01e:	9c06      	ldr	r4, [sp, #24]
 800d020:	9d07      	ldr	r5, [sp, #28]
 800d022:	2200      	movs	r2, #0
 800d024:	4261      	negs	r1, r4
 800d026:	41aa      	sbcs	r2, r5
 800d028:	9106      	str	r1, [sp, #24]
 800d02a:	9207      	str	r2, [sp, #28]
 800d02c:	221b      	movs	r2, #27
 800d02e:	a91e      	add	r1, sp, #120	; 0x78
 800d030:	1852      	adds	r2, r2, r1
 800d032:	212d      	movs	r1, #45	; 0x2d
 800d034:	7011      	strb	r1, [r2, #0]
 800d036:	9907      	ldr	r1, [sp, #28]
 800d038:	9a06      	ldr	r2, [sp, #24]
 800d03a:	430a      	orrs	r2, r1
 800d03c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d03e:	3101      	adds	r1, #1
 800d040:	d101      	bne.n	800d046 <_svfprintf_r+0x322>
 800d042:	f001 f87b 	bl	800e13c <_svfprintf_r+0x1418>
 800d046:	2180      	movs	r1, #128	; 0x80
 800d048:	0034      	movs	r4, r6
 800d04a:	438c      	bics	r4, r1
 800d04c:	2a00      	cmp	r2, #0
 800d04e:	d001      	beq.n	800d054 <_svfprintf_r+0x330>
 800d050:	f001 f879 	bl	800e146 <_svfprintf_r+0x1422>
 800d054:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d056:	2a00      	cmp	r2, #0
 800d058:	d101      	bne.n	800d05e <_svfprintf_r+0x33a>
 800d05a:	f000 fcef 	bl	800da3c <_svfprintf_r+0xd18>
 800d05e:	2b01      	cmp	r3, #1
 800d060:	d001      	beq.n	800d066 <_svfprintf_r+0x342>
 800d062:	f001 f874 	bl	800e14e <_svfprintf_r+0x142a>
 800d066:	f000 fc79 	bl	800d95c <_svfprintf_r+0xc38>
 800d06a:	0022      	movs	r2, r4
 800d06c:	ca08      	ldmia	r2!, {r3}
 800d06e:	920d      	str	r2, [sp, #52]	; 0x34
 800d070:	06f2      	lsls	r2, r6, #27
 800d072:	d503      	bpl.n	800d07c <_svfprintf_r+0x358>
 800d074:	9306      	str	r3, [sp, #24]
 800d076:	17db      	asrs	r3, r3, #31
 800d078:	9307      	str	r3, [sp, #28]
 800d07a:	e7cc      	b.n	800d016 <_svfprintf_r+0x2f2>
 800d07c:	0672      	lsls	r2, r6, #25
 800d07e:	d501      	bpl.n	800d084 <_svfprintf_r+0x360>
 800d080:	b21b      	sxth	r3, r3
 800d082:	e7f7      	b.n	800d074 <_svfprintf_r+0x350>
 800d084:	05b2      	lsls	r2, r6, #22
 800d086:	d5f5      	bpl.n	800d074 <_svfprintf_r+0x350>
 800d088:	b25b      	sxtb	r3, r3
 800d08a:	e7f3      	b.n	800d074 <_svfprintf_r+0x350>
 800d08c:	2307      	movs	r3, #7
 800d08e:	3407      	adds	r4, #7
 800d090:	439c      	bics	r4, r3
 800d092:	0022      	movs	r2, r4
 800d094:	ca18      	ldmia	r2!, {r3, r4}
 800d096:	920d      	str	r2, [sp, #52]	; 0x34
 800d098:	2201      	movs	r2, #1
 800d09a:	9314      	str	r3, [sp, #80]	; 0x50
 800d09c:	9415      	str	r4, [sp, #84]	; 0x54
 800d09e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d0a0:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d0a2:	005c      	lsls	r4, r3, #1
 800d0a4:	0864      	lsrs	r4, r4, #1
 800d0a6:	0028      	movs	r0, r5
 800d0a8:	0021      	movs	r1, r4
 800d0aa:	4b3e      	ldr	r3, [pc, #248]	; (800d1a4 <_svfprintf_r+0x480>)
 800d0ac:	4252      	negs	r2, r2
 800d0ae:	f7f5 f921 	bl	80022f4 <__aeabi_dcmpun>
 800d0b2:	2800      	cmp	r0, #0
 800d0b4:	d126      	bne.n	800d104 <_svfprintf_r+0x3e0>
 800d0b6:	2201      	movs	r2, #1
 800d0b8:	0028      	movs	r0, r5
 800d0ba:	0021      	movs	r1, r4
 800d0bc:	4b39      	ldr	r3, [pc, #228]	; (800d1a4 <_svfprintf_r+0x480>)
 800d0be:	4252      	negs	r2, r2
 800d0c0:	f7f3 f9d2 	bl	8000468 <__aeabi_dcmple>
 800d0c4:	2800      	cmp	r0, #0
 800d0c6:	d11d      	bne.n	800d104 <_svfprintf_r+0x3e0>
 800d0c8:	9814      	ldr	r0, [sp, #80]	; 0x50
 800d0ca:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	f7f3 f9c0 	bl	8000454 <__aeabi_dcmplt>
 800d0d4:	2800      	cmp	r0, #0
 800d0d6:	d004      	beq.n	800d0e2 <_svfprintf_r+0x3be>
 800d0d8:	231b      	movs	r3, #27
 800d0da:	aa1e      	add	r2, sp, #120	; 0x78
 800d0dc:	189b      	adds	r3, r3, r2
 800d0de:	222d      	movs	r2, #45	; 0x2d
 800d0e0:	701a      	strb	r2, [r3, #0]
 800d0e2:	4b31      	ldr	r3, [pc, #196]	; (800d1a8 <_svfprintf_r+0x484>)
 800d0e4:	9308      	str	r3, [sp, #32]
 800d0e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d0e8:	2b47      	cmp	r3, #71	; 0x47
 800d0ea:	dd01      	ble.n	800d0f0 <_svfprintf_r+0x3cc>
 800d0ec:	4b2f      	ldr	r3, [pc, #188]	; (800d1ac <_svfprintf_r+0x488>)
 800d0ee:	9308      	str	r3, [sp, #32]
 800d0f0:	2380      	movs	r3, #128	; 0x80
 800d0f2:	439e      	bics	r6, r3
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	930c      	str	r3, [sp, #48]	; 0x30
 800d0f8:	3303      	adds	r3, #3
 800d0fa:	9309      	str	r3, [sp, #36]	; 0x24
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	9319      	str	r3, [sp, #100]	; 0x64
 800d100:	f000 fc78 	bl	800d9f4 <_svfprintf_r+0xcd0>
 800d104:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d106:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d108:	0010      	movs	r0, r2
 800d10a:	0019      	movs	r1, r3
 800d10c:	f7f5 f8f2 	bl	80022f4 <__aeabi_dcmpun>
 800d110:	2800      	cmp	r0, #0
 800d112:	d00e      	beq.n	800d132 <_svfprintf_r+0x40e>
 800d114:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d116:	2b00      	cmp	r3, #0
 800d118:	da04      	bge.n	800d124 <_svfprintf_r+0x400>
 800d11a:	231b      	movs	r3, #27
 800d11c:	aa1e      	add	r2, sp, #120	; 0x78
 800d11e:	189b      	adds	r3, r3, r2
 800d120:	222d      	movs	r2, #45	; 0x2d
 800d122:	701a      	strb	r2, [r3, #0]
 800d124:	4b22      	ldr	r3, [pc, #136]	; (800d1b0 <_svfprintf_r+0x48c>)
 800d126:	9308      	str	r3, [sp, #32]
 800d128:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d12a:	2b47      	cmp	r3, #71	; 0x47
 800d12c:	dde0      	ble.n	800d0f0 <_svfprintf_r+0x3cc>
 800d12e:	4b21      	ldr	r3, [pc, #132]	; (800d1b4 <_svfprintf_r+0x490>)
 800d130:	e7dd      	b.n	800d0ee <_svfprintf_r+0x3ca>
 800d132:	2320      	movs	r3, #32
 800d134:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d136:	439a      	bics	r2, r3
 800d138:	9210      	str	r2, [sp, #64]	; 0x40
 800d13a:	2a41      	cmp	r2, #65	; 0x41
 800d13c:	d123      	bne.n	800d186 <_svfprintf_r+0x462>
 800d13e:	2230      	movs	r2, #48	; 0x30
 800d140:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d142:	ab25      	add	r3, sp, #148	; 0x94
 800d144:	701a      	strb	r2, [r3, #0]
 800d146:	3248      	adds	r2, #72	; 0x48
 800d148:	2961      	cmp	r1, #97	; 0x61
 800d14a:	d000      	beq.n	800d14e <_svfprintf_r+0x42a>
 800d14c:	3a20      	subs	r2, #32
 800d14e:	705a      	strb	r2, [r3, #1]
 800d150:	2302      	movs	r3, #2
 800d152:	431e      	orrs	r6, r3
 800d154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d156:	2b63      	cmp	r3, #99	; 0x63
 800d158:	dd2e      	ble.n	800d1b8 <_svfprintf_r+0x494>
 800d15a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d15c:	1c59      	adds	r1, r3, #1
 800d15e:	f7fd f969 	bl	800a434 <_malloc_r>
 800d162:	9008      	str	r0, [sp, #32]
 800d164:	2800      	cmp	r0, #0
 800d166:	d000      	beq.n	800d16a <_svfprintf_r+0x446>
 800d168:	e216      	b.n	800d598 <_svfprintf_r+0x874>
 800d16a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d16c:	899a      	ldrh	r2, [r3, #12]
 800d16e:	2340      	movs	r3, #64	; 0x40
 800d170:	4313      	orrs	r3, r2
 800d172:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d174:	8193      	strh	r3, [r2, #12]
 800d176:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d178:	899b      	ldrh	r3, [r3, #12]
 800d17a:	065b      	lsls	r3, r3, #25
 800d17c:	d400      	bmi.n	800d180 <_svfprintf_r+0x45c>
 800d17e:	e5f5      	b.n	800cd6c <_svfprintf_r+0x48>
 800d180:	2301      	movs	r3, #1
 800d182:	425b      	negs	r3, r3
 800d184:	e5f1      	b.n	800cd6a <_svfprintf_r+0x46>
 800d186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d188:	900c      	str	r0, [sp, #48]	; 0x30
 800d18a:	3301      	adds	r3, #1
 800d18c:	d100      	bne.n	800d190 <_svfprintf_r+0x46c>
 800d18e:	e206      	b.n	800d59e <_svfprintf_r+0x87a>
 800d190:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d192:	2b47      	cmp	r3, #71	; 0x47
 800d194:	d114      	bne.n	800d1c0 <_svfprintf_r+0x49c>
 800d196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d111      	bne.n	800d1c0 <_svfprintf_r+0x49c>
 800d19c:	3301      	adds	r3, #1
 800d19e:	9309      	str	r3, [sp, #36]	; 0x24
 800d1a0:	e00e      	b.n	800d1c0 <_svfprintf_r+0x49c>
 800d1a2:	46c0      	nop			; (mov r8, r8)
 800d1a4:	7fefffff 	.word	0x7fefffff
 800d1a8:	0801430c 	.word	0x0801430c
 800d1ac:	08014310 	.word	0x08014310
 800d1b0:	08014314 	.word	0x08014314
 800d1b4:	08014318 	.word	0x08014318
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	930c      	str	r3, [sp, #48]	; 0x30
 800d1bc:	ab3f      	add	r3, sp, #252	; 0xfc
 800d1be:	9308      	str	r3, [sp, #32]
 800d1c0:	2380      	movs	r3, #128	; 0x80
 800d1c2:	005b      	lsls	r3, r3, #1
 800d1c4:	4333      	orrs	r3, r6
 800d1c6:	931a      	str	r3, [sp, #104]	; 0x68
 800d1c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d1ca:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	db00      	blt.n	800d1d2 <_svfprintf_r+0x4ae>
 800d1d0:	e1e7      	b.n	800d5a2 <_svfprintf_r+0x87e>
 800d1d2:	2280      	movs	r2, #128	; 0x80
 800d1d4:	0612      	lsls	r2, r2, #24
 800d1d6:	4694      	mov	ip, r2
 800d1d8:	4463      	add	r3, ip
 800d1da:	930e      	str	r3, [sp, #56]	; 0x38
 800d1dc:	232d      	movs	r3, #45	; 0x2d
 800d1de:	9322      	str	r3, [sp, #136]	; 0x88
 800d1e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d1e2:	2b41      	cmp	r3, #65	; 0x41
 800d1e4:	d000      	beq.n	800d1e8 <_svfprintf_r+0x4c4>
 800d1e6:	e1f5      	b.n	800d5d4 <_svfprintf_r+0x8b0>
 800d1e8:	0028      	movs	r0, r5
 800d1ea:	aa26      	add	r2, sp, #152	; 0x98
 800d1ec:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d1ee:	f002 fb73 	bl	800f8d8 <frexp>
 800d1f2:	23ff      	movs	r3, #255	; 0xff
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	059b      	lsls	r3, r3, #22
 800d1f8:	f7f4 fa38 	bl	800166c <__aeabi_dmul>
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	2300      	movs	r3, #0
 800d200:	0004      	movs	r4, r0
 800d202:	000d      	movs	r5, r1
 800d204:	f7f3 f920 	bl	8000448 <__aeabi_dcmpeq>
 800d208:	2800      	cmp	r0, #0
 800d20a:	d001      	beq.n	800d210 <_svfprintf_r+0x4ec>
 800d20c:	2301      	movs	r3, #1
 800d20e:	9326      	str	r3, [sp, #152]	; 0x98
 800d210:	4bda      	ldr	r3, [pc, #872]	; (800d57c <_svfprintf_r+0x858>)
 800d212:	9319      	str	r3, [sp, #100]	; 0x64
 800d214:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d216:	2b61      	cmp	r3, #97	; 0x61
 800d218:	d001      	beq.n	800d21e <_svfprintf_r+0x4fa>
 800d21a:	4bd9      	ldr	r3, [pc, #868]	; (800d580 <_svfprintf_r+0x85c>)
 800d21c:	9319      	str	r3, [sp, #100]	; 0x64
 800d21e:	9b08      	ldr	r3, [sp, #32]
 800d220:	930e      	str	r3, [sp, #56]	; 0x38
 800d222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d224:	3b01      	subs	r3, #1
 800d226:	9311      	str	r3, [sp, #68]	; 0x44
 800d228:	2200      	movs	r2, #0
 800d22a:	4bd6      	ldr	r3, [pc, #856]	; (800d584 <_svfprintf_r+0x860>)
 800d22c:	0020      	movs	r0, r4
 800d22e:	0029      	movs	r1, r5
 800d230:	f7f4 fa1c 	bl	800166c <__aeabi_dmul>
 800d234:	000d      	movs	r5, r1
 800d236:	0004      	movs	r4, r0
 800d238:	f7f5 f87a 	bl	8002330 <__aeabi_d2iz>
 800d23c:	9021      	str	r0, [sp, #132]	; 0x84
 800d23e:	f7f5 f8ad 	bl	800239c <__aeabi_i2d>
 800d242:	0002      	movs	r2, r0
 800d244:	000b      	movs	r3, r1
 800d246:	0020      	movs	r0, r4
 800d248:	0029      	movs	r1, r5
 800d24a:	f7f4 fcd1 	bl	8001bf0 <__aeabi_dsub>
 800d24e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d250:	000d      	movs	r5, r1
 800d252:	001a      	movs	r2, r3
 800d254:	3201      	adds	r2, #1
 800d256:	9921      	ldr	r1, [sp, #132]	; 0x84
 800d258:	920e      	str	r2, [sp, #56]	; 0x38
 800d25a:	9223      	str	r2, [sp, #140]	; 0x8c
 800d25c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d25e:	0004      	movs	r4, r0
 800d260:	5c52      	ldrb	r2, [r2, r1]
 800d262:	701a      	strb	r2, [r3, #0]
 800d264:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d266:	9320      	str	r3, [sp, #128]	; 0x80
 800d268:	3301      	adds	r3, #1
 800d26a:	d00a      	beq.n	800d282 <_svfprintf_r+0x55e>
 800d26c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d26e:	2200      	movs	r2, #0
 800d270:	3b01      	subs	r3, #1
 800d272:	9311      	str	r3, [sp, #68]	; 0x44
 800d274:	0020      	movs	r0, r4
 800d276:	2300      	movs	r3, #0
 800d278:	0029      	movs	r1, r5
 800d27a:	f7f3 f8e5 	bl	8000448 <__aeabi_dcmpeq>
 800d27e:	2800      	cmp	r0, #0
 800d280:	d0d2      	beq.n	800d228 <_svfprintf_r+0x504>
 800d282:	2200      	movs	r2, #0
 800d284:	0020      	movs	r0, r4
 800d286:	0029      	movs	r1, r5
 800d288:	4bbf      	ldr	r3, [pc, #764]	; (800d588 <_svfprintf_r+0x864>)
 800d28a:	f7f3 f8f7 	bl	800047c <__aeabi_dcmpgt>
 800d28e:	2800      	cmp	r0, #0
 800d290:	d10c      	bne.n	800d2ac <_svfprintf_r+0x588>
 800d292:	2200      	movs	r2, #0
 800d294:	0020      	movs	r0, r4
 800d296:	0029      	movs	r1, r5
 800d298:	4bbb      	ldr	r3, [pc, #748]	; (800d588 <_svfprintf_r+0x864>)
 800d29a:	f7f3 f8d5 	bl	8000448 <__aeabi_dcmpeq>
 800d29e:	2800      	cmp	r0, #0
 800d2a0:	d100      	bne.n	800d2a4 <_svfprintf_r+0x580>
 800d2a2:	e191      	b.n	800d5c8 <_svfprintf_r+0x8a4>
 800d2a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d2a6:	07db      	lsls	r3, r3, #31
 800d2a8:	d400      	bmi.n	800d2ac <_svfprintf_r+0x588>
 800d2aa:	e18d      	b.n	800d5c8 <_svfprintf_r+0x8a4>
 800d2ac:	2030      	movs	r0, #48	; 0x30
 800d2ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d2b0:	932a      	str	r3, [sp, #168]	; 0xa8
 800d2b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d2b4:	7bdb      	ldrb	r3, [r3, #15]
 800d2b6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800d2b8:	3a01      	subs	r2, #1
 800d2ba:	922a      	str	r2, [sp, #168]	; 0xa8
 800d2bc:	7811      	ldrb	r1, [r2, #0]
 800d2be:	4299      	cmp	r1, r3
 800d2c0:	d100      	bne.n	800d2c4 <_svfprintf_r+0x5a0>
 800d2c2:	e171      	b.n	800d5a8 <_svfprintf_r+0x884>
 800d2c4:	1c4b      	adds	r3, r1, #1
 800d2c6:	b2db      	uxtb	r3, r3
 800d2c8:	2939      	cmp	r1, #57	; 0x39
 800d2ca:	d101      	bne.n	800d2d0 <_svfprintf_r+0x5ac>
 800d2cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d2ce:	7a9b      	ldrb	r3, [r3, #10]
 800d2d0:	7013      	strb	r3, [r2, #0]
 800d2d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d2d4:	9a08      	ldr	r2, [sp, #32]
 800d2d6:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800d2d8:	1a9b      	subs	r3, r3, r2
 800d2da:	930e      	str	r3, [sp, #56]	; 0x38
 800d2dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2de:	2b47      	cmp	r3, #71	; 0x47
 800d2e0:	d000      	beq.n	800d2e4 <_svfprintf_r+0x5c0>
 800d2e2:	e1c4      	b.n	800d66e <_svfprintf_r+0x94a>
 800d2e4:	1ceb      	adds	r3, r5, #3
 800d2e6:	db03      	blt.n	800d2f0 <_svfprintf_r+0x5cc>
 800d2e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2ea:	42ab      	cmp	r3, r5
 800d2ec:	db00      	blt.n	800d2f0 <_svfprintf_r+0x5cc>
 800d2ee:	e1e6      	b.n	800d6be <_svfprintf_r+0x99a>
 800d2f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d2f2:	3b02      	subs	r3, #2
 800d2f4:	930f      	str	r3, [sp, #60]	; 0x3c
 800d2f6:	223c      	movs	r2, #60	; 0x3c
 800d2f8:	466b      	mov	r3, sp
 800d2fa:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d2fc:	189b      	adds	r3, r3, r2
 800d2fe:	1e6c      	subs	r4, r5, #1
 800d300:	3a1c      	subs	r2, #28
 800d302:	2000      	movs	r0, #0
 800d304:	781b      	ldrb	r3, [r3, #0]
 800d306:	9426      	str	r4, [sp, #152]	; 0x98
 800d308:	4391      	bics	r1, r2
 800d30a:	2941      	cmp	r1, #65	; 0x41
 800d30c:	d102      	bne.n	800d314 <_svfprintf_r+0x5f0>
 800d30e:	330f      	adds	r3, #15
 800d310:	b2db      	uxtb	r3, r3
 800d312:	3001      	adds	r0, #1
 800d314:	a928      	add	r1, sp, #160	; 0xa0
 800d316:	700b      	strb	r3, [r1, #0]
 800d318:	232b      	movs	r3, #43	; 0x2b
 800d31a:	2c00      	cmp	r4, #0
 800d31c:	da02      	bge.n	800d324 <_svfprintf_r+0x600>
 800d31e:	2401      	movs	r4, #1
 800d320:	3302      	adds	r3, #2
 800d322:	1b64      	subs	r4, r4, r5
 800d324:	704b      	strb	r3, [r1, #1]
 800d326:	2c09      	cmp	r4, #9
 800d328:	dc00      	bgt.n	800d32c <_svfprintf_r+0x608>
 800d32a:	e1ba      	b.n	800d6a2 <_svfprintf_r+0x97e>
 800d32c:	2337      	movs	r3, #55	; 0x37
 800d32e:	250a      	movs	r5, #10
 800d330:	aa1e      	add	r2, sp, #120	; 0x78
 800d332:	189b      	adds	r3, r3, r2
 800d334:	9310      	str	r3, [sp, #64]	; 0x40
 800d336:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d338:	0020      	movs	r0, r4
 800d33a:	9309      	str	r3, [sp, #36]	; 0x24
 800d33c:	0029      	movs	r1, r5
 800d33e:	3b01      	subs	r3, #1
 800d340:	9310      	str	r3, [sp, #64]	; 0x40
 800d342:	f7f3 f86b 	bl	800041c <__aeabi_idivmod>
 800d346:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d348:	3130      	adds	r1, #48	; 0x30
 800d34a:	7019      	strb	r1, [r3, #0]
 800d34c:	0020      	movs	r0, r4
 800d34e:	0029      	movs	r1, r5
 800d350:	9411      	str	r4, [sp, #68]	; 0x44
 800d352:	f7f2 ff7d 	bl	8000250 <__divsi3>
 800d356:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d358:	0004      	movs	r4, r0
 800d35a:	2b63      	cmp	r3, #99	; 0x63
 800d35c:	dceb      	bgt.n	800d336 <_svfprintf_r+0x612>
 800d35e:	222a      	movs	r2, #42	; 0x2a
 800d360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d362:	a81e      	add	r0, sp, #120	; 0x78
 800d364:	1e99      	subs	r1, r3, #2
 800d366:	1812      	adds	r2, r2, r0
 800d368:	2037      	movs	r0, #55	; 0x37
 800d36a:	000b      	movs	r3, r1
 800d36c:	3430      	adds	r4, #48	; 0x30
 800d36e:	700c      	strb	r4, [r1, #0]
 800d370:	ac1e      	add	r4, sp, #120	; 0x78
 800d372:	1900      	adds	r0, r0, r4
 800d374:	4283      	cmp	r3, r0
 800d376:	d200      	bcs.n	800d37a <_svfprintf_r+0x656>
 800d378:	e18e      	b.n	800d698 <_svfprintf_r+0x974>
 800d37a:	2300      	movs	r3, #0
 800d37c:	4281      	cmp	r1, r0
 800d37e:	d804      	bhi.n	800d38a <_svfprintf_r+0x666>
 800d380:	aa1e      	add	r2, sp, #120	; 0x78
 800d382:	3339      	adds	r3, #57	; 0x39
 800d384:	189b      	adds	r3, r3, r2
 800d386:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d388:	1a9b      	subs	r3, r3, r2
 800d38a:	222a      	movs	r2, #42	; 0x2a
 800d38c:	a91e      	add	r1, sp, #120	; 0x78
 800d38e:	1852      	adds	r2, r2, r1
 800d390:	18d3      	adds	r3, r2, r3
 800d392:	aa28      	add	r2, sp, #160	; 0xa0
 800d394:	1a9b      	subs	r3, r3, r2
 800d396:	931e      	str	r3, [sp, #120]	; 0x78
 800d398:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d39a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d39c:	4694      	mov	ip, r2
 800d39e:	4463      	add	r3, ip
 800d3a0:	9309      	str	r3, [sp, #36]	; 0x24
 800d3a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d3a4:	2b01      	cmp	r3, #1
 800d3a6:	dc01      	bgt.n	800d3ac <_svfprintf_r+0x688>
 800d3a8:	07f3      	lsls	r3, r6, #31
 800d3aa:	d504      	bpl.n	800d3b6 <_svfprintf_r+0x692>
 800d3ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d3ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3b0:	4694      	mov	ip, r2
 800d3b2:	4463      	add	r3, ip
 800d3b4:	9309      	str	r3, [sp, #36]	; 0x24
 800d3b6:	2280      	movs	r2, #128	; 0x80
 800d3b8:	4b74      	ldr	r3, [pc, #464]	; (800d58c <_svfprintf_r+0x868>)
 800d3ba:	0052      	lsls	r2, r2, #1
 800d3bc:	4033      	ands	r3, r6
 800d3be:	431a      	orrs	r2, r3
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	001d      	movs	r5, r3
 800d3c4:	921a      	str	r2, [sp, #104]	; 0x68
 800d3c6:	9310      	str	r3, [sp, #64]	; 0x40
 800d3c8:	9311      	str	r3, [sp, #68]	; 0x44
 800d3ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d3cc:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800d3ce:	9319      	str	r3, [sp, #100]	; 0x64
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d006      	beq.n	800d3e2 <_svfprintf_r+0x6be>
 800d3d4:	231b      	movs	r3, #27
 800d3d6:	aa1e      	add	r2, sp, #120	; 0x78
 800d3d8:	189b      	adds	r3, r3, r2
 800d3da:	222d      	movs	r2, #45	; 0x2d
 800d3dc:	701a      	strb	r2, [r3, #0]
 800d3de:	2300      	movs	r3, #0
 800d3e0:	9319      	str	r3, [sp, #100]	; 0x64
 800d3e2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d3e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d3e6:	931a      	str	r3, [sp, #104]	; 0x68
 800d3e8:	4293      	cmp	r3, r2
 800d3ea:	da00      	bge.n	800d3ee <_svfprintf_r+0x6ca>
 800d3ec:	921a      	str	r2, [sp, #104]	; 0x68
 800d3ee:	231b      	movs	r3, #27
 800d3f0:	aa1e      	add	r2, sp, #120	; 0x78
 800d3f2:	189b      	adds	r3, r3, r2
 800d3f4:	781b      	ldrb	r3, [r3, #0]
 800d3f6:	1e5a      	subs	r2, r3, #1
 800d3f8:	4193      	sbcs	r3, r2
 800d3fa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d3fc:	18d3      	adds	r3, r2, r3
 800d3fe:	931a      	str	r3, [sp, #104]	; 0x68
 800d400:	0032      	movs	r2, r6
 800d402:	2302      	movs	r3, #2
 800d404:	401a      	ands	r2, r3
 800d406:	9220      	str	r2, [sp, #128]	; 0x80
 800d408:	421e      	tst	r6, r3
 800d40a:	d002      	beq.n	800d412 <_svfprintf_r+0x6ee>
 800d40c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800d40e:	3302      	adds	r3, #2
 800d410:	931a      	str	r3, [sp, #104]	; 0x68
 800d412:	2384      	movs	r3, #132	; 0x84
 800d414:	0032      	movs	r2, r6
 800d416:	401a      	ands	r2, r3
 800d418:	9221      	str	r2, [sp, #132]	; 0x84
 800d41a:	421e      	tst	r6, r3
 800d41c:	d11f      	bne.n	800d45e <_svfprintf_r+0x73a>
 800d41e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d420:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d422:	1a9c      	subs	r4, r3, r2
 800d424:	2c00      	cmp	r4, #0
 800d426:	dd1a      	ble.n	800d45e <_svfprintf_r+0x73a>
 800d428:	0039      	movs	r1, r7
 800d42a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d42c:	4858      	ldr	r0, [pc, #352]	; (800d590 <_svfprintf_r+0x86c>)
 800d42e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d430:	3301      	adds	r3, #1
 800d432:	3108      	adds	r1, #8
 800d434:	6038      	str	r0, [r7, #0]
 800d436:	2c10      	cmp	r4, #16
 800d438:	dd00      	ble.n	800d43c <_svfprintf_r+0x718>
 800d43a:	e31c      	b.n	800da76 <_svfprintf_r+0xd52>
 800d43c:	607c      	str	r4, [r7, #4]
 800d43e:	18a4      	adds	r4, r4, r2
 800d440:	000f      	movs	r7, r1
 800d442:	942e      	str	r4, [sp, #184]	; 0xb8
 800d444:	932d      	str	r3, [sp, #180]	; 0xb4
 800d446:	2b07      	cmp	r3, #7
 800d448:	dd09      	ble.n	800d45e <_svfprintf_r+0x73a>
 800d44a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d44c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d44e:	aa2c      	add	r2, sp, #176	; 0xb0
 800d450:	f003 fd7e 	bl	8010f50 <__ssprint_r>
 800d454:	2800      	cmp	r0, #0
 800d456:	d001      	beq.n	800d45c <_svfprintf_r+0x738>
 800d458:	f000 fe43 	bl	800e0e2 <_svfprintf_r+0x13be>
 800d45c:	af2f      	add	r7, sp, #188	; 0xbc
 800d45e:	221b      	movs	r2, #27
 800d460:	a91e      	add	r1, sp, #120	; 0x78
 800d462:	1852      	adds	r2, r2, r1
 800d464:	7811      	ldrb	r1, [r2, #0]
 800d466:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d468:	2900      	cmp	r1, #0
 800d46a:	d014      	beq.n	800d496 <_svfprintf_r+0x772>
 800d46c:	603a      	str	r2, [r7, #0]
 800d46e:	2201      	movs	r2, #1
 800d470:	189b      	adds	r3, r3, r2
 800d472:	932e      	str	r3, [sp, #184]	; 0xb8
 800d474:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d476:	607a      	str	r2, [r7, #4]
 800d478:	189b      	adds	r3, r3, r2
 800d47a:	932d      	str	r3, [sp, #180]	; 0xb4
 800d47c:	3708      	adds	r7, #8
 800d47e:	2b07      	cmp	r3, #7
 800d480:	dd09      	ble.n	800d496 <_svfprintf_r+0x772>
 800d482:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d484:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d486:	aa2c      	add	r2, sp, #176	; 0xb0
 800d488:	f003 fd62 	bl	8010f50 <__ssprint_r>
 800d48c:	2800      	cmp	r0, #0
 800d48e:	d001      	beq.n	800d494 <_svfprintf_r+0x770>
 800d490:	f000 fe27 	bl	800e0e2 <_svfprintf_r+0x13be>
 800d494:	af2f      	add	r7, sp, #188	; 0xbc
 800d496:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d498:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d49a:	2a00      	cmp	r2, #0
 800d49c:	d015      	beq.n	800d4ca <_svfprintf_r+0x7a6>
 800d49e:	aa25      	add	r2, sp, #148	; 0x94
 800d4a0:	603a      	str	r2, [r7, #0]
 800d4a2:	2202      	movs	r2, #2
 800d4a4:	189b      	adds	r3, r3, r2
 800d4a6:	932e      	str	r3, [sp, #184]	; 0xb8
 800d4a8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d4aa:	607a      	str	r2, [r7, #4]
 800d4ac:	3301      	adds	r3, #1
 800d4ae:	932d      	str	r3, [sp, #180]	; 0xb4
 800d4b0:	3708      	adds	r7, #8
 800d4b2:	2b07      	cmp	r3, #7
 800d4b4:	dd09      	ble.n	800d4ca <_svfprintf_r+0x7a6>
 800d4b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d4b8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d4ba:	aa2c      	add	r2, sp, #176	; 0xb0
 800d4bc:	f003 fd48 	bl	8010f50 <__ssprint_r>
 800d4c0:	2800      	cmp	r0, #0
 800d4c2:	d001      	beq.n	800d4c8 <_svfprintf_r+0x7a4>
 800d4c4:	f000 fe0d 	bl	800e0e2 <_svfprintf_r+0x13be>
 800d4c8:	af2f      	add	r7, sp, #188	; 0xbc
 800d4ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d4cc:	2b80      	cmp	r3, #128	; 0x80
 800d4ce:	d11f      	bne.n	800d510 <_svfprintf_r+0x7ec>
 800d4d0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d4d2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d4d4:	1a9c      	subs	r4, r3, r2
 800d4d6:	2c00      	cmp	r4, #0
 800d4d8:	dd1a      	ble.n	800d510 <_svfprintf_r+0x7ec>
 800d4da:	0039      	movs	r1, r7
 800d4dc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d4de:	482d      	ldr	r0, [pc, #180]	; (800d594 <_svfprintf_r+0x870>)
 800d4e0:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d4e2:	3301      	adds	r3, #1
 800d4e4:	3108      	adds	r1, #8
 800d4e6:	6038      	str	r0, [r7, #0]
 800d4e8:	2c10      	cmp	r4, #16
 800d4ea:	dd00      	ble.n	800d4ee <_svfprintf_r+0x7ca>
 800d4ec:	e2d6      	b.n	800da9c <_svfprintf_r+0xd78>
 800d4ee:	607c      	str	r4, [r7, #4]
 800d4f0:	18a4      	adds	r4, r4, r2
 800d4f2:	000f      	movs	r7, r1
 800d4f4:	942e      	str	r4, [sp, #184]	; 0xb8
 800d4f6:	932d      	str	r3, [sp, #180]	; 0xb4
 800d4f8:	2b07      	cmp	r3, #7
 800d4fa:	dd09      	ble.n	800d510 <_svfprintf_r+0x7ec>
 800d4fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d4fe:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d500:	aa2c      	add	r2, sp, #176	; 0xb0
 800d502:	f003 fd25 	bl	8010f50 <__ssprint_r>
 800d506:	2800      	cmp	r0, #0
 800d508:	d001      	beq.n	800d50e <_svfprintf_r+0x7ea>
 800d50a:	f000 fdea 	bl	800e0e2 <_svfprintf_r+0x13be>
 800d50e:	af2f      	add	r7, sp, #188	; 0xbc
 800d510:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d512:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d514:	1a9c      	subs	r4, r3, r2
 800d516:	2c00      	cmp	r4, #0
 800d518:	dd1a      	ble.n	800d550 <_svfprintf_r+0x82c>
 800d51a:	0039      	movs	r1, r7
 800d51c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d51e:	481d      	ldr	r0, [pc, #116]	; (800d594 <_svfprintf_r+0x870>)
 800d520:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d522:	3301      	adds	r3, #1
 800d524:	3108      	adds	r1, #8
 800d526:	6038      	str	r0, [r7, #0]
 800d528:	2c10      	cmp	r4, #16
 800d52a:	dd00      	ble.n	800d52e <_svfprintf_r+0x80a>
 800d52c:	e2c9      	b.n	800dac2 <_svfprintf_r+0xd9e>
 800d52e:	18a2      	adds	r2, r4, r2
 800d530:	607c      	str	r4, [r7, #4]
 800d532:	922e      	str	r2, [sp, #184]	; 0xb8
 800d534:	000f      	movs	r7, r1
 800d536:	932d      	str	r3, [sp, #180]	; 0xb4
 800d538:	2b07      	cmp	r3, #7
 800d53a:	dd09      	ble.n	800d550 <_svfprintf_r+0x82c>
 800d53c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d53e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d540:	aa2c      	add	r2, sp, #176	; 0xb0
 800d542:	f003 fd05 	bl	8010f50 <__ssprint_r>
 800d546:	2800      	cmp	r0, #0
 800d548:	d001      	beq.n	800d54e <_svfprintf_r+0x82a>
 800d54a:	f000 fdca 	bl	800e0e2 <_svfprintf_r+0x13be>
 800d54e:	af2f      	add	r7, sp, #188	; 0xbc
 800d550:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d552:	9319      	str	r3, [sp, #100]	; 0x64
 800d554:	05f3      	lsls	r3, r6, #23
 800d556:	d500      	bpl.n	800d55a <_svfprintf_r+0x836>
 800d558:	e2ce      	b.n	800daf8 <_svfprintf_r+0xdd4>
 800d55a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d55c:	9b08      	ldr	r3, [sp, #32]
 800d55e:	4694      	mov	ip, r2
 800d560:	603b      	str	r3, [r7, #0]
 800d562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d564:	607b      	str	r3, [r7, #4]
 800d566:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d568:	4463      	add	r3, ip
 800d56a:	932e      	str	r3, [sp, #184]	; 0xb8
 800d56c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d56e:	3301      	adds	r3, #1
 800d570:	932d      	str	r3, [sp, #180]	; 0xb4
 800d572:	2b07      	cmp	r3, #7
 800d574:	dd00      	ble.n	800d578 <_svfprintf_r+0x854>
 800d576:	e3a3      	b.n	800dcc0 <_svfprintf_r+0xf9c>
 800d578:	3708      	adds	r7, #8
 800d57a:	e301      	b.n	800db80 <_svfprintf_r+0xe5c>
 800d57c:	0801431c 	.word	0x0801431c
 800d580:	0801432d 	.word	0x0801432d
 800d584:	40300000 	.word	0x40300000
 800d588:	3fe00000 	.word	0x3fe00000
 800d58c:	fffffbff 	.word	0xfffffbff
 800d590:	08014340 	.word	0x08014340
 800d594:	08014350 	.word	0x08014350
 800d598:	9b08      	ldr	r3, [sp, #32]
 800d59a:	930c      	str	r3, [sp, #48]	; 0x30
 800d59c:	e610      	b.n	800d1c0 <_svfprintf_r+0x49c>
 800d59e:	2306      	movs	r3, #6
 800d5a0:	e5fd      	b.n	800d19e <_svfprintf_r+0x47a>
 800d5a2:	930e      	str	r3, [sp, #56]	; 0x38
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	e61a      	b.n	800d1de <_svfprintf_r+0x4ba>
 800d5a8:	7010      	strb	r0, [r2, #0]
 800d5aa:	e684      	b.n	800d2b6 <_svfprintf_r+0x592>
 800d5ac:	7018      	strb	r0, [r3, #0]
 800d5ae:	3301      	adds	r3, #1
 800d5b0:	1aca      	subs	r2, r1, r3
 800d5b2:	d5fb      	bpl.n	800d5ac <_svfprintf_r+0x888>
 800d5b4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	3201      	adds	r2, #1
 800d5ba:	db01      	blt.n	800d5c0 <_svfprintf_r+0x89c>
 800d5bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d5be:	3301      	adds	r3, #1
 800d5c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d5c2:	18d3      	adds	r3, r2, r3
 800d5c4:	9323      	str	r3, [sp, #140]	; 0x8c
 800d5c6:	e684      	b.n	800d2d2 <_svfprintf_r+0x5ae>
 800d5c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d5ca:	9920      	ldr	r1, [sp, #128]	; 0x80
 800d5cc:	2030      	movs	r0, #48	; 0x30
 800d5ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d5d0:	1851      	adds	r1, r2, r1
 800d5d2:	e7ed      	b.n	800d5b0 <_svfprintf_r+0x88c>
 800d5d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d5d6:	2303      	movs	r3, #3
 800d5d8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d5da:	2a46      	cmp	r2, #70	; 0x46
 800d5dc:	d006      	beq.n	800d5ec <_svfprintf_r+0x8c8>
 800d5de:	0014      	movs	r4, r2
 800d5e0:	3c45      	subs	r4, #69	; 0x45
 800d5e2:	4262      	negs	r2, r4
 800d5e4:	4154      	adcs	r4, r2
 800d5e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5e8:	3b01      	subs	r3, #1
 800d5ea:	1914      	adds	r4, r2, r4
 800d5ec:	aa2a      	add	r2, sp, #168	; 0xa8
 800d5ee:	9204      	str	r2, [sp, #16]
 800d5f0:	aa27      	add	r2, sp, #156	; 0x9c
 800d5f2:	9203      	str	r2, [sp, #12]
 800d5f4:	aa26      	add	r2, sp, #152	; 0x98
 800d5f6:	9202      	str	r2, [sp, #8]
 800d5f8:	9300      	str	r3, [sp, #0]
 800d5fa:	002a      	movs	r2, r5
 800d5fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d5fe:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d600:	9401      	str	r4, [sp, #4]
 800d602:	f002 fad7 	bl	800fbb4 <_dtoa_r>
 800d606:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d608:	9008      	str	r0, [sp, #32]
 800d60a:	2b47      	cmp	r3, #71	; 0x47
 800d60c:	d103      	bne.n	800d616 <_svfprintf_r+0x8f2>
 800d60e:	07f3      	lsls	r3, r6, #31
 800d610:	d401      	bmi.n	800d616 <_svfprintf_r+0x8f2>
 800d612:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d614:	e65e      	b.n	800d2d4 <_svfprintf_r+0x5b0>
 800d616:	9b08      	ldr	r3, [sp, #32]
 800d618:	191b      	adds	r3, r3, r4
 800d61a:	9311      	str	r3, [sp, #68]	; 0x44
 800d61c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d61e:	2b46      	cmp	r3, #70	; 0x46
 800d620:	d112      	bne.n	800d648 <_svfprintf_r+0x924>
 800d622:	9b08      	ldr	r3, [sp, #32]
 800d624:	781b      	ldrb	r3, [r3, #0]
 800d626:	2b30      	cmp	r3, #48	; 0x30
 800d628:	d10a      	bne.n	800d640 <_svfprintf_r+0x91c>
 800d62a:	2200      	movs	r2, #0
 800d62c:	2300      	movs	r3, #0
 800d62e:	0028      	movs	r0, r5
 800d630:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d632:	f7f2 ff09 	bl	8000448 <__aeabi_dcmpeq>
 800d636:	2800      	cmp	r0, #0
 800d638:	d102      	bne.n	800d640 <_svfprintf_r+0x91c>
 800d63a:	2301      	movs	r3, #1
 800d63c:	1b1b      	subs	r3, r3, r4
 800d63e:	9326      	str	r3, [sp, #152]	; 0x98
 800d640:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d642:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d644:	18d3      	adds	r3, r2, r3
 800d646:	9311      	str	r3, [sp, #68]	; 0x44
 800d648:	2200      	movs	r2, #0
 800d64a:	2300      	movs	r3, #0
 800d64c:	0028      	movs	r0, r5
 800d64e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d650:	f7f2 fefa 	bl	8000448 <__aeabi_dcmpeq>
 800d654:	2800      	cmp	r0, #0
 800d656:	d001      	beq.n	800d65c <_svfprintf_r+0x938>
 800d658:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d65a:	932a      	str	r3, [sp, #168]	; 0xa8
 800d65c:	2230      	movs	r2, #48	; 0x30
 800d65e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d660:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d662:	4299      	cmp	r1, r3
 800d664:	d9d5      	bls.n	800d612 <_svfprintf_r+0x8ee>
 800d666:	1c59      	adds	r1, r3, #1
 800d668:	912a      	str	r1, [sp, #168]	; 0xa8
 800d66a:	701a      	strb	r2, [r3, #0]
 800d66c:	e7f7      	b.n	800d65e <_svfprintf_r+0x93a>
 800d66e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d670:	2b46      	cmp	r3, #70	; 0x46
 800d672:	d000      	beq.n	800d676 <_svfprintf_r+0x952>
 800d674:	e63f      	b.n	800d2f6 <_svfprintf_r+0x5d2>
 800d676:	2201      	movs	r2, #1
 800d678:	0033      	movs	r3, r6
 800d67a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d67c:	4013      	ands	r3, r2
 800d67e:	430b      	orrs	r3, r1
 800d680:	2d00      	cmp	r5, #0
 800d682:	dd2c      	ble.n	800d6de <_svfprintf_r+0x9ba>
 800d684:	2b00      	cmp	r3, #0
 800d686:	d046      	beq.n	800d716 <_svfprintf_r+0x9f2>
 800d688:	000a      	movs	r2, r1
 800d68a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d68c:	18eb      	adds	r3, r5, r3
 800d68e:	18d3      	adds	r3, r2, r3
 800d690:	9309      	str	r3, [sp, #36]	; 0x24
 800d692:	2366      	movs	r3, #102	; 0x66
 800d694:	930f      	str	r3, [sp, #60]	; 0x3c
 800d696:	e030      	b.n	800d6fa <_svfprintf_r+0x9d6>
 800d698:	781c      	ldrb	r4, [r3, #0]
 800d69a:	3301      	adds	r3, #1
 800d69c:	7014      	strb	r4, [r2, #0]
 800d69e:	3201      	adds	r2, #1
 800d6a0:	e668      	b.n	800d374 <_svfprintf_r+0x650>
 800d6a2:	222a      	movs	r2, #42	; 0x2a
 800d6a4:	ab1e      	add	r3, sp, #120	; 0x78
 800d6a6:	18d2      	adds	r2, r2, r3
 800d6a8:	2800      	cmp	r0, #0
 800d6aa:	d104      	bne.n	800d6b6 <_svfprintf_r+0x992>
 800d6ac:	2330      	movs	r3, #48	; 0x30
 800d6ae:	222b      	movs	r2, #43	; 0x2b
 800d6b0:	708b      	strb	r3, [r1, #2]
 800d6b2:	ab1e      	add	r3, sp, #120	; 0x78
 800d6b4:	18d2      	adds	r2, r2, r3
 800d6b6:	3430      	adds	r4, #48	; 0x30
 800d6b8:	1c53      	adds	r3, r2, #1
 800d6ba:	7014      	strb	r4, [r2, #0]
 800d6bc:	e669      	b.n	800d392 <_svfprintf_r+0x66e>
 800d6be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d6c0:	42ab      	cmp	r3, r5
 800d6c2:	dd12      	ble.n	800d6ea <_svfprintf_r+0x9c6>
 800d6c4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d6c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d6c8:	4694      	mov	ip, r2
 800d6ca:	4463      	add	r3, ip
 800d6cc:	9309      	str	r3, [sp, #36]	; 0x24
 800d6ce:	2367      	movs	r3, #103	; 0x67
 800d6d0:	930f      	str	r3, [sp, #60]	; 0x3c
 800d6d2:	2d00      	cmp	r5, #0
 800d6d4:	dc11      	bgt.n	800d6fa <_svfprintf_r+0x9d6>
 800d6d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d6d8:	1b5b      	subs	r3, r3, r5
 800d6da:	3301      	adds	r3, #1
 800d6dc:	e00c      	b.n	800d6f8 <_svfprintf_r+0x9d4>
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d01b      	beq.n	800d71a <_svfprintf_r+0x9f6>
 800d6e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d6e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d6e6:	3301      	adds	r3, #1
 800d6e8:	e7d1      	b.n	800d68e <_svfprintf_r+0x96a>
 800d6ea:	2367      	movs	r3, #103	; 0x67
 800d6ec:	9509      	str	r5, [sp, #36]	; 0x24
 800d6ee:	930f      	str	r3, [sp, #60]	; 0x3c
 800d6f0:	07f3      	lsls	r3, r6, #31
 800d6f2:	d502      	bpl.n	800d6fa <_svfprintf_r+0x9d6>
 800d6f4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d6f6:	18eb      	adds	r3, r5, r3
 800d6f8:	9309      	str	r3, [sp, #36]	; 0x24
 800d6fa:	2380      	movs	r3, #128	; 0x80
 800d6fc:	0032      	movs	r2, r6
 800d6fe:	00db      	lsls	r3, r3, #3
 800d700:	401a      	ands	r2, r3
 800d702:	9211      	str	r2, [sp, #68]	; 0x44
 800d704:	2200      	movs	r2, #0
 800d706:	9210      	str	r2, [sp, #64]	; 0x40
 800d708:	421e      	tst	r6, r3
 800d70a:	d100      	bne.n	800d70e <_svfprintf_r+0x9ea>
 800d70c:	e65d      	b.n	800d3ca <_svfprintf_r+0x6a6>
 800d70e:	4295      	cmp	r5, r2
 800d710:	dc25      	bgt.n	800d75e <_svfprintf_r+0xa3a>
 800d712:	9211      	str	r2, [sp, #68]	; 0x44
 800d714:	e659      	b.n	800d3ca <_svfprintf_r+0x6a6>
 800d716:	9509      	str	r5, [sp, #36]	; 0x24
 800d718:	e7bb      	b.n	800d692 <_svfprintf_r+0x96e>
 800d71a:	2366      	movs	r3, #102	; 0x66
 800d71c:	9209      	str	r2, [sp, #36]	; 0x24
 800d71e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d720:	e7eb      	b.n	800d6fa <_svfprintf_r+0x9d6>
 800d722:	42ab      	cmp	r3, r5
 800d724:	da0e      	bge.n	800d744 <_svfprintf_r+0xa20>
 800d726:	1aed      	subs	r5, r5, r3
 800d728:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d72a:	785b      	ldrb	r3, [r3, #1]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d012      	beq.n	800d756 <_svfprintf_r+0xa32>
 800d730:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d732:	3301      	adds	r3, #1
 800d734:	9311      	str	r3, [sp, #68]	; 0x44
 800d736:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d738:	3301      	adds	r3, #1
 800d73a:	9312      	str	r3, [sp, #72]	; 0x48
 800d73c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d73e:	781b      	ldrb	r3, [r3, #0]
 800d740:	2bff      	cmp	r3, #255	; 0xff
 800d742:	d1ee      	bne.n	800d722 <_svfprintf_r+0x9fe>
 800d744:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d746:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d748:	189b      	adds	r3, r3, r2
 800d74a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d74c:	4353      	muls	r3, r2
 800d74e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d750:	189b      	adds	r3, r3, r2
 800d752:	9309      	str	r3, [sp, #36]	; 0x24
 800d754:	e639      	b.n	800d3ca <_svfprintf_r+0x6a6>
 800d756:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d758:	3301      	adds	r3, #1
 800d75a:	9310      	str	r3, [sp, #64]	; 0x40
 800d75c:	e7ee      	b.n	800d73c <_svfprintf_r+0xa18>
 800d75e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d760:	9311      	str	r3, [sp, #68]	; 0x44
 800d762:	e7eb      	b.n	800d73c <_svfprintf_r+0xa18>
 800d764:	1d23      	adds	r3, r4, #4
 800d766:	930d      	str	r3, [sp, #52]	; 0x34
 800d768:	06b3      	lsls	r3, r6, #26
 800d76a:	d509      	bpl.n	800d780 <_svfprintf_r+0xa5c>
 800d76c:	6823      	ldr	r3, [r4, #0]
 800d76e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d770:	601a      	str	r2, [r3, #0]
 800d772:	17d2      	asrs	r2, r2, #31
 800d774:	605a      	str	r2, [r3, #4]
 800d776:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d778:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800d77a:	9308      	str	r3, [sp, #32]
 800d77c:	f7ff fb0d 	bl	800cd9a <_svfprintf_r+0x76>
 800d780:	06f3      	lsls	r3, r6, #27
 800d782:	d503      	bpl.n	800d78c <_svfprintf_r+0xa68>
 800d784:	6823      	ldr	r3, [r4, #0]
 800d786:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d788:	601a      	str	r2, [r3, #0]
 800d78a:	e7f4      	b.n	800d776 <_svfprintf_r+0xa52>
 800d78c:	0673      	lsls	r3, r6, #25
 800d78e:	d503      	bpl.n	800d798 <_svfprintf_r+0xa74>
 800d790:	6823      	ldr	r3, [r4, #0]
 800d792:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d794:	801a      	strh	r2, [r3, #0]
 800d796:	e7ee      	b.n	800d776 <_svfprintf_r+0xa52>
 800d798:	05b6      	lsls	r6, r6, #22
 800d79a:	d5f3      	bpl.n	800d784 <_svfprintf_r+0xa60>
 800d79c:	6823      	ldr	r3, [r4, #0]
 800d79e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d7a0:	701a      	strb	r2, [r3, #0]
 800d7a2:	e7e8      	b.n	800d776 <_svfprintf_r+0xa52>
 800d7a4:	2310      	movs	r3, #16
 800d7a6:	431e      	orrs	r6, r3
 800d7a8:	2320      	movs	r3, #32
 800d7aa:	0030      	movs	r0, r6
 800d7ac:	4018      	ands	r0, r3
 800d7ae:	421e      	tst	r6, r3
 800d7b0:	d00f      	beq.n	800d7d2 <_svfprintf_r+0xaae>
 800d7b2:	3b19      	subs	r3, #25
 800d7b4:	3407      	adds	r4, #7
 800d7b6:	439c      	bics	r4, r3
 800d7b8:	0022      	movs	r2, r4
 800d7ba:	ca18      	ldmia	r2!, {r3, r4}
 800d7bc:	9306      	str	r3, [sp, #24]
 800d7be:	9407      	str	r4, [sp, #28]
 800d7c0:	920d      	str	r2, [sp, #52]	; 0x34
 800d7c2:	4bc9      	ldr	r3, [pc, #804]	; (800dae8 <_svfprintf_r+0xdc4>)
 800d7c4:	401e      	ands	r6, r3
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	221b      	movs	r2, #27
 800d7ca:	a91e      	add	r1, sp, #120	; 0x78
 800d7cc:	1852      	adds	r2, r2, r1
 800d7ce:	2100      	movs	r1, #0
 800d7d0:	e430      	b.n	800d034 <_svfprintf_r+0x310>
 800d7d2:	0022      	movs	r2, r4
 800d7d4:	ca08      	ldmia	r2!, {r3}
 800d7d6:	0031      	movs	r1, r6
 800d7d8:	920d      	str	r2, [sp, #52]	; 0x34
 800d7da:	2210      	movs	r2, #16
 800d7dc:	4011      	ands	r1, r2
 800d7de:	4216      	tst	r6, r2
 800d7e0:	d002      	beq.n	800d7e8 <_svfprintf_r+0xac4>
 800d7e2:	9306      	str	r3, [sp, #24]
 800d7e4:	9007      	str	r0, [sp, #28]
 800d7e6:	e7ec      	b.n	800d7c2 <_svfprintf_r+0xa9e>
 800d7e8:	2240      	movs	r2, #64	; 0x40
 800d7ea:	0030      	movs	r0, r6
 800d7ec:	4010      	ands	r0, r2
 800d7ee:	4216      	tst	r6, r2
 800d7f0:	d003      	beq.n	800d7fa <_svfprintf_r+0xad6>
 800d7f2:	b29b      	uxth	r3, r3
 800d7f4:	9306      	str	r3, [sp, #24]
 800d7f6:	9107      	str	r1, [sp, #28]
 800d7f8:	e7e3      	b.n	800d7c2 <_svfprintf_r+0xa9e>
 800d7fa:	2280      	movs	r2, #128	; 0x80
 800d7fc:	0031      	movs	r1, r6
 800d7fe:	0092      	lsls	r2, r2, #2
 800d800:	4011      	ands	r1, r2
 800d802:	4216      	tst	r6, r2
 800d804:	d0f6      	beq.n	800d7f4 <_svfprintf_r+0xad0>
 800d806:	b2db      	uxtb	r3, r3
 800d808:	e7eb      	b.n	800d7e2 <_svfprintf_r+0xabe>
 800d80a:	0023      	movs	r3, r4
 800d80c:	cb04      	ldmia	r3!, {r2}
 800d80e:	49b7      	ldr	r1, [pc, #732]	; (800daec <_svfprintf_r+0xdc8>)
 800d810:	9206      	str	r2, [sp, #24]
 800d812:	aa25      	add	r2, sp, #148	; 0x94
 800d814:	8011      	strh	r1, [r2, #0]
 800d816:	4ab6      	ldr	r2, [pc, #728]	; (800daf0 <_svfprintf_r+0xdcc>)
 800d818:	930d      	str	r3, [sp, #52]	; 0x34
 800d81a:	2300      	movs	r3, #0
 800d81c:	921f      	str	r2, [sp, #124]	; 0x7c
 800d81e:	2278      	movs	r2, #120	; 0x78
 800d820:	9307      	str	r3, [sp, #28]
 800d822:	3302      	adds	r3, #2
 800d824:	431e      	orrs	r6, r3
 800d826:	920f      	str	r2, [sp, #60]	; 0x3c
 800d828:	e7ce      	b.n	800d7c8 <_svfprintf_r+0xaa4>
 800d82a:	0023      	movs	r3, r4
 800d82c:	cb04      	ldmia	r3!, {r2}
 800d82e:	2400      	movs	r4, #0
 800d830:	930d      	str	r3, [sp, #52]	; 0x34
 800d832:	231b      	movs	r3, #27
 800d834:	9208      	str	r2, [sp, #32]
 800d836:	aa1e      	add	r2, sp, #120	; 0x78
 800d838:	189b      	adds	r3, r3, r2
 800d83a:	701c      	strb	r4, [r3, #0]
 800d83c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d83e:	3301      	adds	r3, #1
 800d840:	d00e      	beq.n	800d860 <_svfprintf_r+0xb3c>
 800d842:	0021      	movs	r1, r4
 800d844:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d846:	9808      	ldr	r0, [sp, #32]
 800d848:	f002 f83a 	bl	800f8c0 <memchr>
 800d84c:	900c      	str	r0, [sp, #48]	; 0x30
 800d84e:	42a0      	cmp	r0, r4
 800d850:	d100      	bne.n	800d854 <_svfprintf_r+0xb30>
 800d852:	e10d      	b.n	800da70 <_svfprintf_r+0xd4c>
 800d854:	9a08      	ldr	r2, [sp, #32]
 800d856:	1a83      	subs	r3, r0, r2
 800d858:	9309      	str	r3, [sp, #36]	; 0x24
 800d85a:	0023      	movs	r3, r4
 800d85c:	940c      	str	r4, [sp, #48]	; 0x30
 800d85e:	e44e      	b.n	800d0fe <_svfprintf_r+0x3da>
 800d860:	9808      	ldr	r0, [sp, #32]
 800d862:	f7f2 fc4f 	bl	8000104 <strlen>
 800d866:	9009      	str	r0, [sp, #36]	; 0x24
 800d868:	e7f7      	b.n	800d85a <_svfprintf_r+0xb36>
 800d86a:	2310      	movs	r3, #16
 800d86c:	431e      	orrs	r6, r3
 800d86e:	2320      	movs	r3, #32
 800d870:	0030      	movs	r0, r6
 800d872:	4018      	ands	r0, r3
 800d874:	421e      	tst	r6, r3
 800d876:	d009      	beq.n	800d88c <_svfprintf_r+0xb68>
 800d878:	3b19      	subs	r3, #25
 800d87a:	3407      	adds	r4, #7
 800d87c:	439c      	bics	r4, r3
 800d87e:	0022      	movs	r2, r4
 800d880:	ca18      	ldmia	r2!, {r3, r4}
 800d882:	9306      	str	r3, [sp, #24]
 800d884:	9407      	str	r4, [sp, #28]
 800d886:	920d      	str	r2, [sp, #52]	; 0x34
 800d888:	2301      	movs	r3, #1
 800d88a:	e79d      	b.n	800d7c8 <_svfprintf_r+0xaa4>
 800d88c:	0023      	movs	r3, r4
 800d88e:	cb04      	ldmia	r3!, {r2}
 800d890:	0031      	movs	r1, r6
 800d892:	930d      	str	r3, [sp, #52]	; 0x34
 800d894:	2310      	movs	r3, #16
 800d896:	4019      	ands	r1, r3
 800d898:	421e      	tst	r6, r3
 800d89a:	d003      	beq.n	800d8a4 <_svfprintf_r+0xb80>
 800d89c:	9206      	str	r2, [sp, #24]
 800d89e:	9007      	str	r0, [sp, #28]
 800d8a0:	3b0f      	subs	r3, #15
 800d8a2:	e791      	b.n	800d7c8 <_svfprintf_r+0xaa4>
 800d8a4:	2340      	movs	r3, #64	; 0x40
 800d8a6:	0030      	movs	r0, r6
 800d8a8:	4018      	ands	r0, r3
 800d8aa:	421e      	tst	r6, r3
 800d8ac:	d003      	beq.n	800d8b6 <_svfprintf_r+0xb92>
 800d8ae:	b293      	uxth	r3, r2
 800d8b0:	9306      	str	r3, [sp, #24]
 800d8b2:	9107      	str	r1, [sp, #28]
 800d8b4:	e7e8      	b.n	800d888 <_svfprintf_r+0xb64>
 800d8b6:	2380      	movs	r3, #128	; 0x80
 800d8b8:	0031      	movs	r1, r6
 800d8ba:	009b      	lsls	r3, r3, #2
 800d8bc:	4019      	ands	r1, r3
 800d8be:	421e      	tst	r6, r3
 800d8c0:	d003      	beq.n	800d8ca <_svfprintf_r+0xba6>
 800d8c2:	b2d3      	uxtb	r3, r2
 800d8c4:	9306      	str	r3, [sp, #24]
 800d8c6:	9007      	str	r0, [sp, #28]
 800d8c8:	e7de      	b.n	800d888 <_svfprintf_r+0xb64>
 800d8ca:	9206      	str	r2, [sp, #24]
 800d8cc:	e7f1      	b.n	800d8b2 <_svfprintf_r+0xb8e>
 800d8ce:	4b89      	ldr	r3, [pc, #548]	; (800daf4 <_svfprintf_r+0xdd0>)
 800d8d0:	0030      	movs	r0, r6
 800d8d2:	931f      	str	r3, [sp, #124]	; 0x7c
 800d8d4:	2320      	movs	r3, #32
 800d8d6:	4018      	ands	r0, r3
 800d8d8:	421e      	tst	r6, r3
 800d8da:	d01a      	beq.n	800d912 <_svfprintf_r+0xbee>
 800d8dc:	3b19      	subs	r3, #25
 800d8de:	3407      	adds	r4, #7
 800d8e0:	439c      	bics	r4, r3
 800d8e2:	0022      	movs	r2, r4
 800d8e4:	ca18      	ldmia	r2!, {r3, r4}
 800d8e6:	9306      	str	r3, [sp, #24]
 800d8e8:	9407      	str	r4, [sp, #28]
 800d8ea:	920d      	str	r2, [sp, #52]	; 0x34
 800d8ec:	07f3      	lsls	r3, r6, #31
 800d8ee:	d50a      	bpl.n	800d906 <_svfprintf_r+0xbe2>
 800d8f0:	9b06      	ldr	r3, [sp, #24]
 800d8f2:	9a07      	ldr	r2, [sp, #28]
 800d8f4:	4313      	orrs	r3, r2
 800d8f6:	d006      	beq.n	800d906 <_svfprintf_r+0xbe2>
 800d8f8:	2230      	movs	r2, #48	; 0x30
 800d8fa:	ab25      	add	r3, sp, #148	; 0x94
 800d8fc:	701a      	strb	r2, [r3, #0]
 800d8fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d900:	705a      	strb	r2, [r3, #1]
 800d902:	2302      	movs	r3, #2
 800d904:	431e      	orrs	r6, r3
 800d906:	4b78      	ldr	r3, [pc, #480]	; (800dae8 <_svfprintf_r+0xdc4>)
 800d908:	401e      	ands	r6, r3
 800d90a:	2302      	movs	r3, #2
 800d90c:	e75c      	b.n	800d7c8 <_svfprintf_r+0xaa4>
 800d90e:	4b78      	ldr	r3, [pc, #480]	; (800daf0 <_svfprintf_r+0xdcc>)
 800d910:	e7de      	b.n	800d8d0 <_svfprintf_r+0xbac>
 800d912:	0023      	movs	r3, r4
 800d914:	cb04      	ldmia	r3!, {r2}
 800d916:	0031      	movs	r1, r6
 800d918:	930d      	str	r3, [sp, #52]	; 0x34
 800d91a:	2310      	movs	r3, #16
 800d91c:	4019      	ands	r1, r3
 800d91e:	421e      	tst	r6, r3
 800d920:	d002      	beq.n	800d928 <_svfprintf_r+0xc04>
 800d922:	9206      	str	r2, [sp, #24]
 800d924:	9007      	str	r0, [sp, #28]
 800d926:	e7e1      	b.n	800d8ec <_svfprintf_r+0xbc8>
 800d928:	2340      	movs	r3, #64	; 0x40
 800d92a:	0030      	movs	r0, r6
 800d92c:	4018      	ands	r0, r3
 800d92e:	421e      	tst	r6, r3
 800d930:	d003      	beq.n	800d93a <_svfprintf_r+0xc16>
 800d932:	b293      	uxth	r3, r2
 800d934:	9306      	str	r3, [sp, #24]
 800d936:	9107      	str	r1, [sp, #28]
 800d938:	e7d8      	b.n	800d8ec <_svfprintf_r+0xbc8>
 800d93a:	2380      	movs	r3, #128	; 0x80
 800d93c:	0031      	movs	r1, r6
 800d93e:	009b      	lsls	r3, r3, #2
 800d940:	4019      	ands	r1, r3
 800d942:	421e      	tst	r6, r3
 800d944:	d002      	beq.n	800d94c <_svfprintf_r+0xc28>
 800d946:	b2d3      	uxtb	r3, r2
 800d948:	9306      	str	r3, [sp, #24]
 800d94a:	e7eb      	b.n	800d924 <_svfprintf_r+0xc00>
 800d94c:	9206      	str	r2, [sp, #24]
 800d94e:	e7f2      	b.n	800d936 <_svfprintf_r+0xc12>
 800d950:	9b07      	ldr	r3, [sp, #28]
 800d952:	2b00      	cmp	r3, #0
 800d954:	d10a      	bne.n	800d96c <_svfprintf_r+0xc48>
 800d956:	9b06      	ldr	r3, [sp, #24]
 800d958:	2b09      	cmp	r3, #9
 800d95a:	d807      	bhi.n	800d96c <_svfprintf_r+0xc48>
 800d95c:	23e7      	movs	r3, #231	; 0xe7
 800d95e:	aa1e      	add	r2, sp, #120	; 0x78
 800d960:	189b      	adds	r3, r3, r2
 800d962:	9a06      	ldr	r2, [sp, #24]
 800d964:	3230      	adds	r2, #48	; 0x30
 800d966:	701a      	strb	r2, [r3, #0]
 800d968:	f000 fc18 	bl	800e19c <_svfprintf_r+0x1478>
 800d96c:	2680      	movs	r6, #128	; 0x80
 800d96e:	2300      	movs	r3, #0
 800d970:	00f6      	lsls	r6, r6, #3
 800d972:	930e      	str	r3, [sp, #56]	; 0x38
 800d974:	ad58      	add	r5, sp, #352	; 0x160
 800d976:	4026      	ands	r6, r4
 800d978:	220a      	movs	r2, #10
 800d97a:	9806      	ldr	r0, [sp, #24]
 800d97c:	9907      	ldr	r1, [sp, #28]
 800d97e:	2300      	movs	r3, #0
 800d980:	f7f2 fd90 	bl	80004a4 <__aeabi_uldivmod>
 800d984:	1e6b      	subs	r3, r5, #1
 800d986:	3230      	adds	r2, #48	; 0x30
 800d988:	9308      	str	r3, [sp, #32]
 800d98a:	701a      	strb	r2, [r3, #0]
 800d98c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d98e:	900c      	str	r0, [sp, #48]	; 0x30
 800d990:	3301      	adds	r3, #1
 800d992:	9110      	str	r1, [sp, #64]	; 0x40
 800d994:	930e      	str	r3, [sp, #56]	; 0x38
 800d996:	2e00      	cmp	r6, #0
 800d998:	d01d      	beq.n	800d9d6 <_svfprintf_r+0xcb2>
 800d99a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d99c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d99e:	781b      	ldrb	r3, [r3, #0]
 800d9a0:	429a      	cmp	r2, r3
 800d9a2:	d118      	bne.n	800d9d6 <_svfprintf_r+0xcb2>
 800d9a4:	2aff      	cmp	r2, #255	; 0xff
 800d9a6:	d016      	beq.n	800d9d6 <_svfprintf_r+0xcb2>
 800d9a8:	9b07      	ldr	r3, [sp, #28]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d102      	bne.n	800d9b4 <_svfprintf_r+0xc90>
 800d9ae:	9b06      	ldr	r3, [sp, #24]
 800d9b0:	2b09      	cmp	r3, #9
 800d9b2:	d910      	bls.n	800d9d6 <_svfprintf_r+0xcb2>
 800d9b4:	9b08      	ldr	r3, [sp, #32]
 800d9b6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d9b8:	991d      	ldr	r1, [sp, #116]	; 0x74
 800d9ba:	1a9b      	subs	r3, r3, r2
 800d9bc:	0018      	movs	r0, r3
 800d9be:	9308      	str	r3, [sp, #32]
 800d9c0:	f7fd ffd1 	bl	800b966 <strncpy>
 800d9c4:	2200      	movs	r2, #0
 800d9c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d9c8:	920e      	str	r2, [sp, #56]	; 0x38
 800d9ca:	785b      	ldrb	r3, [r3, #1]
 800d9cc:	1e5a      	subs	r2, r3, #1
 800d9ce:	4193      	sbcs	r3, r2
 800d9d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d9d2:	18d3      	adds	r3, r2, r3
 800d9d4:	9312      	str	r3, [sp, #72]	; 0x48
 800d9d6:	9b07      	ldr	r3, [sp, #28]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d10f      	bne.n	800d9fc <_svfprintf_r+0xcd8>
 800d9dc:	9b06      	ldr	r3, [sp, #24]
 800d9de:	2b09      	cmp	r3, #9
 800d9e0:	d80c      	bhi.n	800d9fc <_svfprintf_r+0xcd8>
 800d9e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9e4:	9a08      	ldr	r2, [sp, #32]
 800d9e6:	9319      	str	r3, [sp, #100]	; 0x64
 800d9e8:	ab58      	add	r3, sp, #352	; 0x160
 800d9ea:	1a9b      	subs	r3, r3, r2
 800d9ec:	9309      	str	r3, [sp, #36]	; 0x24
 800d9ee:	2300      	movs	r3, #0
 800d9f0:	0026      	movs	r6, r4
 800d9f2:	930c      	str	r3, [sp, #48]	; 0x30
 800d9f4:	001d      	movs	r5, r3
 800d9f6:	9310      	str	r3, [sp, #64]	; 0x40
 800d9f8:	9311      	str	r3, [sp, #68]	; 0x44
 800d9fa:	e4f2      	b.n	800d3e2 <_svfprintf_r+0x6be>
 800d9fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d9fe:	9d08      	ldr	r5, [sp, #32]
 800da00:	9306      	str	r3, [sp, #24]
 800da02:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800da04:	9307      	str	r3, [sp, #28]
 800da06:	e7b7      	b.n	800d978 <_svfprintf_r+0xc54>
 800da08:	200f      	movs	r0, #15
 800da0a:	ab58      	add	r3, sp, #352	; 0x160
 800da0c:	9308      	str	r3, [sp, #32]
 800da0e:	9b08      	ldr	r3, [sp, #32]
 800da10:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800da12:	3b01      	subs	r3, #1
 800da14:	9308      	str	r3, [sp, #32]
 800da16:	9b06      	ldr	r3, [sp, #24]
 800da18:	4003      	ands	r3, r0
 800da1a:	5cd3      	ldrb	r3, [r2, r3]
 800da1c:	9a08      	ldr	r2, [sp, #32]
 800da1e:	7013      	strb	r3, [r2, #0]
 800da20:	9b07      	ldr	r3, [sp, #28]
 800da22:	0719      	lsls	r1, r3, #28
 800da24:	9b06      	ldr	r3, [sp, #24]
 800da26:	091a      	lsrs	r2, r3, #4
 800da28:	9b07      	ldr	r3, [sp, #28]
 800da2a:	4311      	orrs	r1, r2
 800da2c:	091b      	lsrs	r3, r3, #4
 800da2e:	9307      	str	r3, [sp, #28]
 800da30:	000b      	movs	r3, r1
 800da32:	9a07      	ldr	r2, [sp, #28]
 800da34:	9106      	str	r1, [sp, #24]
 800da36:	4313      	orrs	r3, r2
 800da38:	d1e9      	bne.n	800da0e <_svfprintf_r+0xcea>
 800da3a:	e7d2      	b.n	800d9e2 <_svfprintf_r+0xcbe>
 800da3c:	aa58      	add	r2, sp, #352	; 0x160
 800da3e:	9208      	str	r2, [sp, #32]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d1ce      	bne.n	800d9e2 <_svfprintf_r+0xcbe>
 800da44:	07f6      	lsls	r6, r6, #31
 800da46:	d5cc      	bpl.n	800d9e2 <_svfprintf_r+0xcbe>
 800da48:	aa1e      	add	r2, sp, #120	; 0x78
 800da4a:	33e7      	adds	r3, #231	; 0xe7
 800da4c:	189b      	adds	r3, r3, r2
 800da4e:	2230      	movs	r2, #48	; 0x30
 800da50:	e789      	b.n	800d966 <_svfprintf_r+0xc42>
 800da52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800da54:	2b00      	cmp	r3, #0
 800da56:	d100      	bne.n	800da5a <_svfprintf_r+0xd36>
 800da58:	e364      	b.n	800e124 <_svfprintf_r+0x1400>
 800da5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800da5c:	211b      	movs	r1, #27
 800da5e:	ab3f      	add	r3, sp, #252	; 0xfc
 800da60:	701a      	strb	r2, [r3, #0]
 800da62:	2200      	movs	r2, #0
 800da64:	a81e      	add	r0, sp, #120	; 0x78
 800da66:	1809      	adds	r1, r1, r0
 800da68:	700a      	strb	r2, [r1, #0]
 800da6a:	940d      	str	r4, [sp, #52]	; 0x34
 800da6c:	f7ff fabd 	bl	800cfea <_svfprintf_r+0x2c6>
 800da70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800da72:	f7ff fb44 	bl	800d0fe <_svfprintf_r+0x3da>
 800da76:	2010      	movs	r0, #16
 800da78:	1812      	adds	r2, r2, r0
 800da7a:	6078      	str	r0, [r7, #4]
 800da7c:	922e      	str	r2, [sp, #184]	; 0xb8
 800da7e:	932d      	str	r3, [sp, #180]	; 0xb4
 800da80:	2b07      	cmp	r3, #7
 800da82:	dd08      	ble.n	800da96 <_svfprintf_r+0xd72>
 800da84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800da86:	980a      	ldr	r0, [sp, #40]	; 0x28
 800da88:	aa2c      	add	r2, sp, #176	; 0xb0
 800da8a:	f003 fa61 	bl	8010f50 <__ssprint_r>
 800da8e:	2800      	cmp	r0, #0
 800da90:	d000      	beq.n	800da94 <_svfprintf_r+0xd70>
 800da92:	e326      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800da94:	a92f      	add	r1, sp, #188	; 0xbc
 800da96:	000f      	movs	r7, r1
 800da98:	3c10      	subs	r4, #16
 800da9a:	e4c5      	b.n	800d428 <_svfprintf_r+0x704>
 800da9c:	2010      	movs	r0, #16
 800da9e:	1812      	adds	r2, r2, r0
 800daa0:	6078      	str	r0, [r7, #4]
 800daa2:	922e      	str	r2, [sp, #184]	; 0xb8
 800daa4:	932d      	str	r3, [sp, #180]	; 0xb4
 800daa6:	2b07      	cmp	r3, #7
 800daa8:	dd08      	ble.n	800dabc <_svfprintf_r+0xd98>
 800daaa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800daac:	980a      	ldr	r0, [sp, #40]	; 0x28
 800daae:	aa2c      	add	r2, sp, #176	; 0xb0
 800dab0:	f003 fa4e 	bl	8010f50 <__ssprint_r>
 800dab4:	2800      	cmp	r0, #0
 800dab6:	d000      	beq.n	800daba <_svfprintf_r+0xd96>
 800dab8:	e313      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800daba:	a92f      	add	r1, sp, #188	; 0xbc
 800dabc:	000f      	movs	r7, r1
 800dabe:	3c10      	subs	r4, #16
 800dac0:	e50b      	b.n	800d4da <_svfprintf_r+0x7b6>
 800dac2:	2010      	movs	r0, #16
 800dac4:	1812      	adds	r2, r2, r0
 800dac6:	6078      	str	r0, [r7, #4]
 800dac8:	922e      	str	r2, [sp, #184]	; 0xb8
 800daca:	932d      	str	r3, [sp, #180]	; 0xb4
 800dacc:	2b07      	cmp	r3, #7
 800dace:	dd08      	ble.n	800dae2 <_svfprintf_r+0xdbe>
 800dad0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dad2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dad4:	aa2c      	add	r2, sp, #176	; 0xb0
 800dad6:	f003 fa3b 	bl	8010f50 <__ssprint_r>
 800dada:	2800      	cmp	r0, #0
 800dadc:	d000      	beq.n	800dae0 <_svfprintf_r+0xdbc>
 800dade:	e300      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dae0:	a92f      	add	r1, sp, #188	; 0xbc
 800dae2:	000f      	movs	r7, r1
 800dae4:	3c10      	subs	r4, #16
 800dae6:	e518      	b.n	800d51a <_svfprintf_r+0x7f6>
 800dae8:	fffffbff 	.word	0xfffffbff
 800daec:	00007830 	.word	0x00007830
 800daf0:	0801431c 	.word	0x0801431c
 800daf4:	0801432d 	.word	0x0801432d
 800daf8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dafa:	2b65      	cmp	r3, #101	; 0x65
 800dafc:	dc00      	bgt.n	800db00 <_svfprintf_r+0xddc>
 800dafe:	e241      	b.n	800df84 <_svfprintf_r+0x1260>
 800db00:	9814      	ldr	r0, [sp, #80]	; 0x50
 800db02:	9915      	ldr	r1, [sp, #84]	; 0x54
 800db04:	2200      	movs	r2, #0
 800db06:	2300      	movs	r3, #0
 800db08:	f7f2 fc9e 	bl	8000448 <__aeabi_dcmpeq>
 800db0c:	2800      	cmp	r0, #0
 800db0e:	d077      	beq.n	800dc00 <_svfprintf_r+0xedc>
 800db10:	4bca      	ldr	r3, [pc, #808]	; (800de3c <_svfprintf_r+0x1118>)
 800db12:	603b      	str	r3, [r7, #0]
 800db14:	2301      	movs	r3, #1
 800db16:	607b      	str	r3, [r7, #4]
 800db18:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800db1a:	3708      	adds	r7, #8
 800db1c:	3301      	adds	r3, #1
 800db1e:	932e      	str	r3, [sp, #184]	; 0xb8
 800db20:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800db22:	3301      	adds	r3, #1
 800db24:	932d      	str	r3, [sp, #180]	; 0xb4
 800db26:	2b07      	cmp	r3, #7
 800db28:	dd08      	ble.n	800db3c <_svfprintf_r+0xe18>
 800db2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800db2c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800db2e:	aa2c      	add	r2, sp, #176	; 0xb0
 800db30:	f003 fa0e 	bl	8010f50 <__ssprint_r>
 800db34:	2800      	cmp	r0, #0
 800db36:	d000      	beq.n	800db3a <_svfprintf_r+0xe16>
 800db38:	e2d3      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800db3a:	af2f      	add	r7, sp, #188	; 0xbc
 800db3c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800db3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800db40:	4293      	cmp	r3, r2
 800db42:	db01      	blt.n	800db48 <_svfprintf_r+0xe24>
 800db44:	07f3      	lsls	r3, r6, #31
 800db46:	d51b      	bpl.n	800db80 <_svfprintf_r+0xe5c>
 800db48:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800db4a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800db4c:	603b      	str	r3, [r7, #0]
 800db4e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800db50:	607b      	str	r3, [r7, #4]
 800db52:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800db54:	3708      	adds	r7, #8
 800db56:	189b      	adds	r3, r3, r2
 800db58:	932e      	str	r3, [sp, #184]	; 0xb8
 800db5a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800db5c:	3301      	adds	r3, #1
 800db5e:	932d      	str	r3, [sp, #180]	; 0xb4
 800db60:	2b07      	cmp	r3, #7
 800db62:	dd08      	ble.n	800db76 <_svfprintf_r+0xe52>
 800db64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800db66:	980a      	ldr	r0, [sp, #40]	; 0x28
 800db68:	aa2c      	add	r2, sp, #176	; 0xb0
 800db6a:	f003 f9f1 	bl	8010f50 <__ssprint_r>
 800db6e:	2800      	cmp	r0, #0
 800db70:	d000      	beq.n	800db74 <_svfprintf_r+0xe50>
 800db72:	e2b6      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800db74:	af2f      	add	r7, sp, #188	; 0xbc
 800db76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db78:	2510      	movs	r5, #16
 800db7a:	1e5c      	subs	r4, r3, #1
 800db7c:	2c00      	cmp	r4, #0
 800db7e:	dc2e      	bgt.n	800dbde <_svfprintf_r+0xeba>
 800db80:	0776      	lsls	r6, r6, #29
 800db82:	d500      	bpl.n	800db86 <_svfprintf_r+0xe62>
 800db84:	e290      	b.n	800e0a8 <_svfprintf_r+0x1384>
 800db86:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800db88:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800db8a:	4293      	cmp	r3, r2
 800db8c:	da00      	bge.n	800db90 <_svfprintf_r+0xe6c>
 800db8e:	0013      	movs	r3, r2
 800db90:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800db92:	18d3      	adds	r3, r2, r3
 800db94:	9317      	str	r3, [sp, #92]	; 0x5c
 800db96:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d007      	beq.n	800dbac <_svfprintf_r+0xe88>
 800db9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800db9e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dba0:	aa2c      	add	r2, sp, #176	; 0xb0
 800dba2:	f003 f9d5 	bl	8010f50 <__ssprint_r>
 800dba6:	2800      	cmp	r0, #0
 800dba8:	d000      	beq.n	800dbac <_svfprintf_r+0xe88>
 800dbaa:	e29a      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dbac:	2300      	movs	r3, #0
 800dbae:	932d      	str	r3, [sp, #180]	; 0xb4
 800dbb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d000      	beq.n	800dbb8 <_svfprintf_r+0xe94>
 800dbb6:	e2b0      	b.n	800e11a <_svfprintf_r+0x13f6>
 800dbb8:	af2f      	add	r7, sp, #188	; 0xbc
 800dbba:	e5dc      	b.n	800d776 <_svfprintf_r+0xa52>
 800dbbc:	3210      	adds	r2, #16
 800dbbe:	607d      	str	r5, [r7, #4]
 800dbc0:	922e      	str	r2, [sp, #184]	; 0xb8
 800dbc2:	932d      	str	r3, [sp, #180]	; 0xb4
 800dbc4:	2b07      	cmp	r3, #7
 800dbc6:	dd08      	ble.n	800dbda <_svfprintf_r+0xeb6>
 800dbc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dbca:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dbcc:	aa2c      	add	r2, sp, #176	; 0xb0
 800dbce:	f003 f9bf 	bl	8010f50 <__ssprint_r>
 800dbd2:	2800      	cmp	r0, #0
 800dbd4:	d000      	beq.n	800dbd8 <_svfprintf_r+0xeb4>
 800dbd6:	e284      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dbd8:	a92f      	add	r1, sp, #188	; 0xbc
 800dbda:	000f      	movs	r7, r1
 800dbdc:	3c10      	subs	r4, #16
 800dbde:	0039      	movs	r1, r7
 800dbe0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dbe2:	4897      	ldr	r0, [pc, #604]	; (800de40 <_svfprintf_r+0x111c>)
 800dbe4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dbe6:	3301      	adds	r3, #1
 800dbe8:	3108      	adds	r1, #8
 800dbea:	6038      	str	r0, [r7, #0]
 800dbec:	2c10      	cmp	r4, #16
 800dbee:	dce5      	bgt.n	800dbbc <_svfprintf_r+0xe98>
 800dbf0:	607c      	str	r4, [r7, #4]
 800dbf2:	18a4      	adds	r4, r4, r2
 800dbf4:	942e      	str	r4, [sp, #184]	; 0xb8
 800dbf6:	000f      	movs	r7, r1
 800dbf8:	932d      	str	r3, [sp, #180]	; 0xb4
 800dbfa:	2b07      	cmp	r3, #7
 800dbfc:	ddc0      	ble.n	800db80 <_svfprintf_r+0xe5c>
 800dbfe:	e05f      	b.n	800dcc0 <_svfprintf_r+0xf9c>
 800dc00:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	dc78      	bgt.n	800dcf8 <_svfprintf_r+0xfd4>
 800dc06:	4b8d      	ldr	r3, [pc, #564]	; (800de3c <_svfprintf_r+0x1118>)
 800dc08:	603b      	str	r3, [r7, #0]
 800dc0a:	2301      	movs	r3, #1
 800dc0c:	607b      	str	r3, [r7, #4]
 800dc0e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dc10:	3708      	adds	r7, #8
 800dc12:	3301      	adds	r3, #1
 800dc14:	932e      	str	r3, [sp, #184]	; 0xb8
 800dc16:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dc18:	3301      	adds	r3, #1
 800dc1a:	932d      	str	r3, [sp, #180]	; 0xb4
 800dc1c:	2b07      	cmp	r3, #7
 800dc1e:	dd08      	ble.n	800dc32 <_svfprintf_r+0xf0e>
 800dc20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dc22:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dc24:	aa2c      	add	r2, sp, #176	; 0xb0
 800dc26:	f003 f993 	bl	8010f50 <__ssprint_r>
 800dc2a:	2800      	cmp	r0, #0
 800dc2c:	d000      	beq.n	800dc30 <_svfprintf_r+0xf0c>
 800dc2e:	e258      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dc30:	af2f      	add	r7, sp, #188	; 0xbc
 800dc32:	990e      	ldr	r1, [sp, #56]	; 0x38
 800dc34:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dc36:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dc38:	430b      	orrs	r3, r1
 800dc3a:	2101      	movs	r1, #1
 800dc3c:	4031      	ands	r1, r6
 800dc3e:	430b      	orrs	r3, r1
 800dc40:	d09e      	beq.n	800db80 <_svfprintf_r+0xe5c>
 800dc42:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800dc44:	603b      	str	r3, [r7, #0]
 800dc46:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dc48:	607b      	str	r3, [r7, #4]
 800dc4a:	189a      	adds	r2, r3, r2
 800dc4c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dc4e:	922e      	str	r2, [sp, #184]	; 0xb8
 800dc50:	3301      	adds	r3, #1
 800dc52:	932d      	str	r3, [sp, #180]	; 0xb4
 800dc54:	3708      	adds	r7, #8
 800dc56:	2b07      	cmp	r3, #7
 800dc58:	dd08      	ble.n	800dc6c <_svfprintf_r+0xf48>
 800dc5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dc5c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dc5e:	aa2c      	add	r2, sp, #176	; 0xb0
 800dc60:	f003 f976 	bl	8010f50 <__ssprint_r>
 800dc64:	2800      	cmp	r0, #0
 800dc66:	d000      	beq.n	800dc6a <_svfprintf_r+0xf46>
 800dc68:	e23b      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dc6a:	af2f      	add	r7, sp, #188	; 0xbc
 800dc6c:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800dc6e:	2c00      	cmp	r4, #0
 800dc70:	da19      	bge.n	800dca6 <_svfprintf_r+0xf82>
 800dc72:	0038      	movs	r0, r7
 800dc74:	2510      	movs	r5, #16
 800dc76:	4264      	negs	r4, r4
 800dc78:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800dc7a:	4a71      	ldr	r2, [pc, #452]	; (800de40 <_svfprintf_r+0x111c>)
 800dc7c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dc7e:	3101      	adds	r1, #1
 800dc80:	3708      	adds	r7, #8
 800dc82:	6002      	str	r2, [r0, #0]
 800dc84:	2c10      	cmp	r4, #16
 800dc86:	dc25      	bgt.n	800dcd4 <_svfprintf_r+0xfb0>
 800dc88:	6044      	str	r4, [r0, #4]
 800dc8a:	18e4      	adds	r4, r4, r3
 800dc8c:	942e      	str	r4, [sp, #184]	; 0xb8
 800dc8e:	912d      	str	r1, [sp, #180]	; 0xb4
 800dc90:	2907      	cmp	r1, #7
 800dc92:	dd08      	ble.n	800dca6 <_svfprintf_r+0xf82>
 800dc94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dc96:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dc98:	aa2c      	add	r2, sp, #176	; 0xb0
 800dc9a:	f003 f959 	bl	8010f50 <__ssprint_r>
 800dc9e:	2800      	cmp	r0, #0
 800dca0:	d000      	beq.n	800dca4 <_svfprintf_r+0xf80>
 800dca2:	e21e      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dca4:	af2f      	add	r7, sp, #188	; 0xbc
 800dca6:	9b08      	ldr	r3, [sp, #32]
 800dca8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dcaa:	603b      	str	r3, [r7, #0]
 800dcac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dcae:	18d2      	adds	r2, r2, r3
 800dcb0:	922e      	str	r2, [sp, #184]	; 0xb8
 800dcb2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800dcb4:	607b      	str	r3, [r7, #4]
 800dcb6:	3201      	adds	r2, #1
 800dcb8:	922d      	str	r2, [sp, #180]	; 0xb4
 800dcba:	2a07      	cmp	r2, #7
 800dcbc:	dc00      	bgt.n	800dcc0 <_svfprintf_r+0xf9c>
 800dcbe:	e45b      	b.n	800d578 <_svfprintf_r+0x854>
 800dcc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dcc2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dcc4:	aa2c      	add	r2, sp, #176	; 0xb0
 800dcc6:	f003 f943 	bl	8010f50 <__ssprint_r>
 800dcca:	2800      	cmp	r0, #0
 800dccc:	d000      	beq.n	800dcd0 <_svfprintf_r+0xfac>
 800dcce:	e208      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dcd0:	af2f      	add	r7, sp, #188	; 0xbc
 800dcd2:	e755      	b.n	800db80 <_svfprintf_r+0xe5c>
 800dcd4:	3310      	adds	r3, #16
 800dcd6:	6045      	str	r5, [r0, #4]
 800dcd8:	932e      	str	r3, [sp, #184]	; 0xb8
 800dcda:	912d      	str	r1, [sp, #180]	; 0xb4
 800dcdc:	2907      	cmp	r1, #7
 800dcde:	dd08      	ble.n	800dcf2 <_svfprintf_r+0xfce>
 800dce0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dce2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dce4:	aa2c      	add	r2, sp, #176	; 0xb0
 800dce6:	f003 f933 	bl	8010f50 <__ssprint_r>
 800dcea:	2800      	cmp	r0, #0
 800dcec:	d000      	beq.n	800dcf0 <_svfprintf_r+0xfcc>
 800dcee:	e1f8      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dcf0:	af2f      	add	r7, sp, #188	; 0xbc
 800dcf2:	0038      	movs	r0, r7
 800dcf4:	3c10      	subs	r4, #16
 800dcf6:	e7bf      	b.n	800dc78 <_svfprintf_r+0xf54>
 800dcf8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dcfa:	002c      	movs	r4, r5
 800dcfc:	429d      	cmp	r5, r3
 800dcfe:	dd00      	ble.n	800dd02 <_svfprintf_r+0xfde>
 800dd00:	001c      	movs	r4, r3
 800dd02:	2c00      	cmp	r4, #0
 800dd04:	dd14      	ble.n	800dd30 <_svfprintf_r+0x100c>
 800dd06:	9b08      	ldr	r3, [sp, #32]
 800dd08:	607c      	str	r4, [r7, #4]
 800dd0a:	603b      	str	r3, [r7, #0]
 800dd0c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dd0e:	3708      	adds	r7, #8
 800dd10:	18e3      	adds	r3, r4, r3
 800dd12:	932e      	str	r3, [sp, #184]	; 0xb8
 800dd14:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dd16:	3301      	adds	r3, #1
 800dd18:	932d      	str	r3, [sp, #180]	; 0xb4
 800dd1a:	2b07      	cmp	r3, #7
 800dd1c:	dd08      	ble.n	800dd30 <_svfprintf_r+0x100c>
 800dd1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd20:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd22:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd24:	f003 f914 	bl	8010f50 <__ssprint_r>
 800dd28:	2800      	cmp	r0, #0
 800dd2a:	d000      	beq.n	800dd2e <_svfprintf_r+0x100a>
 800dd2c:	e1d9      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dd2e:	af2f      	add	r7, sp, #188	; 0xbc
 800dd30:	43e3      	mvns	r3, r4
 800dd32:	17db      	asrs	r3, r3, #31
 800dd34:	401c      	ands	r4, r3
 800dd36:	1b2c      	subs	r4, r5, r4
 800dd38:	2c00      	cmp	r4, #0
 800dd3a:	dd18      	ble.n	800dd6e <_svfprintf_r+0x104a>
 800dd3c:	0039      	movs	r1, r7
 800dd3e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dd40:	483f      	ldr	r0, [pc, #252]	; (800de40 <_svfprintf_r+0x111c>)
 800dd42:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dd44:	3301      	adds	r3, #1
 800dd46:	3108      	adds	r1, #8
 800dd48:	6038      	str	r0, [r7, #0]
 800dd4a:	2c10      	cmp	r4, #16
 800dd4c:	dc7a      	bgt.n	800de44 <_svfprintf_r+0x1120>
 800dd4e:	607c      	str	r4, [r7, #4]
 800dd50:	18a4      	adds	r4, r4, r2
 800dd52:	000f      	movs	r7, r1
 800dd54:	942e      	str	r4, [sp, #184]	; 0xb8
 800dd56:	932d      	str	r3, [sp, #180]	; 0xb4
 800dd58:	2b07      	cmp	r3, #7
 800dd5a:	dd08      	ble.n	800dd6e <_svfprintf_r+0x104a>
 800dd5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd5e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd60:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd62:	f003 f8f5 	bl	8010f50 <__ssprint_r>
 800dd66:	2800      	cmp	r0, #0
 800dd68:	d000      	beq.n	800dd6c <_svfprintf_r+0x1048>
 800dd6a:	e1ba      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dd6c:	af2f      	add	r7, sp, #188	; 0xbc
 800dd6e:	9b08      	ldr	r3, [sp, #32]
 800dd70:	195d      	adds	r5, r3, r5
 800dd72:	0573      	lsls	r3, r6, #21
 800dd74:	d50b      	bpl.n	800dd8e <_svfprintf_r+0x106a>
 800dd76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d176      	bne.n	800de6a <_svfprintf_r+0x1146>
 800dd7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d176      	bne.n	800de70 <_svfprintf_r+0x114c>
 800dd82:	9b08      	ldr	r3, [sp, #32]
 800dd84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dd86:	189b      	adds	r3, r3, r2
 800dd88:	429d      	cmp	r5, r3
 800dd8a:	d900      	bls.n	800dd8e <_svfprintf_r+0x106a>
 800dd8c:	001d      	movs	r5, r3
 800dd8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dd90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dd92:	4293      	cmp	r3, r2
 800dd94:	db01      	blt.n	800dd9a <_svfprintf_r+0x1076>
 800dd96:	07f3      	lsls	r3, r6, #31
 800dd98:	d516      	bpl.n	800ddc8 <_svfprintf_r+0x10a4>
 800dd9a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800dd9c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dd9e:	603b      	str	r3, [r7, #0]
 800dda0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dda2:	607b      	str	r3, [r7, #4]
 800dda4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dda6:	3708      	adds	r7, #8
 800dda8:	189b      	adds	r3, r3, r2
 800ddaa:	932e      	str	r3, [sp, #184]	; 0xb8
 800ddac:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ddae:	3301      	adds	r3, #1
 800ddb0:	932d      	str	r3, [sp, #180]	; 0xb4
 800ddb2:	2b07      	cmp	r3, #7
 800ddb4:	dd08      	ble.n	800ddc8 <_svfprintf_r+0x10a4>
 800ddb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ddb8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddba:	aa2c      	add	r2, sp, #176	; 0xb0
 800ddbc:	f003 f8c8 	bl	8010f50 <__ssprint_r>
 800ddc0:	2800      	cmp	r0, #0
 800ddc2:	d000      	beq.n	800ddc6 <_svfprintf_r+0x10a2>
 800ddc4:	e18d      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800ddc6:	af2f      	add	r7, sp, #188	; 0xbc
 800ddc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ddca:	9b08      	ldr	r3, [sp, #32]
 800ddcc:	4694      	mov	ip, r2
 800ddce:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800ddd0:	4463      	add	r3, ip
 800ddd2:	1b5b      	subs	r3, r3, r5
 800ddd4:	1b14      	subs	r4, r2, r4
 800ddd6:	429c      	cmp	r4, r3
 800ddd8:	dd00      	ble.n	800dddc <_svfprintf_r+0x10b8>
 800ddda:	001c      	movs	r4, r3
 800dddc:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ddde:	2c00      	cmp	r4, #0
 800dde0:	dd12      	ble.n	800de08 <_svfprintf_r+0x10e4>
 800dde2:	18e3      	adds	r3, r4, r3
 800dde4:	932e      	str	r3, [sp, #184]	; 0xb8
 800dde6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dde8:	603d      	str	r5, [r7, #0]
 800ddea:	3301      	adds	r3, #1
 800ddec:	607c      	str	r4, [r7, #4]
 800ddee:	932d      	str	r3, [sp, #180]	; 0xb4
 800ddf0:	3708      	adds	r7, #8
 800ddf2:	2b07      	cmp	r3, #7
 800ddf4:	dd08      	ble.n	800de08 <_svfprintf_r+0x10e4>
 800ddf6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ddf8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddfa:	aa2c      	add	r2, sp, #176	; 0xb0
 800ddfc:	f003 f8a8 	bl	8010f50 <__ssprint_r>
 800de00:	2800      	cmp	r0, #0
 800de02:	d000      	beq.n	800de06 <_svfprintf_r+0x10e2>
 800de04:	e16d      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800de06:	af2f      	add	r7, sp, #188	; 0xbc
 800de08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800de0c:	2510      	movs	r5, #16
 800de0e:	1ad3      	subs	r3, r2, r3
 800de10:	43e2      	mvns	r2, r4
 800de12:	17d2      	asrs	r2, r2, #31
 800de14:	4014      	ands	r4, r2
 800de16:	1b1c      	subs	r4, r3, r4
 800de18:	2c00      	cmp	r4, #0
 800de1a:	dc00      	bgt.n	800de1e <_svfprintf_r+0x10fa>
 800de1c:	e6b0      	b.n	800db80 <_svfprintf_r+0xe5c>
 800de1e:	0039      	movs	r1, r7
 800de20:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de22:	4807      	ldr	r0, [pc, #28]	; (800de40 <_svfprintf_r+0x111c>)
 800de24:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800de26:	3301      	adds	r3, #1
 800de28:	3108      	adds	r1, #8
 800de2a:	6038      	str	r0, [r7, #0]
 800de2c:	2c10      	cmp	r4, #16
 800de2e:	dd00      	ble.n	800de32 <_svfprintf_r+0x110e>
 800de30:	e096      	b.n	800df60 <_svfprintf_r+0x123c>
 800de32:	1912      	adds	r2, r2, r4
 800de34:	607c      	str	r4, [r7, #4]
 800de36:	922e      	str	r2, [sp, #184]	; 0xb8
 800de38:	e6dd      	b.n	800dbf6 <_svfprintf_r+0xed2>
 800de3a:	46c0      	nop			; (mov r8, r8)
 800de3c:	0801433e 	.word	0x0801433e
 800de40:	08014350 	.word	0x08014350
 800de44:	2010      	movs	r0, #16
 800de46:	1812      	adds	r2, r2, r0
 800de48:	6078      	str	r0, [r7, #4]
 800de4a:	922e      	str	r2, [sp, #184]	; 0xb8
 800de4c:	932d      	str	r3, [sp, #180]	; 0xb4
 800de4e:	2b07      	cmp	r3, #7
 800de50:	dd08      	ble.n	800de64 <_svfprintf_r+0x1140>
 800de52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de54:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de56:	aa2c      	add	r2, sp, #176	; 0xb0
 800de58:	f003 f87a 	bl	8010f50 <__ssprint_r>
 800de5c:	2800      	cmp	r0, #0
 800de5e:	d000      	beq.n	800de62 <_svfprintf_r+0x113e>
 800de60:	e13f      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800de62:	a92f      	add	r1, sp, #188	; 0xbc
 800de64:	000f      	movs	r7, r1
 800de66:	3c10      	subs	r4, #16
 800de68:	e768      	b.n	800dd3c <_svfprintf_r+0x1018>
 800de6a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d05d      	beq.n	800df2c <_svfprintf_r+0x1208>
 800de70:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800de72:	3b01      	subs	r3, #1
 800de74:	9310      	str	r3, [sp, #64]	; 0x40
 800de76:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800de78:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800de7a:	603b      	str	r3, [r7, #0]
 800de7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de7e:	607b      	str	r3, [r7, #4]
 800de80:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800de82:	3708      	adds	r7, #8
 800de84:	189b      	adds	r3, r3, r2
 800de86:	932e      	str	r3, [sp, #184]	; 0xb8
 800de88:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de8a:	3301      	adds	r3, #1
 800de8c:	932d      	str	r3, [sp, #180]	; 0xb4
 800de8e:	2b07      	cmp	r3, #7
 800de90:	dd08      	ble.n	800dea4 <_svfprintf_r+0x1180>
 800de92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de94:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de96:	aa2c      	add	r2, sp, #176	; 0xb0
 800de98:	f003 f85a 	bl	8010f50 <__ssprint_r>
 800de9c:	2800      	cmp	r0, #0
 800de9e:	d000      	beq.n	800dea2 <_svfprintf_r+0x117e>
 800dea0:	e11f      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dea2:	af2f      	add	r7, sp, #188	; 0xbc
 800dea4:	9b08      	ldr	r3, [sp, #32]
 800dea6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dea8:	189c      	adds	r4, r3, r2
 800deaa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800deac:	1b64      	subs	r4, r4, r5
 800deae:	781b      	ldrb	r3, [r3, #0]
 800deb0:	429c      	cmp	r4, r3
 800deb2:	dd00      	ble.n	800deb6 <_svfprintf_r+0x1192>
 800deb4:	001c      	movs	r4, r3
 800deb6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800deb8:	2c00      	cmp	r4, #0
 800deba:	dd12      	ble.n	800dee2 <_svfprintf_r+0x11be>
 800debc:	18e3      	adds	r3, r4, r3
 800debe:	932e      	str	r3, [sp, #184]	; 0xb8
 800dec0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dec2:	603d      	str	r5, [r7, #0]
 800dec4:	3301      	adds	r3, #1
 800dec6:	607c      	str	r4, [r7, #4]
 800dec8:	932d      	str	r3, [sp, #180]	; 0xb4
 800deca:	3708      	adds	r7, #8
 800decc:	2b07      	cmp	r3, #7
 800dece:	dd08      	ble.n	800dee2 <_svfprintf_r+0x11be>
 800ded0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ded2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ded4:	aa2c      	add	r2, sp, #176	; 0xb0
 800ded6:	f003 f83b 	bl	8010f50 <__ssprint_r>
 800deda:	2800      	cmp	r0, #0
 800dedc:	d000      	beq.n	800dee0 <_svfprintf_r+0x11bc>
 800dede:	e100      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dee0:	af2f      	add	r7, sp, #188	; 0xbc
 800dee2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dee4:	781a      	ldrb	r2, [r3, #0]
 800dee6:	43e3      	mvns	r3, r4
 800dee8:	17db      	asrs	r3, r3, #31
 800deea:	401c      	ands	r4, r3
 800deec:	1b14      	subs	r4, r2, r4
 800deee:	2c00      	cmp	r4, #0
 800def0:	dd18      	ble.n	800df24 <_svfprintf_r+0x1200>
 800def2:	0039      	movs	r1, r7
 800def4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800def6:	48aa      	ldr	r0, [pc, #680]	; (800e1a0 <_svfprintf_r+0x147c>)
 800def8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800defa:	3301      	adds	r3, #1
 800defc:	3108      	adds	r1, #8
 800defe:	6038      	str	r0, [r7, #0]
 800df00:	2c10      	cmp	r4, #16
 800df02:	dc1a      	bgt.n	800df3a <_svfprintf_r+0x1216>
 800df04:	1912      	adds	r2, r2, r4
 800df06:	607c      	str	r4, [r7, #4]
 800df08:	922e      	str	r2, [sp, #184]	; 0xb8
 800df0a:	000f      	movs	r7, r1
 800df0c:	932d      	str	r3, [sp, #180]	; 0xb4
 800df0e:	2b07      	cmp	r3, #7
 800df10:	dd08      	ble.n	800df24 <_svfprintf_r+0x1200>
 800df12:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df14:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df16:	aa2c      	add	r2, sp, #176	; 0xb0
 800df18:	f003 f81a 	bl	8010f50 <__ssprint_r>
 800df1c:	2800      	cmp	r0, #0
 800df1e:	d000      	beq.n	800df22 <_svfprintf_r+0x11fe>
 800df20:	e0df      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800df22:	af2f      	add	r7, sp, #188	; 0xbc
 800df24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800df26:	781b      	ldrb	r3, [r3, #0]
 800df28:	18ed      	adds	r5, r5, r3
 800df2a:	e724      	b.n	800dd76 <_svfprintf_r+0x1052>
 800df2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800df2e:	3b01      	subs	r3, #1
 800df30:	9312      	str	r3, [sp, #72]	; 0x48
 800df32:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800df34:	3b01      	subs	r3, #1
 800df36:	9311      	str	r3, [sp, #68]	; 0x44
 800df38:	e79d      	b.n	800de76 <_svfprintf_r+0x1152>
 800df3a:	2010      	movs	r0, #16
 800df3c:	1812      	adds	r2, r2, r0
 800df3e:	6078      	str	r0, [r7, #4]
 800df40:	922e      	str	r2, [sp, #184]	; 0xb8
 800df42:	932d      	str	r3, [sp, #180]	; 0xb4
 800df44:	2b07      	cmp	r3, #7
 800df46:	dd08      	ble.n	800df5a <_svfprintf_r+0x1236>
 800df48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df4a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df4c:	aa2c      	add	r2, sp, #176	; 0xb0
 800df4e:	f002 ffff 	bl	8010f50 <__ssprint_r>
 800df52:	2800      	cmp	r0, #0
 800df54:	d000      	beq.n	800df58 <_svfprintf_r+0x1234>
 800df56:	e0c4      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800df58:	a92f      	add	r1, sp, #188	; 0xbc
 800df5a:	000f      	movs	r7, r1
 800df5c:	3c10      	subs	r4, #16
 800df5e:	e7c8      	b.n	800def2 <_svfprintf_r+0x11ce>
 800df60:	3210      	adds	r2, #16
 800df62:	607d      	str	r5, [r7, #4]
 800df64:	922e      	str	r2, [sp, #184]	; 0xb8
 800df66:	932d      	str	r3, [sp, #180]	; 0xb4
 800df68:	2b07      	cmp	r3, #7
 800df6a:	dd08      	ble.n	800df7e <_svfprintf_r+0x125a>
 800df6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df6e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df70:	aa2c      	add	r2, sp, #176	; 0xb0
 800df72:	f002 ffed 	bl	8010f50 <__ssprint_r>
 800df76:	2800      	cmp	r0, #0
 800df78:	d000      	beq.n	800df7c <_svfprintf_r+0x1258>
 800df7a:	e0b2      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800df7c:	a92f      	add	r1, sp, #188	; 0xbc
 800df7e:	000f      	movs	r7, r1
 800df80:	3c10      	subs	r4, #16
 800df82:	e74c      	b.n	800de1e <_svfprintf_r+0x10fa>
 800df84:	003c      	movs	r4, r7
 800df86:	9919      	ldr	r1, [sp, #100]	; 0x64
 800df88:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800df8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df8c:	3101      	adds	r1, #1
 800df8e:	3301      	adds	r3, #1
 800df90:	3408      	adds	r4, #8
 800df92:	2a01      	cmp	r2, #1
 800df94:	dc03      	bgt.n	800df9e <_svfprintf_r+0x127a>
 800df96:	2201      	movs	r2, #1
 800df98:	4216      	tst	r6, r2
 800df9a:	d100      	bne.n	800df9e <_svfprintf_r+0x127a>
 800df9c:	e07f      	b.n	800e09e <_svfprintf_r+0x137a>
 800df9e:	9a08      	ldr	r2, [sp, #32]
 800dfa0:	912e      	str	r1, [sp, #184]	; 0xb8
 800dfa2:	603a      	str	r2, [r7, #0]
 800dfa4:	2201      	movs	r2, #1
 800dfa6:	932d      	str	r3, [sp, #180]	; 0xb4
 800dfa8:	607a      	str	r2, [r7, #4]
 800dfaa:	2b07      	cmp	r3, #7
 800dfac:	dd08      	ble.n	800dfc0 <_svfprintf_r+0x129c>
 800dfae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dfb0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dfb2:	aa2c      	add	r2, sp, #176	; 0xb0
 800dfb4:	f002 ffcc 	bl	8010f50 <__ssprint_r>
 800dfb8:	2800      	cmp	r0, #0
 800dfba:	d000      	beq.n	800dfbe <_svfprintf_r+0x129a>
 800dfbc:	e091      	b.n	800e0e2 <_svfprintf_r+0x13be>
 800dfbe:	ac2f      	add	r4, sp, #188	; 0xbc
 800dfc0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800dfc2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dfc4:	6023      	str	r3, [r4, #0]
 800dfc6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dfc8:	6063      	str	r3, [r4, #4]
 800dfca:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dfcc:	3408      	adds	r4, #8
 800dfce:	189b      	adds	r3, r3, r2
 800dfd0:	932e      	str	r3, [sp, #184]	; 0xb8
 800dfd2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dfd4:	3301      	adds	r3, #1
 800dfd6:	932d      	str	r3, [sp, #180]	; 0xb4
 800dfd8:	2b07      	cmp	r3, #7
 800dfda:	dd07      	ble.n	800dfec <_svfprintf_r+0x12c8>
 800dfdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dfde:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dfe0:	aa2c      	add	r2, sp, #176	; 0xb0
 800dfe2:	f002 ffb5 	bl	8010f50 <__ssprint_r>
 800dfe6:	2800      	cmp	r0, #0
 800dfe8:	d17b      	bne.n	800e0e2 <_svfprintf_r+0x13be>
 800dfea:	ac2f      	add	r4, sp, #188	; 0xbc
 800dfec:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dfee:	2200      	movs	r2, #0
 800dff0:	9814      	ldr	r0, [sp, #80]	; 0x50
 800dff2:	9915      	ldr	r1, [sp, #84]	; 0x54
 800dff4:	9309      	str	r3, [sp, #36]	; 0x24
 800dff6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dff8:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800dffa:	1e5d      	subs	r5, r3, #1
 800dffc:	2300      	movs	r3, #0
 800dffe:	f7f2 fa23 	bl	8000448 <__aeabi_dcmpeq>
 800e002:	2800      	cmp	r0, #0
 800e004:	d126      	bne.n	800e054 <_svfprintf_r+0x1330>
 800e006:	9b08      	ldr	r3, [sp, #32]
 800e008:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e00a:	3301      	adds	r3, #1
 800e00c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e00e:	6023      	str	r3, [r4, #0]
 800e010:	1e7b      	subs	r3, r7, #1
 800e012:	3201      	adds	r2, #1
 800e014:	185b      	adds	r3, r3, r1
 800e016:	6065      	str	r5, [r4, #4]
 800e018:	932e      	str	r3, [sp, #184]	; 0xb8
 800e01a:	922d      	str	r2, [sp, #180]	; 0xb4
 800e01c:	3408      	adds	r4, #8
 800e01e:	2a07      	cmp	r2, #7
 800e020:	dd07      	ble.n	800e032 <_svfprintf_r+0x130e>
 800e022:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e024:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e026:	aa2c      	add	r2, sp, #176	; 0xb0
 800e028:	f002 ff92 	bl	8010f50 <__ssprint_r>
 800e02c:	2800      	cmp	r0, #0
 800e02e:	d158      	bne.n	800e0e2 <_svfprintf_r+0x13be>
 800e030:	ac2f      	add	r4, sp, #188	; 0xbc
 800e032:	ab28      	add	r3, sp, #160	; 0xa0
 800e034:	6023      	str	r3, [r4, #0]
 800e036:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e038:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e03a:	6063      	str	r3, [r4, #4]
 800e03c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e03e:	189b      	adds	r3, r3, r2
 800e040:	932e      	str	r3, [sp, #184]	; 0xb8
 800e042:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e044:	3301      	adds	r3, #1
 800e046:	932d      	str	r3, [sp, #180]	; 0xb4
 800e048:	2b07      	cmp	r3, #7
 800e04a:	dd00      	ble.n	800e04e <_svfprintf_r+0x132a>
 800e04c:	e638      	b.n	800dcc0 <_svfprintf_r+0xf9c>
 800e04e:	3408      	adds	r4, #8
 800e050:	0027      	movs	r7, r4
 800e052:	e595      	b.n	800db80 <_svfprintf_r+0xe5c>
 800e054:	2710      	movs	r7, #16
 800e056:	2d00      	cmp	r5, #0
 800e058:	ddeb      	ble.n	800e032 <_svfprintf_r+0x130e>
 800e05a:	0021      	movs	r1, r4
 800e05c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e05e:	4850      	ldr	r0, [pc, #320]	; (800e1a0 <_svfprintf_r+0x147c>)
 800e060:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e062:	3301      	adds	r3, #1
 800e064:	3108      	adds	r1, #8
 800e066:	6020      	str	r0, [r4, #0]
 800e068:	2d10      	cmp	r5, #16
 800e06a:	dc07      	bgt.n	800e07c <_svfprintf_r+0x1358>
 800e06c:	6065      	str	r5, [r4, #4]
 800e06e:	000c      	movs	r4, r1
 800e070:	18ad      	adds	r5, r5, r2
 800e072:	952e      	str	r5, [sp, #184]	; 0xb8
 800e074:	932d      	str	r3, [sp, #180]	; 0xb4
 800e076:	2b07      	cmp	r3, #7
 800e078:	dddb      	ble.n	800e032 <_svfprintf_r+0x130e>
 800e07a:	e7d2      	b.n	800e022 <_svfprintf_r+0x12fe>
 800e07c:	3210      	adds	r2, #16
 800e07e:	6067      	str	r7, [r4, #4]
 800e080:	922e      	str	r2, [sp, #184]	; 0xb8
 800e082:	932d      	str	r3, [sp, #180]	; 0xb4
 800e084:	2b07      	cmp	r3, #7
 800e086:	dd07      	ble.n	800e098 <_svfprintf_r+0x1374>
 800e088:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e08a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e08c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e08e:	f002 ff5f 	bl	8010f50 <__ssprint_r>
 800e092:	2800      	cmp	r0, #0
 800e094:	d125      	bne.n	800e0e2 <_svfprintf_r+0x13be>
 800e096:	a92f      	add	r1, sp, #188	; 0xbc
 800e098:	000c      	movs	r4, r1
 800e09a:	3d10      	subs	r5, #16
 800e09c:	e7dd      	b.n	800e05a <_svfprintf_r+0x1336>
 800e09e:	9808      	ldr	r0, [sp, #32]
 800e0a0:	912e      	str	r1, [sp, #184]	; 0xb8
 800e0a2:	c705      	stmia	r7!, {r0, r2}
 800e0a4:	932d      	str	r3, [sp, #180]	; 0xb4
 800e0a6:	e7e6      	b.n	800e076 <_svfprintf_r+0x1352>
 800e0a8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e0aa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e0ac:	2510      	movs	r5, #16
 800e0ae:	1a9c      	subs	r4, r3, r2
 800e0b0:	2c00      	cmp	r4, #0
 800e0b2:	dc00      	bgt.n	800e0b6 <_svfprintf_r+0x1392>
 800e0b4:	e567      	b.n	800db86 <_svfprintf_r+0xe62>
 800e0b6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e0b8:	493a      	ldr	r1, [pc, #232]	; (800e1a4 <_svfprintf_r+0x1480>)
 800e0ba:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e0bc:	3301      	adds	r3, #1
 800e0be:	6039      	str	r1, [r7, #0]
 800e0c0:	2c10      	cmp	r4, #16
 800e0c2:	dc19      	bgt.n	800e0f8 <_svfprintf_r+0x13d4>
 800e0c4:	607c      	str	r4, [r7, #4]
 800e0c6:	18a4      	adds	r4, r4, r2
 800e0c8:	942e      	str	r4, [sp, #184]	; 0xb8
 800e0ca:	932d      	str	r3, [sp, #180]	; 0xb4
 800e0cc:	2b07      	cmp	r3, #7
 800e0ce:	dc00      	bgt.n	800e0d2 <_svfprintf_r+0x13ae>
 800e0d0:	e559      	b.n	800db86 <_svfprintf_r+0xe62>
 800e0d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e0d4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e0d6:	aa2c      	add	r2, sp, #176	; 0xb0
 800e0d8:	f002 ff3a 	bl	8010f50 <__ssprint_r>
 800e0dc:	2800      	cmp	r0, #0
 800e0de:	d100      	bne.n	800e0e2 <_svfprintf_r+0x13be>
 800e0e0:	e551      	b.n	800db86 <_svfprintf_r+0xe62>
 800e0e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d101      	bne.n	800e0ec <_svfprintf_r+0x13c8>
 800e0e8:	f7ff f845 	bl	800d176 <_svfprintf_r+0x452>
 800e0ec:	0019      	movs	r1, r3
 800e0ee:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e0f0:	f7fd fd80 	bl	800bbf4 <_free_r>
 800e0f4:	f7ff f83f 	bl	800d176 <_svfprintf_r+0x452>
 800e0f8:	3210      	adds	r2, #16
 800e0fa:	607d      	str	r5, [r7, #4]
 800e0fc:	922e      	str	r2, [sp, #184]	; 0xb8
 800e0fe:	932d      	str	r3, [sp, #180]	; 0xb4
 800e100:	3708      	adds	r7, #8
 800e102:	2b07      	cmp	r3, #7
 800e104:	dd07      	ble.n	800e116 <_svfprintf_r+0x13f2>
 800e106:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e108:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e10a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e10c:	f002 ff20 	bl	8010f50 <__ssprint_r>
 800e110:	2800      	cmp	r0, #0
 800e112:	d1e6      	bne.n	800e0e2 <_svfprintf_r+0x13be>
 800e114:	af2f      	add	r7, sp, #188	; 0xbc
 800e116:	3c10      	subs	r4, #16
 800e118:	e7cd      	b.n	800e0b6 <_svfprintf_r+0x1392>
 800e11a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e11c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e11e:	f7fd fd69 	bl	800bbf4 <_free_r>
 800e122:	e549      	b.n	800dbb8 <_svfprintf_r+0xe94>
 800e124:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e126:	2b00      	cmp	r3, #0
 800e128:	d101      	bne.n	800e12e <_svfprintf_r+0x140a>
 800e12a:	f7ff f824 	bl	800d176 <_svfprintf_r+0x452>
 800e12e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e130:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e132:	aa2c      	add	r2, sp, #176	; 0xb0
 800e134:	f002 ff0c 	bl	8010f50 <__ssprint_r>
 800e138:	f7ff f81d 	bl	800d176 <_svfprintf_r+0x452>
 800e13c:	0034      	movs	r4, r6
 800e13e:	2a00      	cmp	r2, #0
 800e140:	d101      	bne.n	800e146 <_svfprintf_r+0x1422>
 800e142:	f7fe ff8c 	bl	800d05e <_svfprintf_r+0x33a>
 800e146:	2b01      	cmp	r3, #1
 800e148:	d101      	bne.n	800e14e <_svfprintf_r+0x142a>
 800e14a:	f7ff fc01 	bl	800d950 <_svfprintf_r+0xc2c>
 800e14e:	2b02      	cmp	r3, #2
 800e150:	d100      	bne.n	800e154 <_svfprintf_r+0x1430>
 800e152:	e459      	b.n	800da08 <_svfprintf_r+0xce4>
 800e154:	2507      	movs	r5, #7
 800e156:	ab58      	add	r3, sp, #352	; 0x160
 800e158:	9308      	str	r3, [sp, #32]
 800e15a:	9a08      	ldr	r2, [sp, #32]
 800e15c:	0013      	movs	r3, r2
 800e15e:	3b01      	subs	r3, #1
 800e160:	9308      	str	r3, [sp, #32]
 800e162:	9b06      	ldr	r3, [sp, #24]
 800e164:	9908      	ldr	r1, [sp, #32]
 800e166:	402b      	ands	r3, r5
 800e168:	3330      	adds	r3, #48	; 0x30
 800e16a:	700b      	strb	r3, [r1, #0]
 800e16c:	9907      	ldr	r1, [sp, #28]
 800e16e:	074e      	lsls	r6, r1, #29
 800e170:	9906      	ldr	r1, [sp, #24]
 800e172:	08c8      	lsrs	r0, r1, #3
 800e174:	9907      	ldr	r1, [sp, #28]
 800e176:	4306      	orrs	r6, r0
 800e178:	08c9      	lsrs	r1, r1, #3
 800e17a:	9107      	str	r1, [sp, #28]
 800e17c:	0031      	movs	r1, r6
 800e17e:	9807      	ldr	r0, [sp, #28]
 800e180:	9606      	str	r6, [sp, #24]
 800e182:	4301      	orrs	r1, r0
 800e184:	d1e9      	bne.n	800e15a <_svfprintf_r+0x1436>
 800e186:	07e1      	lsls	r1, r4, #31
 800e188:	d400      	bmi.n	800e18c <_svfprintf_r+0x1468>
 800e18a:	e42a      	b.n	800d9e2 <_svfprintf_r+0xcbe>
 800e18c:	2b30      	cmp	r3, #48	; 0x30
 800e18e:	d100      	bne.n	800e192 <_svfprintf_r+0x146e>
 800e190:	e427      	b.n	800d9e2 <_svfprintf_r+0xcbe>
 800e192:	2130      	movs	r1, #48	; 0x30
 800e194:	9b08      	ldr	r3, [sp, #32]
 800e196:	3b01      	subs	r3, #1
 800e198:	7019      	strb	r1, [r3, #0]
 800e19a:	1e93      	subs	r3, r2, #2
 800e19c:	9308      	str	r3, [sp, #32]
 800e19e:	e420      	b.n	800d9e2 <_svfprintf_r+0xcbe>
 800e1a0:	08014350 	.word	0x08014350
 800e1a4:	08014340 	.word	0x08014340

0800e1a8 <__ssvfscanf_r>:
 800e1a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e1aa:	4ca7      	ldr	r4, [pc, #668]	; (800e448 <__ssvfscanf_r+0x2a0>)
 800e1ac:	44a5      	add	sp, r4
 800e1ae:	af02      	add	r7, sp, #8
 800e1b0:	633b      	str	r3, [r7, #48]	; 0x30
 800e1b2:	000b      	movs	r3, r1
 800e1b4:	6378      	str	r0, [r7, #52]	; 0x34
 800e1b6:	6479      	str	r1, [r7, #68]	; 0x44
 800e1b8:	61ba      	str	r2, [r7, #24]
 800e1ba:	220c      	movs	r2, #12
 800e1bc:	5e9a      	ldrsh	r2, [r3, r2]
 800e1be:	2380      	movs	r3, #128	; 0x80
 800e1c0:	019b      	lsls	r3, r3, #6
 800e1c2:	421a      	tst	r2, r3
 800e1c4:	d105      	bne.n	800e1d2 <__ssvfscanf_r+0x2a>
 800e1c6:	4313      	orrs	r3, r2
 800e1c8:	818b      	strh	r3, [r1, #12]
 800e1ca:	4aa0      	ldr	r2, [pc, #640]	; (800e44c <__ssvfscanf_r+0x2a4>)
 800e1cc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e1ce:	4013      	ands	r3, r2
 800e1d0:	664b      	str	r3, [r1, #100]	; 0x64
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	617b      	str	r3, [r7, #20]
 800e1d6:	643b      	str	r3, [r7, #64]	; 0x40
 800e1d8:	62bb      	str	r3, [r7, #40]	; 0x28
 800e1da:	627b      	str	r3, [r7, #36]	; 0x24
 800e1dc:	63bb      	str	r3, [r7, #56]	; 0x38
 800e1de:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e1e0:	69bb      	ldr	r3, [r7, #24]
 800e1e2:	69ba      	ldr	r2, [r7, #24]
 800e1e4:	781b      	ldrb	r3, [r3, #0]
 800e1e6:	3201      	adds	r2, #1
 800e1e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e1ea:	61ba      	str	r2, [r7, #24]
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d100      	bne.n	800e1f2 <__ssvfscanf_r+0x4a>
 800e1f0:	e0d7      	b.n	800e3a2 <__ssvfscanf_r+0x1fa>
 800e1f2:	2608      	movs	r6, #8
 800e1f4:	2108      	movs	r1, #8
 800e1f6:	4a96      	ldr	r2, [pc, #600]	; (800e450 <__ssvfscanf_r+0x2a8>)
 800e1f8:	5cd2      	ldrb	r2, [r2, r3]
 800e1fa:	4016      	ands	r6, r2
 800e1fc:	420a      	tst	r2, r1
 800e1fe:	d01d      	beq.n	800e23c <__ssvfscanf_r+0x94>
 800e200:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e202:	685b      	ldr	r3, [r3, #4]
 800e204:	2b00      	cmp	r3, #0
 800e206:	dd12      	ble.n	800e22e <__ssvfscanf_r+0x86>
 800e208:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e20a:	4991      	ldr	r1, [pc, #580]	; (800e450 <__ssvfscanf_r+0x2a8>)
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	781a      	ldrb	r2, [r3, #0]
 800e210:	5c8a      	ldrb	r2, [r1, r2]
 800e212:	2108      	movs	r1, #8
 800e214:	420a      	tst	r2, r1
 800e216:	d0e3      	beq.n	800e1e0 <__ssvfscanf_r+0x38>
 800e218:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e21a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e21c:	3201      	adds	r2, #1
 800e21e:	63ba      	str	r2, [r7, #56]	; 0x38
 800e220:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e222:	3301      	adds	r3, #1
 800e224:	6852      	ldr	r2, [r2, #4]
 800e226:	600b      	str	r3, [r1, #0]
 800e228:	3a01      	subs	r2, #1
 800e22a:	604a      	str	r2, [r1, #4]
 800e22c:	e7e8      	b.n	800e200 <__ssvfscanf_r+0x58>
 800e22e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e230:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e232:	f002 ff4d 	bl	80110d0 <__ssrefill_r>
 800e236:	2800      	cmp	r0, #0
 800e238:	d0e6      	beq.n	800e208 <__ssvfscanf_r+0x60>
 800e23a:	e7d1      	b.n	800e1e0 <__ssvfscanf_r+0x38>
 800e23c:	2b25      	cmp	r3, #37	; 0x25
 800e23e:	d165      	bne.n	800e30c <__ssvfscanf_r+0x164>
 800e240:	250a      	movs	r5, #10
 800e242:	2480      	movs	r4, #128	; 0x80
 800e244:	69ba      	ldr	r2, [r7, #24]
 800e246:	63fe      	str	r6, [r7, #60]	; 0x3c
 800e248:	3b16      	subs	r3, #22
 800e24a:	69b9      	ldr	r1, [r7, #24]
 800e24c:	3101      	adds	r1, #1
 800e24e:	61b9      	str	r1, [r7, #24]
 800e250:	7811      	ldrb	r1, [r2, #0]
 800e252:	0008      	movs	r0, r1
 800e254:	3825      	subs	r0, #37	; 0x25
 800e256:	2855      	cmp	r0, #85	; 0x55
 800e258:	d900      	bls.n	800e25c <__ssvfscanf_r+0xb4>
 800e25a:	e170      	b.n	800e53e <__ssvfscanf_r+0x396>
 800e25c:	f7f1 ff64 	bl	8000128 <__gnu_thumb1_case_uhi>
 800e260:	016f0056 	.word	0x016f0056
 800e264:	016f016f 	.word	0x016f016f
 800e268:	0081016f 	.word	0x0081016f
 800e26c:	016f016f 	.word	0x016f016f
 800e270:	016f016f 	.word	0x016f016f
 800e274:	00b8016f 	.word	0x00b8016f
 800e278:	00b800b8 	.word	0x00b800b8
 800e27c:	00b800b8 	.word	0x00b800b8
 800e280:	00b800b8 	.word	0x00b800b8
 800e284:	00b800b8 	.word	0x00b800b8
 800e288:	016f00b8 	.word	0x016f00b8
 800e28c:	016f016f 	.word	0x016f016f
 800e290:	016f016f 	.word	0x016f016f
 800e294:	016f016f 	.word	0x016f016f
 800e298:	016f00d8 	.word	0x016f00d8
 800e29c:	00c1010a 	.word	0x00c1010a
 800e2a0:	00d800d8 	.word	0x00d800d8
 800e2a4:	016f00d8 	.word	0x016f00d8
 800e2a8:	016f016f 	.word	0x016f016f
 800e2ac:	009f016f 	.word	0x009f016f
 800e2b0:	016f016f 	.word	0x016f016f
 800e2b4:	016f00c9 	.word	0x016f00c9
 800e2b8:	016f016f 	.word	0x016f016f
 800e2bc:	016f00f0 	.word	0x016f00f0
 800e2c0:	016f016f 	.word	0x016f016f
 800e2c4:	00d1016f 	.word	0x00d1016f
 800e2c8:	016f016f 	.word	0x016f016f
 800e2cc:	016f00fe 	.word	0x016f00fe
 800e2d0:	016f016f 	.word	0x016f016f
 800e2d4:	016f016f 	.word	0x016f016f
 800e2d8:	016f00d8 	.word	0x016f00d8
 800e2dc:	00c3010c 	.word	0x00c3010c
 800e2e0:	00d800d8 	.word	0x00d800d8
 800e2e4:	009400d8 	.word	0x009400d8
 800e2e8:	009f012f 	.word	0x009f012f
 800e2ec:	0088016f 	.word	0x0088016f
 800e2f0:	011200a9 	.word	0x011200a9
 800e2f4:	011000cb 	.word	0x011000cb
 800e2f8:	016f016f 	.word	0x016f016f
 800e2fc:	00a600f2 	.word	0x00a600f2
 800e300:	016f00cf 	.word	0x016f00cf
 800e304:	00d1016f 	.word	0x00d1016f
 800e308:	00a6016f 	.word	0x00a6016f
 800e30c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e30e:	685b      	ldr	r3, [r3, #4]
 800e310:	2b00      	cmp	r3, #0
 800e312:	dd12      	ble.n	800e33a <__ssvfscanf_r+0x192>
 800e314:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e316:	69ba      	ldr	r2, [r7, #24]
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	3a01      	subs	r2, #1
 800e31c:	7819      	ldrb	r1, [r3, #0]
 800e31e:	7812      	ldrb	r2, [r2, #0]
 800e320:	4291      	cmp	r1, r2
 800e322:	d13e      	bne.n	800e3a2 <__ssvfscanf_r+0x1fa>
 800e324:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e326:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e328:	6852      	ldr	r2, [r2, #4]
 800e32a:	3301      	adds	r3, #1
 800e32c:	600b      	str	r3, [r1, #0]
 800e32e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e330:	3a01      	subs	r2, #1
 800e332:	604a      	str	r2, [r1, #4]
 800e334:	3301      	adds	r3, #1
 800e336:	63bb      	str	r3, [r7, #56]	; 0x38
 800e338:	e752      	b.n	800e1e0 <__ssvfscanf_r+0x38>
 800e33a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e33c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e33e:	f002 fec7 	bl	80110d0 <__ssrefill_r>
 800e342:	2800      	cmp	r0, #0
 800e344:	d0e6      	beq.n	800e314 <__ssvfscanf_r+0x16c>
 800e346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d003      	beq.n	800e354 <__ssvfscanf_r+0x1ac>
 800e34c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e34e:	899b      	ldrh	r3, [r3, #12]
 800e350:	065b      	lsls	r3, r3, #25
 800e352:	d526      	bpl.n	800e3a2 <__ssvfscanf_r+0x1fa>
 800e354:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e356:	2b00      	cmp	r3, #0
 800e358:	d000      	beq.n	800e35c <__ssvfscanf_r+0x1b4>
 800e35a:	e0f6      	b.n	800e54a <__ssvfscanf_r+0x3a2>
 800e35c:	3b01      	subs	r3, #1
 800e35e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e360:	e104      	b.n	800e56c <__ssvfscanf_r+0x3c4>
 800e362:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e364:	4332      	orrs	r2, r6
 800e366:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e368:	d11b      	bne.n	800e3a2 <__ssvfscanf_r+0x1fa>
 800e36a:	2610      	movs	r6, #16
 800e36c:	69ba      	ldr	r2, [r7, #24]
 800e36e:	e76c      	b.n	800e24a <__ssvfscanf_r+0xa2>
 800e370:	421e      	tst	r6, r3
 800e372:	d116      	bne.n	800e3a2 <__ssvfscanf_r+0x1fa>
 800e374:	7851      	ldrb	r1, [r2, #1]
 800e376:	296c      	cmp	r1, #108	; 0x6c
 800e378:	d103      	bne.n	800e382 <__ssvfscanf_r+0x1da>
 800e37a:	3202      	adds	r2, #2
 800e37c:	61ba      	str	r2, [r7, #24]
 800e37e:	2202      	movs	r2, #2
 800e380:	e000      	b.n	800e384 <__ssvfscanf_r+0x1dc>
 800e382:	2201      	movs	r2, #1
 800e384:	4316      	orrs	r6, r2
 800e386:	e7f1      	b.n	800e36c <__ssvfscanf_r+0x1c4>
 800e388:	421e      	tst	r6, r3
 800e38a:	d10a      	bne.n	800e3a2 <__ssvfscanf_r+0x1fa>
 800e38c:	7851      	ldrb	r1, [r2, #1]
 800e38e:	2968      	cmp	r1, #104	; 0x68
 800e390:	d103      	bne.n	800e39a <__ssvfscanf_r+0x1f2>
 800e392:	3202      	adds	r2, #2
 800e394:	61ba      	str	r2, [r7, #24]
 800e396:	2208      	movs	r2, #8
 800e398:	e7f4      	b.n	800e384 <__ssvfscanf_r+0x1dc>
 800e39a:	2204      	movs	r2, #4
 800e39c:	e7f2      	b.n	800e384 <__ssvfscanf_r+0x1dc>
 800e39e:	421e      	tst	r6, r3
 800e3a0:	d0ed      	beq.n	800e37e <__ssvfscanf_r+0x1d6>
 800e3a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d000      	beq.n	800e3aa <__ssvfscanf_r+0x202>
 800e3a8:	e0da      	b.n	800e560 <__ssvfscanf_r+0x3b8>
 800e3aa:	e0df      	b.n	800e56c <__ssvfscanf_r+0x3c4>
 800e3ac:	421e      	tst	r6, r3
 800e3ae:	d0dd      	beq.n	800e36c <__ssvfscanf_r+0x1c4>
 800e3b0:	e7f7      	b.n	800e3a2 <__ssvfscanf_r+0x1fa>
 800e3b2:	228f      	movs	r2, #143	; 0x8f
 800e3b4:	218f      	movs	r1, #143	; 0x8f
 800e3b6:	4032      	ands	r2, r6
 800e3b8:	420e      	tst	r6, r1
 800e3ba:	d1f2      	bne.n	800e3a2 <__ssvfscanf_r+0x1fa>
 800e3bc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e3be:	2900      	cmp	r1, #0
 800e3c0:	d104      	bne.n	800e3cc <__ssvfscanf_r+0x224>
 800e3c2:	b082      	sub	sp, #8
 800e3c4:	a902      	add	r1, sp, #8
 800e3c6:	6439      	str	r1, [r7, #64]	; 0x40
 800e3c8:	600a      	str	r2, [r1, #0]
 800e3ca:	604a      	str	r2, [r1, #4]
 800e3cc:	4326      	orrs	r6, r4
 800e3ce:	e7cd      	b.n	800e36c <__ssvfscanf_r+0x1c4>
 800e3d0:	228f      	movs	r2, #143	; 0x8f
 800e3d2:	4216      	tst	r6, r2
 800e3d4:	d1e5      	bne.n	800e3a2 <__ssvfscanf_r+0x1fa>
 800e3d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e3d8:	436a      	muls	r2, r5
 800e3da:	3a30      	subs	r2, #48	; 0x30
 800e3dc:	188a      	adds	r2, r1, r2
 800e3de:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e3e0:	e7c4      	b.n	800e36c <__ssvfscanf_r+0x1c4>
 800e3e2:	2301      	movs	r3, #1
 800e3e4:	431e      	orrs	r6, r3
 800e3e6:	4b1b      	ldr	r3, [pc, #108]	; (800e454 <__ssvfscanf_r+0x2ac>)
 800e3e8:	617b      	str	r3, [r7, #20]
 800e3ea:	230a      	movs	r3, #10
 800e3ec:	2403      	movs	r4, #3
 800e3ee:	627b      	str	r3, [r7, #36]	; 0x24
 800e3f0:	e00f      	b.n	800e412 <__ssvfscanf_r+0x26a>
 800e3f2:	2301      	movs	r3, #1
 800e3f4:	431e      	orrs	r6, r3
 800e3f6:	4b18      	ldr	r3, [pc, #96]	; (800e458 <__ssvfscanf_r+0x2b0>)
 800e3f8:	617b      	str	r3, [r7, #20]
 800e3fa:	2308      	movs	r3, #8
 800e3fc:	e7f6      	b.n	800e3ec <__ssvfscanf_r+0x244>
 800e3fe:	4b16      	ldr	r3, [pc, #88]	; (800e458 <__ssvfscanf_r+0x2b0>)
 800e400:	e7f2      	b.n	800e3e8 <__ssvfscanf_r+0x240>
 800e402:	2380      	movs	r3, #128	; 0x80
 800e404:	009b      	lsls	r3, r3, #2
 800e406:	431e      	orrs	r6, r3
 800e408:	4b13      	ldr	r3, [pc, #76]	; (800e458 <__ssvfscanf_r+0x2b0>)
 800e40a:	617b      	str	r3, [r7, #20]
 800e40c:	2310      	movs	r3, #16
 800e40e:	e7ed      	b.n	800e3ec <__ssvfscanf_r+0x244>
 800e410:	2404      	movs	r4, #4
 800e412:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e414:	685b      	ldr	r3, [r3, #4]
 800e416:	2b00      	cmp	r3, #0
 800e418:	dd55      	ble.n	800e4c6 <__ssvfscanf_r+0x31e>
 800e41a:	0673      	lsls	r3, r6, #25
 800e41c:	d407      	bmi.n	800e42e <__ssvfscanf_r+0x286>
 800e41e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e420:	490b      	ldr	r1, [pc, #44]	; (800e450 <__ssvfscanf_r+0x2a8>)
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	781a      	ldrb	r2, [r3, #0]
 800e426:	5c8a      	ldrb	r2, [r1, r2]
 800e428:	2108      	movs	r1, #8
 800e42a:	420a      	tst	r2, r1
 800e42c:	d152      	bne.n	800e4d4 <__ssvfscanf_r+0x32c>
 800e42e:	1e60      	subs	r0, r4, #1
 800e430:	2803      	cmp	r0, #3
 800e432:	d863      	bhi.n	800e4fc <__ssvfscanf_r+0x354>
 800e434:	f7f1 fe78 	bl	8000128 <__gnu_thumb1_case_uhi>
 800e438:	03bd01da 	.word	0x03bd01da
 800e43c:	068a0579 	.word	0x068a0579
 800e440:	2301      	movs	r3, #1
 800e442:	431e      	orrs	r6, r3
 800e444:	2402      	movs	r4, #2
 800e446:	e7e4      	b.n	800e412 <__ssvfscanf_r+0x26a>
 800e448:	fffffd34 	.word	0xfffffd34
 800e44c:	ffffdfff 	.word	0xffffdfff
 800e450:	08014039 	.word	0x08014039
 800e454:	0800b5f9 	.word	0x0800b5f9
 800e458:	08010c01 	.word	0x08010c01
 800e45c:	2248      	movs	r2, #72	; 0x48
 800e45e:	2318      	movs	r3, #24
 800e460:	189b      	adds	r3, r3, r2
 800e462:	19d8      	adds	r0, r3, r7
 800e464:	69b9      	ldr	r1, [r7, #24]
 800e466:	f001 f9d7 	bl	800f818 <__sccl>
 800e46a:	2340      	movs	r3, #64	; 0x40
 800e46c:	2401      	movs	r4, #1
 800e46e:	61b8      	str	r0, [r7, #24]
 800e470:	431e      	orrs	r6, r3
 800e472:	e7ce      	b.n	800e412 <__ssvfscanf_r+0x26a>
 800e474:	2301      	movs	r3, #1
 800e476:	431e      	orrs	r6, r3
 800e478:	2340      	movs	r3, #64	; 0x40
 800e47a:	2400      	movs	r4, #0
 800e47c:	431e      	orrs	r6, r3
 800e47e:	e7c8      	b.n	800e412 <__ssvfscanf_r+0x26a>
 800e480:	2388      	movs	r3, #136	; 0x88
 800e482:	e7bf      	b.n	800e404 <__ssvfscanf_r+0x25c>
 800e484:	06f3      	lsls	r3, r6, #27
 800e486:	d500      	bpl.n	800e48a <__ssvfscanf_r+0x2e2>
 800e488:	e6aa      	b.n	800e1e0 <__ssvfscanf_r+0x38>
 800e48a:	2108      	movs	r1, #8
 800e48c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e48e:	cb04      	ldmia	r3!, {r2}
 800e490:	420e      	tst	r6, r1
 800e492:	d003      	beq.n	800e49c <__ssvfscanf_r+0x2f4>
 800e494:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e496:	7011      	strb	r1, [r2, #0]
 800e498:	633b      	str	r3, [r7, #48]	; 0x30
 800e49a:	e6a1      	b.n	800e1e0 <__ssvfscanf_r+0x38>
 800e49c:	0771      	lsls	r1, r6, #29
 800e49e:	d502      	bpl.n	800e4a6 <__ssvfscanf_r+0x2fe>
 800e4a0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e4a2:	8011      	strh	r1, [r2, #0]
 800e4a4:	e7f8      	b.n	800e498 <__ssvfscanf_r+0x2f0>
 800e4a6:	07f1      	lsls	r1, r6, #31
 800e4a8:	d502      	bpl.n	800e4b0 <__ssvfscanf_r+0x308>
 800e4aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e4ac:	6011      	str	r1, [r2, #0]
 800e4ae:	e7f3      	b.n	800e498 <__ssvfscanf_r+0x2f0>
 800e4b0:	07b6      	lsls	r6, r6, #30
 800e4b2:	d5fa      	bpl.n	800e4aa <__ssvfscanf_r+0x302>
 800e4b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e4b6:	6011      	str	r1, [r2, #0]
 800e4b8:	17c9      	asrs	r1, r1, #31
 800e4ba:	6051      	str	r1, [r2, #4]
 800e4bc:	e7ec      	b.n	800e498 <__ssvfscanf_r+0x2f0>
 800e4be:	4ba2      	ldr	r3, [pc, #648]	; (800e748 <__ssvfscanf_r+0x5a0>)
 800e4c0:	617b      	str	r3, [r7, #20]
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	e792      	b.n	800e3ec <__ssvfscanf_r+0x244>
 800e4c6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e4c8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e4ca:	f002 fe01 	bl	80110d0 <__ssrefill_r>
 800e4ce:	2800      	cmp	r0, #0
 800e4d0:	d0a3      	beq.n	800e41a <__ssvfscanf_r+0x272>
 800e4d2:	e738      	b.n	800e346 <__ssvfscanf_r+0x19e>
 800e4d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e4d6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e4d8:	3201      	adds	r2, #1
 800e4da:	63ba      	str	r2, [r7, #56]	; 0x38
 800e4dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e4de:	6852      	ldr	r2, [r2, #4]
 800e4e0:	3a01      	subs	r2, #1
 800e4e2:	604a      	str	r2, [r1, #4]
 800e4e4:	2a00      	cmp	r2, #0
 800e4e6:	dd02      	ble.n	800e4ee <__ssvfscanf_r+0x346>
 800e4e8:	3301      	adds	r3, #1
 800e4ea:	600b      	str	r3, [r1, #0]
 800e4ec:	e797      	b.n	800e41e <__ssvfscanf_r+0x276>
 800e4ee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e4f0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e4f2:	f002 fded 	bl	80110d0 <__ssrefill_r>
 800e4f6:	2800      	cmp	r0, #0
 800e4f8:	d091      	beq.n	800e41e <__ssvfscanf_r+0x276>
 800e4fa:	e724      	b.n	800e346 <__ssvfscanf_r+0x19e>
 800e4fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e4fe:	2301      	movs	r3, #1
 800e500:	2a00      	cmp	r2, #0
 800e502:	d100      	bne.n	800e506 <__ssvfscanf_r+0x35e>
 800e504:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e506:	2210      	movs	r2, #16
 800e508:	0034      	movs	r4, r6
 800e50a:	4032      	ands	r2, r6
 800e50c:	623a      	str	r2, [r7, #32]
 800e50e:	401c      	ands	r4, r3
 800e510:	421e      	tst	r6, r3
 800e512:	d100      	bne.n	800e516 <__ssvfscanf_r+0x36e>
 800e514:	e0f3      	b.n	800e6fe <__ssvfscanf_r+0x556>
 800e516:	2a00      	cmp	r2, #0
 800e518:	d000      	beq.n	800e51c <__ssvfscanf_r+0x374>
 800e51a:	e0b6      	b.n	800e68a <__ssvfscanf_r+0x4e2>
 800e51c:	2080      	movs	r0, #128	; 0x80
 800e51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e520:	cb10      	ldmia	r3!, {r4}
 800e522:	613b      	str	r3, [r7, #16]
 800e524:	4206      	tst	r6, r0
 800e526:	d100      	bne.n	800e52a <__ssvfscanf_r+0x382>
 800e528:	e0b7      	b.n	800e69a <__ssvfscanf_r+0x4f2>
 800e52a:	2c00      	cmp	r4, #0
 800e52c:	d007      	beq.n	800e53e <__ssvfscanf_r+0x396>
 800e52e:	f7fb ff6d 	bl	800a40c <malloc>
 800e532:	6338      	str	r0, [r7, #48]	; 0x30
 800e534:	2800      	cmp	r0, #0
 800e536:	d11f      	bne.n	800e578 <__ssvfscanf_r+0x3d0>
 800e538:	2301      	movs	r3, #1
 800e53a:	425b      	negs	r3, r3
 800e53c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e53e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e540:	2b00      	cmp	r3, #0
 800e542:	d013      	beq.n	800e56c <__ssvfscanf_r+0x3c4>
 800e544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e546:	3301      	adds	r3, #1
 800e548:	d10a      	bne.n	800e560 <__ssvfscanf_r+0x3b8>
 800e54a:	2400      	movs	r4, #0
 800e54c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e54e:	681d      	ldr	r5, [r3, #0]
 800e550:	88db      	ldrh	r3, [r3, #6]
 800e552:	42a3      	cmp	r3, r4
 800e554:	dd01      	ble.n	800e55a <__ssvfscanf_r+0x3b2>
 800e556:	f001 f82a 	bl	800f5ae <__ssvfscanf_r+0x1406>
 800e55a:	2301      	movs	r3, #1
 800e55c:	425b      	negs	r3, r3
 800e55e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e560:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e562:	6818      	ldr	r0, [r3, #0]
 800e564:	2800      	cmp	r0, #0
 800e566:	d001      	beq.n	800e56c <__ssvfscanf_r+0x3c4>
 800e568:	f7fb ff5a 	bl	800a420 <free>
 800e56c:	46bd      	mov	sp, r7
 800e56e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e570:	23b1      	movs	r3, #177	; 0xb1
 800e572:	009b      	lsls	r3, r3, #2
 800e574:	449d      	add	sp, r3
 800e576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e57a:	6023      	str	r3, [r4, #0]
 800e57c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e57e:	88de      	ldrh	r6, [r3, #6]
 800e580:	889d      	ldrh	r5, [r3, #4]
 800e582:	42ae      	cmp	r6, r5
 800e584:	d30e      	bcc.n	800e5a4 <__ssvfscanf_r+0x3fc>
 800e586:	4b71      	ldr	r3, [pc, #452]	; (800e74c <__ssvfscanf_r+0x5a4>)
 800e588:	429d      	cmp	r5, r3
 800e58a:	d8d5      	bhi.n	800e538 <__ssvfscanf_r+0x390>
 800e58c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e58e:	3508      	adds	r5, #8
 800e590:	b2ad      	uxth	r5, r5
 800e592:	6818      	ldr	r0, [r3, #0]
 800e594:	00a9      	lsls	r1, r5, #2
 800e596:	f002 f901 	bl	801079c <realloc>
 800e59a:	2800      	cmp	r0, #0
 800e59c:	d0cc      	beq.n	800e538 <__ssvfscanf_r+0x390>
 800e59e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e5a0:	6018      	str	r0, [r3, #0]
 800e5a2:	809d      	strh	r5, [r3, #4]
 800e5a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e5a6:	1c72      	adds	r2, r6, #1
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	00b6      	lsls	r6, r6, #2
 800e5ac:	50f4      	str	r4, [r6, r3]
 800e5ae:	2320      	movs	r3, #32
 800e5b0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e5b2:	0026      	movs	r6, r4
 800e5b4:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800e5b6:	80ca      	strh	r2, [r1, #6]
 800e5b8:	61fb      	str	r3, [r7, #28]
 800e5ba:	2500      	movs	r5, #0
 800e5bc:	f7fd f9fe 	bl	800b9bc <__locale_mb_cur_max>
 800e5c0:	42a8      	cmp	r0, r5
 800e5c2:	d100      	bne.n	800e5c6 <__ssvfscanf_r+0x41e>
 800e5c4:	e6bf      	b.n	800e346 <__ssvfscanf_r+0x19e>
 800e5c6:	1c6a      	adds	r2, r5, #1
 800e5c8:	60fa      	str	r2, [r7, #12]
 800e5ca:	228c      	movs	r2, #140	; 0x8c
 800e5cc:	2048      	movs	r0, #72	; 0x48
 800e5ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e5d0:	0052      	lsls	r2, r2, #1
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	1812      	adds	r2, r2, r0
 800e5d6:	7819      	ldrb	r1, [r3, #0]
 800e5d8:	19d2      	adds	r2, r2, r7
 800e5da:	5551      	strb	r1, [r2, r5]
 800e5dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e5de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e5e0:	6852      	ldr	r2, [r2, #4]
 800e5e2:	3301      	adds	r3, #1
 800e5e4:	600b      	str	r3, [r1, #0]
 800e5e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5e8:	3a01      	subs	r2, #1
 800e5ea:	604a      	str	r2, [r1, #4]
 800e5ec:	2b03      	cmp	r3, #3
 800e5ee:	d102      	bne.n	800e5f6 <__ssvfscanf_r+0x44e>
 800e5f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e5f2:	2b04      	cmp	r3, #4
 800e5f4:	d007      	beq.n	800e606 <__ssvfscanf_r+0x45e>
 800e5f6:	2048      	movs	r0, #72	; 0x48
 800e5f8:	2310      	movs	r3, #16
 800e5fa:	181b      	adds	r3, r3, r0
 800e5fc:	2208      	movs	r2, #8
 800e5fe:	2100      	movs	r1, #0
 800e600:	19d8      	adds	r0, r3, r7
 800e602:	f7fd f997 	bl	800b934 <memset>
 800e606:	2148      	movs	r1, #72	; 0x48
 800e608:	2310      	movs	r3, #16
 800e60a:	228c      	movs	r2, #140	; 0x8c
 800e60c:	185b      	adds	r3, r3, r1
 800e60e:	0052      	lsls	r2, r2, #1
 800e610:	19db      	adds	r3, r3, r7
 800e612:	1852      	adds	r2, r2, r1
 800e614:	9300      	str	r3, [sp, #0]
 800e616:	0021      	movs	r1, r4
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e61c:	19d2      	adds	r2, r2, r7
 800e61e:	f002 fc57 	bl	8010ed0 <_mbrtowc_r>
 800e622:	0003      	movs	r3, r0
 800e624:	62b8      	str	r0, [r7, #40]	; 0x28
 800e626:	3301      	adds	r3, #1
 800e628:	d100      	bne.n	800e62c <__ssvfscanf_r+0x484>
 800e62a:	e68c      	b.n	800e346 <__ssvfscanf_r+0x19e>
 800e62c:	2800      	cmp	r0, #0
 800e62e:	d139      	bne.n	800e6a4 <__ssvfscanf_r+0x4fc>
 800e630:	6a3b      	ldr	r3, [r7, #32]
 800e632:	2b00      	cmp	r3, #0
 800e634:	d100      	bne.n	800e638 <__ssvfscanf_r+0x490>
 800e636:	6023      	str	r3, [r4, #0]
 800e638:	68fa      	ldr	r2, [r7, #12]
 800e63a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e63c:	4694      	mov	ip, r2
 800e63e:	4463      	add	r3, ip
 800e640:	63bb      	str	r3, [r7, #56]	; 0x38
 800e642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e644:	2b03      	cmp	r3, #3
 800e646:	d102      	bne.n	800e64e <__ssvfscanf_r+0x4a6>
 800e648:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e64a:	2b04      	cmp	r3, #4
 800e64c:	d002      	beq.n	800e654 <__ssvfscanf_r+0x4ac>
 800e64e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e650:	3b01      	subs	r3, #1
 800e652:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e654:	6a3b      	ldr	r3, [r7, #32]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d115      	bne.n	800e686 <__ssvfscanf_r+0x4de>
 800e65a:	2e00      	cmp	r6, #0
 800e65c:	d012      	beq.n	800e684 <__ssvfscanf_r+0x4dc>
 800e65e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e660:	69fa      	ldr	r2, [r7, #28]
 800e662:	1ae5      	subs	r5, r4, r3
 800e664:	10ab      	asrs	r3, r5, #2
 800e666:	4293      	cmp	r3, r2
 800e668:	d30c      	bcc.n	800e684 <__ssvfscanf_r+0x4dc>
 800e66a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e66c:	00d1      	lsls	r1, r2, #3
 800e66e:	f002 f895 	bl	801079c <realloc>
 800e672:	6338      	str	r0, [r7, #48]	; 0x30
 800e674:	2800      	cmp	r0, #0
 800e676:	d100      	bne.n	800e67a <__ssvfscanf_r+0x4d2>
 800e678:	e75e      	b.n	800e538 <__ssvfscanf_r+0x390>
 800e67a:	69fb      	ldr	r3, [r7, #28]
 800e67c:	1944      	adds	r4, r0, r5
 800e67e:	005b      	lsls	r3, r3, #1
 800e680:	6030      	str	r0, [r6, #0]
 800e682:	61fb      	str	r3, [r7, #28]
 800e684:	3404      	adds	r4, #4
 800e686:	2500      	movs	r5, #0
 800e688:	e010      	b.n	800e6ac <__ssvfscanf_r+0x504>
 800e68a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e68c:	613b      	str	r3, [r7, #16]
 800e68e:	2300      	movs	r3, #0
 800e690:	001e      	movs	r6, r3
 800e692:	001c      	movs	r4, r3
 800e694:	61fb      	str	r3, [r7, #28]
 800e696:	633b      	str	r3, [r7, #48]	; 0x30
 800e698:	e78f      	b.n	800e5ba <__ssvfscanf_r+0x412>
 800e69a:	6a3b      	ldr	r3, [r7, #32]
 800e69c:	001e      	movs	r6, r3
 800e69e:	61fb      	str	r3, [r7, #28]
 800e6a0:	633b      	str	r3, [r7, #48]	; 0x30
 800e6a2:	e78a      	b.n	800e5ba <__ssvfscanf_r+0x412>
 800e6a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6a6:	68fd      	ldr	r5, [r7, #12]
 800e6a8:	3302      	adds	r3, #2
 800e6aa:	d1c5      	bne.n	800e638 <__ssvfscanf_r+0x490>
 800e6ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e6ae:	685b      	ldr	r3, [r3, #4]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	dc12      	bgt.n	800e6da <__ssvfscanf_r+0x532>
 800e6b4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e6b6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e6b8:	f002 fd0a 	bl	80110d0 <__ssrefill_r>
 800e6bc:	2800      	cmp	r0, #0
 800e6be:	d00c      	beq.n	800e6da <__ssvfscanf_r+0x532>
 800e6c0:	2d00      	cmp	r5, #0
 800e6c2:	d000      	beq.n	800e6c6 <__ssvfscanf_r+0x51e>
 800e6c4:	e63f      	b.n	800e346 <__ssvfscanf_r+0x19e>
 800e6c6:	2e00      	cmp	r6, #0
 800e6c8:	d10c      	bne.n	800e6e4 <__ssvfscanf_r+0x53c>
 800e6ca:	6a3b      	ldr	r3, [r7, #32]
 800e6cc:	425a      	negs	r2, r3
 800e6ce:	4153      	adcs	r3, r2
 800e6d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e6d2:	18d3      	adds	r3, r2, r3
 800e6d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e6d6:	693b      	ldr	r3, [r7, #16]
 800e6d8:	e6de      	b.n	800e498 <__ssvfscanf_r+0x2f0>
 800e6da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d000      	beq.n	800e6e2 <__ssvfscanf_r+0x53a>
 800e6e0:	e76c      	b.n	800e5bc <__ssvfscanf_r+0x414>
 800e6e2:	e7f0      	b.n	800e6c6 <__ssvfscanf_r+0x51e>
 800e6e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6e6:	69fa      	ldr	r2, [r7, #28]
 800e6e8:	1ae1      	subs	r1, r4, r3
 800e6ea:	108b      	asrs	r3, r1, #2
 800e6ec:	429a      	cmp	r2, r3
 800e6ee:	d9ec      	bls.n	800e6ca <__ssvfscanf_r+0x522>
 800e6f0:	6830      	ldr	r0, [r6, #0]
 800e6f2:	f002 f853 	bl	801079c <realloc>
 800e6f6:	2800      	cmp	r0, #0
 800e6f8:	d0e7      	beq.n	800e6ca <__ssvfscanf_r+0x522>
 800e6fa:	6030      	str	r0, [r6, #0]
 800e6fc:	e7e5      	b.n	800e6ca <__ssvfscanf_r+0x522>
 800e6fe:	6a3b      	ldr	r3, [r7, #32]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d025      	beq.n	800e750 <__ssvfscanf_r+0x5a8>
 800e704:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e706:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e708:	685b      	ldr	r3, [r3, #4]
 800e70a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e70c:	6812      	ldr	r2, [r2, #0]
 800e70e:	4299      	cmp	r1, r3
 800e710:	dd11      	ble.n	800e736 <__ssvfscanf_r+0x58e>
 800e712:	1ac9      	subs	r1, r1, r3
 800e714:	18d2      	adds	r2, r2, r3
 800e716:	18e4      	adds	r4, r4, r3
 800e718:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e71a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800e71c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e71e:	0019      	movs	r1, r3
 800e720:	601a      	str	r2, [r3, #0]
 800e722:	f002 fcd5 	bl	80110d0 <__ssrefill_r>
 800e726:	2800      	cmp	r0, #0
 800e728:	d0ec      	beq.n	800e704 <__ssvfscanf_r+0x55c>
 800e72a:	2c00      	cmp	r4, #0
 800e72c:	d100      	bne.n	800e730 <__ssvfscanf_r+0x588>
 800e72e:	e60a      	b.n	800e346 <__ssvfscanf_r+0x19e>
 800e730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e732:	191b      	adds	r3, r3, r4
 800e734:	e5ff      	b.n	800e336 <__ssvfscanf_r+0x18e>
 800e736:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e738:	1a5b      	subs	r3, r3, r1
 800e73a:	1864      	adds	r4, r4, r1
 800e73c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e73e:	604b      	str	r3, [r1, #4]
 800e740:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e742:	18d2      	adds	r2, r2, r3
 800e744:	600a      	str	r2, [r1, #0]
 800e746:	e7f3      	b.n	800e730 <__ssvfscanf_r+0x588>
 800e748:	0800b5f9 	.word	0x0800b5f9
 800e74c:	0000fff6 	.word	0x0000fff6
 800e750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e752:	0034      	movs	r4, r6
 800e754:	cb20      	ldmia	r3!, {r5}
 800e756:	633b      	str	r3, [r7, #48]	; 0x30
 800e758:	2380      	movs	r3, #128	; 0x80
 800e75a:	401c      	ands	r4, r3
 800e75c:	421e      	tst	r6, r3
 800e75e:	d028      	beq.n	800e7b2 <__ssvfscanf_r+0x60a>
 800e760:	2d00      	cmp	r5, #0
 800e762:	d100      	bne.n	800e766 <__ssvfscanf_r+0x5be>
 800e764:	e61d      	b.n	800e3a2 <__ssvfscanf_r+0x1fa>
 800e766:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e768:	f7fb fe50 	bl	800a40c <malloc>
 800e76c:	6238      	str	r0, [r7, #32]
 800e76e:	2800      	cmp	r0, #0
 800e770:	d100      	bne.n	800e774 <__ssvfscanf_r+0x5cc>
 800e772:	e5ef      	b.n	800e354 <__ssvfscanf_r+0x1ac>
 800e774:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e776:	6028      	str	r0, [r5, #0]
 800e778:	88de      	ldrh	r6, [r3, #6]
 800e77a:	889c      	ldrh	r4, [r3, #4]
 800e77c:	6818      	ldr	r0, [r3, #0]
 800e77e:	42a6      	cmp	r6, r4
 800e780:	d30e      	bcc.n	800e7a0 <__ssvfscanf_r+0x5f8>
 800e782:	4bbf      	ldr	r3, [pc, #764]	; (800ea80 <__ssvfscanf_r+0x8d8>)
 800e784:	429c      	cmp	r4, r3
 800e786:	d900      	bls.n	800e78a <__ssvfscanf_r+0x5e2>
 800e788:	e6df      	b.n	800e54a <__ssvfscanf_r+0x3a2>
 800e78a:	3408      	adds	r4, #8
 800e78c:	b2a4      	uxth	r4, r4
 800e78e:	00a1      	lsls	r1, r4, #2
 800e790:	f002 f804 	bl	801079c <realloc>
 800e794:	2800      	cmp	r0, #0
 800e796:	d100      	bne.n	800e79a <__ssvfscanf_r+0x5f2>
 800e798:	e6d7      	b.n	800e54a <__ssvfscanf_r+0x3a2>
 800e79a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e79c:	6018      	str	r0, [r3, #0]
 800e79e:	809c      	strh	r4, [r3, #4]
 800e7a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e7a2:	1c72      	adds	r2, r6, #1
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e7a8:	00b6      	lsls	r6, r6, #2
 800e7aa:	002c      	movs	r4, r5
 800e7ac:	50f5      	str	r5, [r6, r3]
 800e7ae:	6a3d      	ldr	r5, [r7, #32]
 800e7b0:	80ca      	strh	r2, [r1, #6]
 800e7b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e7b4:	0029      	movs	r1, r5
 800e7b6:	9300      	str	r3, [sp, #0]
 800e7b8:	2201      	movs	r2, #1
 800e7ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e7bc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e7be:	f002 fca6 	bl	801110e <_sfread_r>
 800e7c2:	1e05      	subs	r5, r0, #0
 800e7c4:	d100      	bne.n	800e7c8 <__ssvfscanf_r+0x620>
 800e7c6:	e5be      	b.n	800e346 <__ssvfscanf_r+0x19e>
 800e7c8:	2c00      	cmp	r4, #0
 800e7ca:	d009      	beq.n	800e7e0 <__ssvfscanf_r+0x638>
 800e7cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e7ce:	4283      	cmp	r3, r0
 800e7d0:	d906      	bls.n	800e7e0 <__ssvfscanf_r+0x638>
 800e7d2:	0001      	movs	r1, r0
 800e7d4:	6820      	ldr	r0, [r4, #0]
 800e7d6:	f001 ffe1 	bl	801079c <realloc>
 800e7da:	2800      	cmp	r0, #0
 800e7dc:	d000      	beq.n	800e7e0 <__ssvfscanf_r+0x638>
 800e7de:	6020      	str	r0, [r4, #0]
 800e7e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7e2:	195b      	adds	r3, r3, r5
 800e7e4:	63bb      	str	r3, [r7, #56]	; 0x38
 800e7e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7e8:	3301      	adds	r3, #1
 800e7ea:	e4f8      	b.n	800e1de <__ssvfscanf_r+0x36>
 800e7ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d101      	bne.n	800e7f6 <__ssvfscanf_r+0x64e>
 800e7f2:	3b01      	subs	r3, #1
 800e7f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e7f6:	2210      	movs	r2, #16
 800e7f8:	2301      	movs	r3, #1
 800e7fa:	0034      	movs	r4, r6
 800e7fc:	4032      	ands	r2, r6
 800e7fe:	401c      	ands	r4, r3
 800e800:	623a      	str	r2, [r7, #32]
 800e802:	421e      	tst	r6, r3
 800e804:	d100      	bne.n	800e808 <__ssvfscanf_r+0x660>
 800e806:	e116      	b.n	800ea36 <__ssvfscanf_r+0x88e>
 800e808:	2a00      	cmp	r2, #0
 800e80a:	d000      	beq.n	800e80e <__ssvfscanf_r+0x666>
 800e80c:	e0b0      	b.n	800e970 <__ssvfscanf_r+0x7c8>
 800e80e:	2080      	movs	r0, #128	; 0x80
 800e810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e812:	cb10      	ldmia	r3!, {r4}
 800e814:	60fb      	str	r3, [r7, #12]
 800e816:	4206      	tst	r6, r0
 800e818:	d100      	bne.n	800e81c <__ssvfscanf_r+0x674>
 800e81a:	e0b2      	b.n	800e982 <__ssvfscanf_r+0x7da>
 800e81c:	2c00      	cmp	r4, #0
 800e81e:	d100      	bne.n	800e822 <__ssvfscanf_r+0x67a>
 800e820:	e68d      	b.n	800e53e <__ssvfscanf_r+0x396>
 800e822:	f7fb fdf3 	bl	800a40c <malloc>
 800e826:	6338      	str	r0, [r7, #48]	; 0x30
 800e828:	2800      	cmp	r0, #0
 800e82a:	d100      	bne.n	800e82e <__ssvfscanf_r+0x686>
 800e82c:	e684      	b.n	800e538 <__ssvfscanf_r+0x390>
 800e82e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e830:	6023      	str	r3, [r4, #0]
 800e832:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e834:	88de      	ldrh	r6, [r3, #6]
 800e836:	889d      	ldrh	r5, [r3, #4]
 800e838:	42ae      	cmp	r6, r5
 800e83a:	d310      	bcc.n	800e85e <__ssvfscanf_r+0x6b6>
 800e83c:	4b90      	ldr	r3, [pc, #576]	; (800ea80 <__ssvfscanf_r+0x8d8>)
 800e83e:	429d      	cmp	r5, r3
 800e840:	d900      	bls.n	800e844 <__ssvfscanf_r+0x69c>
 800e842:	e679      	b.n	800e538 <__ssvfscanf_r+0x390>
 800e844:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e846:	3508      	adds	r5, #8
 800e848:	b2ad      	uxth	r5, r5
 800e84a:	6818      	ldr	r0, [r3, #0]
 800e84c:	00a9      	lsls	r1, r5, #2
 800e84e:	f001 ffa5 	bl	801079c <realloc>
 800e852:	2800      	cmp	r0, #0
 800e854:	d100      	bne.n	800e858 <__ssvfscanf_r+0x6b0>
 800e856:	e66f      	b.n	800e538 <__ssvfscanf_r+0x390>
 800e858:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e85a:	6018      	str	r0, [r3, #0]
 800e85c:	809d      	strh	r5, [r3, #4]
 800e85e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e860:	1c72      	adds	r2, r6, #1
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	00b6      	lsls	r6, r6, #2
 800e866:	50f4      	str	r4, [r6, r3]
 800e868:	2320      	movs	r3, #32
 800e86a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e86c:	0026      	movs	r6, r4
 800e86e:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800e870:	80ca      	strh	r2, [r1, #6]
 800e872:	613b      	str	r3, [r7, #16]
 800e874:	2500      	movs	r5, #0
 800e876:	f7fd f8a1 	bl	800b9bc <__locale_mb_cur_max>
 800e87a:	42a8      	cmp	r0, r5
 800e87c:	d100      	bne.n	800e880 <__ssvfscanf_r+0x6d8>
 800e87e:	e562      	b.n	800e346 <__ssvfscanf_r+0x19e>
 800e880:	1c6a      	adds	r2, r5, #1
 800e882:	61fa      	str	r2, [r7, #28]
 800e884:	228c      	movs	r2, #140	; 0x8c
 800e886:	2048      	movs	r0, #72	; 0x48
 800e888:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e88a:	0052      	lsls	r2, r2, #1
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	1812      	adds	r2, r2, r0
 800e890:	7819      	ldrb	r1, [r3, #0]
 800e892:	19d2      	adds	r2, r2, r7
 800e894:	5551      	strb	r1, [r2, r5]
 800e896:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e898:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e89a:	6852      	ldr	r2, [r2, #4]
 800e89c:	3301      	adds	r3, #1
 800e89e:	600b      	str	r3, [r1, #0]
 800e8a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8a2:	3a01      	subs	r2, #1
 800e8a4:	604a      	str	r2, [r1, #4]
 800e8a6:	2b03      	cmp	r3, #3
 800e8a8:	d102      	bne.n	800e8b0 <__ssvfscanf_r+0x708>
 800e8aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e8ac:	2b04      	cmp	r3, #4
 800e8ae:	d006      	beq.n	800e8be <__ssvfscanf_r+0x716>
 800e8b0:	2048      	movs	r0, #72	; 0x48
 800e8b2:	2208      	movs	r2, #8
 800e8b4:	1813      	adds	r3, r2, r0
 800e8b6:	2100      	movs	r1, #0
 800e8b8:	19d8      	adds	r0, r3, r7
 800e8ba:	f7fd f83b 	bl	800b934 <memset>
 800e8be:	2148      	movs	r1, #72	; 0x48
 800e8c0:	2308      	movs	r3, #8
 800e8c2:	228c      	movs	r2, #140	; 0x8c
 800e8c4:	185b      	adds	r3, r3, r1
 800e8c6:	0052      	lsls	r2, r2, #1
 800e8c8:	19db      	adds	r3, r3, r7
 800e8ca:	1852      	adds	r2, r2, r1
 800e8cc:	9300      	str	r3, [sp, #0]
 800e8ce:	0021      	movs	r1, r4
 800e8d0:	69fb      	ldr	r3, [r7, #28]
 800e8d2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e8d4:	19d2      	adds	r2, r2, r7
 800e8d6:	f002 fafb 	bl	8010ed0 <_mbrtowc_r>
 800e8da:	0003      	movs	r3, r0
 800e8dc:	62b8      	str	r0, [r7, #40]	; 0x28
 800e8de:	3301      	adds	r3, #1
 800e8e0:	d100      	bne.n	800e8e4 <__ssvfscanf_r+0x73c>
 800e8e2:	e530      	b.n	800e346 <__ssvfscanf_r+0x19e>
 800e8e4:	2800      	cmp	r0, #0
 800e8e6:	d151      	bne.n	800e98c <__ssvfscanf_r+0x7e4>
 800e8e8:	6020      	str	r0, [r4, #0]
 800e8ea:	2301      	movs	r3, #1
 800e8ec:	6825      	ldr	r5, [r4, #0]
 800e8ee:	425b      	negs	r3, r3
 800e8f0:	1c6a      	adds	r2, r5, #1
 800e8f2:	d01a      	beq.n	800e92a <__ssvfscanf_r+0x782>
 800e8f4:	2048      	movs	r0, #72	; 0x48
 800e8f6:	3311      	adds	r3, #17
 800e8f8:	181b      	adds	r3, r3, r0
 800e8fa:	2208      	movs	r2, #8
 800e8fc:	2100      	movs	r1, #0
 800e8fe:	19d8      	adds	r0, r3, r7
 800e900:	f7fd f818 	bl	800b934 <memset>
 800e904:	4b5f      	ldr	r3, [pc, #380]	; (800ea84 <__ssvfscanf_r+0x8dc>)
 800e906:	2148      	movs	r1, #72	; 0x48
 800e908:	33e0      	adds	r3, #224	; 0xe0
 800e90a:	681a      	ldr	r2, [r3, #0]
 800e90c:	2310      	movs	r3, #16
 800e90e:	4694      	mov	ip, r2
 800e910:	185b      	adds	r3, r3, r1
 800e912:	002a      	movs	r2, r5
 800e914:	19db      	adds	r3, r3, r7
 800e916:	4665      	mov	r5, ip
 800e918:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e91a:	1879      	adds	r1, r7, r1
 800e91c:	47a8      	blx	r5
 800e91e:	2300      	movs	r3, #0
 800e920:	2801      	cmp	r0, #1
 800e922:	d102      	bne.n	800e92a <__ssvfscanf_r+0x782>
 800e924:	3348      	adds	r3, #72	; 0x48
 800e926:	18fb      	adds	r3, r7, r3
 800e928:	781b      	ldrb	r3, [r3, #0]
 800e92a:	2218      	movs	r2, #24
 800e92c:	2148      	movs	r1, #72	; 0x48
 800e92e:	1852      	adds	r2, r2, r1
 800e930:	19d2      	adds	r2, r2, r7
 800e932:	5cd3      	ldrb	r3, [r2, r3]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d149      	bne.n	800e9cc <__ssvfscanf_r+0x824>
 800e938:	69fb      	ldr	r3, [r7, #28]
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d137      	bne.n	800e9ae <__ssvfscanf_r+0x806>
 800e93e:	6a3b      	ldr	r3, [r7, #32]
 800e940:	2b00      	cmp	r3, #0
 800e942:	d113      	bne.n	800e96c <__ssvfscanf_r+0x7c4>
 800e944:	6023      	str	r3, [r4, #0]
 800e946:	2e00      	cmp	r6, #0
 800e948:	d00d      	beq.n	800e966 <__ssvfscanf_r+0x7be>
 800e94a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e94c:	693a      	ldr	r2, [r7, #16]
 800e94e:	1ae4      	subs	r4, r4, r3
 800e950:	10a3      	asrs	r3, r4, #2
 800e952:	3301      	adds	r3, #1
 800e954:	429a      	cmp	r2, r3
 800e956:	d906      	bls.n	800e966 <__ssvfscanf_r+0x7be>
 800e958:	6830      	ldr	r0, [r6, #0]
 800e95a:	1d21      	adds	r1, r4, #4
 800e95c:	f001 ff1e 	bl	801079c <realloc>
 800e960:	2800      	cmp	r0, #0
 800e962:	d000      	beq.n	800e966 <__ssvfscanf_r+0x7be>
 800e964:	6030      	str	r0, [r6, #0]
 800e966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e968:	3301      	adds	r3, #1
 800e96a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	e593      	b.n	800e498 <__ssvfscanf_r+0x2f0>
 800e970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e972:	60fb      	str	r3, [r7, #12]
 800e974:	2300      	movs	r3, #0
 800e976:	001e      	movs	r6, r3
 800e978:	613b      	str	r3, [r7, #16]
 800e97a:	633b      	str	r3, [r7, #48]	; 0x30
 800e97c:	334c      	adds	r3, #76	; 0x4c
 800e97e:	18fc      	adds	r4, r7, r3
 800e980:	e778      	b.n	800e874 <__ssvfscanf_r+0x6cc>
 800e982:	6a3b      	ldr	r3, [r7, #32]
 800e984:	001e      	movs	r6, r3
 800e986:	613b      	str	r3, [r7, #16]
 800e988:	633b      	str	r3, [r7, #48]	; 0x30
 800e98a:	e773      	b.n	800e874 <__ssvfscanf_r+0x6cc>
 800e98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e98e:	69fd      	ldr	r5, [r7, #28]
 800e990:	3302      	adds	r3, #2
 800e992:	d1aa      	bne.n	800e8ea <__ssvfscanf_r+0x742>
 800e994:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e996:	685b      	ldr	r3, [r3, #4]
 800e998:	2b00      	cmp	r3, #0
 800e99a:	dc47      	bgt.n	800ea2c <__ssvfscanf_r+0x884>
 800e99c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e99e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e9a0:	f002 fb96 	bl	80110d0 <__ssrefill_r>
 800e9a4:	2800      	cmp	r0, #0
 800e9a6:	d041      	beq.n	800ea2c <__ssvfscanf_r+0x884>
 800e9a8:	2d00      	cmp	r5, #0
 800e9aa:	d0c8      	beq.n	800e93e <__ssvfscanf_r+0x796>
 800e9ac:	e4cb      	b.n	800e346 <__ssvfscanf_r+0x19e>
 800e9ae:	69fb      	ldr	r3, [r7, #28]
 800e9b0:	2248      	movs	r2, #72	; 0x48
 800e9b2:	3b01      	subs	r3, #1
 800e9b4:	61fb      	str	r3, [r7, #28]
 800e9b6:	238c      	movs	r3, #140	; 0x8c
 800e9b8:	005b      	lsls	r3, r3, #1
 800e9ba:	189b      	adds	r3, r3, r2
 800e9bc:	69fa      	ldr	r2, [r7, #28]
 800e9be:	19db      	adds	r3, r3, r7
 800e9c0:	5cd1      	ldrb	r1, [r2, r3]
 800e9c2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e9c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e9c6:	f002 fb47 	bl	8011058 <_sungetc_r>
 800e9ca:	e7b5      	b.n	800e938 <__ssvfscanf_r+0x790>
 800e9cc:	69fa      	ldr	r2, [r7, #28]
 800e9ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9d0:	4694      	mov	ip, r2
 800e9d2:	4463      	add	r3, ip
 800e9d4:	63bb      	str	r3, [r7, #56]	; 0x38
 800e9d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9d8:	2b03      	cmp	r3, #3
 800e9da:	d102      	bne.n	800e9e2 <__ssvfscanf_r+0x83a>
 800e9dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e9de:	2b04      	cmp	r3, #4
 800e9e0:	d002      	beq.n	800e9e8 <__ssvfscanf_r+0x840>
 800e9e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9e4:	3b01      	subs	r3, #1
 800e9e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e9e8:	6a3b      	ldr	r3, [r7, #32]
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d11a      	bne.n	800ea24 <__ssvfscanf_r+0x87c>
 800e9ee:	3404      	adds	r4, #4
 800e9f0:	2e00      	cmp	r6, #0
 800e9f2:	d019      	beq.n	800ea28 <__ssvfscanf_r+0x880>
 800e9f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9f6:	693a      	ldr	r2, [r7, #16]
 800e9f8:	1ae3      	subs	r3, r4, r3
 800e9fa:	61fb      	str	r3, [r7, #28]
 800e9fc:	6a3d      	ldr	r5, [r7, #32]
 800e9fe:	109b      	asrs	r3, r3, #2
 800ea00:	4293      	cmp	r3, r2
 800ea02:	d3c7      	bcc.n	800e994 <__ssvfscanf_r+0x7ec>
 800ea04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ea06:	00d1      	lsls	r1, r2, #3
 800ea08:	f001 fec8 	bl	801079c <realloc>
 800ea0c:	6338      	str	r0, [r7, #48]	; 0x30
 800ea0e:	2800      	cmp	r0, #0
 800ea10:	d100      	bne.n	800ea14 <__ssvfscanf_r+0x86c>
 800ea12:	e591      	b.n	800e538 <__ssvfscanf_r+0x390>
 800ea14:	4684      	mov	ip, r0
 800ea16:	693b      	ldr	r3, [r7, #16]
 800ea18:	69fc      	ldr	r4, [r7, #28]
 800ea1a:	005b      	lsls	r3, r3, #1
 800ea1c:	4464      	add	r4, ip
 800ea1e:	6030      	str	r0, [r6, #0]
 800ea20:	613b      	str	r3, [r7, #16]
 800ea22:	e7b7      	b.n	800e994 <__ssvfscanf_r+0x7ec>
 800ea24:	2500      	movs	r5, #0
 800ea26:	e7b5      	b.n	800e994 <__ssvfscanf_r+0x7ec>
 800ea28:	0035      	movs	r5, r6
 800ea2a:	e7b3      	b.n	800e994 <__ssvfscanf_r+0x7ec>
 800ea2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d000      	beq.n	800ea34 <__ssvfscanf_r+0x88c>
 800ea32:	e720      	b.n	800e876 <__ssvfscanf_r+0x6ce>
 800ea34:	e783      	b.n	800e93e <__ssvfscanf_r+0x796>
 800ea36:	6a3b      	ldr	r3, [r7, #32]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d025      	beq.n	800ea88 <__ssvfscanf_r+0x8e0>
 800ea3c:	2118      	movs	r1, #24
 800ea3e:	2048      	movs	r0, #72	; 0x48
 800ea40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ea42:	1809      	adds	r1, r1, r0
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	19c9      	adds	r1, r1, r7
 800ea48:	781a      	ldrb	r2, [r3, #0]
 800ea4a:	5c8a      	ldrb	r2, [r1, r2]
 800ea4c:	2a00      	cmp	r2, #0
 800ea4e:	d103      	bne.n	800ea58 <__ssvfscanf_r+0x8b0>
 800ea50:	2c00      	cmp	r4, #0
 800ea52:	d000      	beq.n	800ea56 <__ssvfscanf_r+0x8ae>
 800ea54:	e66c      	b.n	800e730 <__ssvfscanf_r+0x588>
 800ea56:	e4a4      	b.n	800e3a2 <__ssvfscanf_r+0x1fa>
 800ea58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ea5a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ea5c:	6852      	ldr	r2, [r2, #4]
 800ea5e:	3301      	adds	r3, #1
 800ea60:	600b      	str	r3, [r1, #0]
 800ea62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea64:	3a01      	subs	r2, #1
 800ea66:	3401      	adds	r4, #1
 800ea68:	604a      	str	r2, [r1, #4]
 800ea6a:	429c      	cmp	r4, r3
 800ea6c:	d100      	bne.n	800ea70 <__ssvfscanf_r+0x8c8>
 800ea6e:	e65f      	b.n	800e730 <__ssvfscanf_r+0x588>
 800ea70:	2a00      	cmp	r2, #0
 800ea72:	dce3      	bgt.n	800ea3c <__ssvfscanf_r+0x894>
 800ea74:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ea76:	f002 fb2b 	bl	80110d0 <__ssrefill_r>
 800ea7a:	2800      	cmp	r0, #0
 800ea7c:	d0de      	beq.n	800ea3c <__ssvfscanf_r+0x894>
 800ea7e:	e657      	b.n	800e730 <__ssvfscanf_r+0x588>
 800ea80:	0000fff6 	.word	0x0000fff6
 800ea84:	20000444 	.word	0x20000444
 800ea88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea8a:	0032      	movs	r2, r6
 800ea8c:	cb20      	ldmia	r3!, {r5}
 800ea8e:	61fb      	str	r3, [r7, #28]
 800ea90:	2380      	movs	r3, #128	; 0x80
 800ea92:	401a      	ands	r2, r3
 800ea94:	421e      	tst	r6, r3
 800ea96:	d100      	bne.n	800ea9a <__ssvfscanf_r+0x8f2>
 800ea98:	e086      	b.n	800eba8 <__ssvfscanf_r+0xa00>
 800ea9a:	2d00      	cmp	r5, #0
 800ea9c:	d100      	bne.n	800eaa0 <__ssvfscanf_r+0x8f8>
 800ea9e:	e480      	b.n	800e3a2 <__ssvfscanf_r+0x1fa>
 800eaa0:	2020      	movs	r0, #32
 800eaa2:	f7fb fcb3 	bl	800a40c <malloc>
 800eaa6:	6338      	str	r0, [r7, #48]	; 0x30
 800eaa8:	2800      	cmp	r0, #0
 800eaaa:	d100      	bne.n	800eaae <__ssvfscanf_r+0x906>
 800eaac:	e452      	b.n	800e354 <__ssvfscanf_r+0x1ac>
 800eaae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eab0:	6028      	str	r0, [r5, #0]
 800eab2:	88de      	ldrh	r6, [r3, #6]
 800eab4:	889c      	ldrh	r4, [r3, #4]
 800eab6:	6818      	ldr	r0, [r3, #0]
 800eab8:	42a6      	cmp	r6, r4
 800eaba:	d30e      	bcc.n	800eada <__ssvfscanf_r+0x932>
 800eabc:	4bc3      	ldr	r3, [pc, #780]	; (800edcc <__ssvfscanf_r+0xc24>)
 800eabe:	429c      	cmp	r4, r3
 800eac0:	d900      	bls.n	800eac4 <__ssvfscanf_r+0x91c>
 800eac2:	e542      	b.n	800e54a <__ssvfscanf_r+0x3a2>
 800eac4:	3408      	adds	r4, #8
 800eac6:	b2a4      	uxth	r4, r4
 800eac8:	00a1      	lsls	r1, r4, #2
 800eaca:	f001 fe67 	bl	801079c <realloc>
 800eace:	2800      	cmp	r0, #0
 800ead0:	d100      	bne.n	800ead4 <__ssvfscanf_r+0x92c>
 800ead2:	e53a      	b.n	800e54a <__ssvfscanf_r+0x3a2>
 800ead4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ead6:	6018      	str	r0, [r3, #0]
 800ead8:	809c      	strh	r4, [r3, #4]
 800eada:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eadc:	1c72      	adds	r2, r6, #1
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	00b6      	lsls	r6, r6, #2
 800eae2:	50f5      	str	r5, [r6, r3]
 800eae4:	2320      	movs	r3, #32
 800eae6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eae8:	002e      	movs	r6, r5
 800eaea:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800eaec:	80ca      	strh	r2, [r1, #6]
 800eaee:	623b      	str	r3, [r7, #32]
 800eaf0:	002c      	movs	r4, r5
 800eaf2:	2118      	movs	r1, #24
 800eaf4:	2048      	movs	r0, #72	; 0x48
 800eaf6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eaf8:	1809      	adds	r1, r1, r0
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	19c9      	adds	r1, r1, r7
 800eafe:	781a      	ldrb	r2, [r3, #0]
 800eb00:	5c8a      	ldrb	r2, [r1, r2]
 800eb02:	2a00      	cmp	r2, #0
 800eb04:	d101      	bne.n	800eb0a <__ssvfscanf_r+0x962>
 800eb06:	633d      	str	r5, [r7, #48]	; 0x30
 800eb08:	e031      	b.n	800eb6e <__ssvfscanf_r+0x9c6>
 800eb0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eb0c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eb0e:	6852      	ldr	r2, [r2, #4]
 800eb10:	3a01      	subs	r2, #1
 800eb12:	604a      	str	r2, [r1, #4]
 800eb14:	1c5a      	adds	r2, r3, #1
 800eb16:	600a      	str	r2, [r1, #0]
 800eb18:	781b      	ldrb	r3, [r3, #0]
 800eb1a:	1c6a      	adds	r2, r5, #1
 800eb1c:	633a      	str	r2, [r7, #48]	; 0x30
 800eb1e:	702b      	strb	r3, [r5, #0]
 800eb20:	2e00      	cmp	r6, #0
 800eb22:	d010      	beq.n	800eb46 <__ssvfscanf_r+0x99e>
 800eb24:	6a3b      	ldr	r3, [r7, #32]
 800eb26:	1b15      	subs	r5, r2, r4
 800eb28:	429d      	cmp	r5, r3
 800eb2a:	d30c      	bcc.n	800eb46 <__ssvfscanf_r+0x99e>
 800eb2c:	005b      	lsls	r3, r3, #1
 800eb2e:	0020      	movs	r0, r4
 800eb30:	0019      	movs	r1, r3
 800eb32:	623b      	str	r3, [r7, #32]
 800eb34:	f001 fe32 	bl	801079c <realloc>
 800eb38:	1e04      	subs	r4, r0, #0
 800eb3a:	d101      	bne.n	800eb40 <__ssvfscanf_r+0x998>
 800eb3c:	f7ff fc0a 	bl	800e354 <__ssvfscanf_r+0x1ac>
 800eb40:	1943      	adds	r3, r0, r5
 800eb42:	633b      	str	r3, [r7, #48]	; 0x30
 800eb44:	6030      	str	r0, [r6, #0]
 800eb46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eb48:	3b01      	subs	r3, #1
 800eb4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d00e      	beq.n	800eb6e <__ssvfscanf_r+0x9c6>
 800eb50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb52:	685b      	ldr	r3, [r3, #4]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	dc2a      	bgt.n	800ebae <__ssvfscanf_r+0xa06>
 800eb58:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eb5a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eb5c:	f002 fab8 	bl	80110d0 <__ssrefill_r>
 800eb60:	2800      	cmp	r0, #0
 800eb62:	d024      	beq.n	800ebae <__ssvfscanf_r+0xa06>
 800eb64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb66:	42a3      	cmp	r3, r4
 800eb68:	d101      	bne.n	800eb6e <__ssvfscanf_r+0x9c6>
 800eb6a:	f7ff fbec 	bl	800e346 <__ssvfscanf_r+0x19e>
 800eb6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb70:	1b1d      	subs	r5, r3, r4
 800eb72:	42a3      	cmp	r3, r4
 800eb74:	d101      	bne.n	800eb7a <__ssvfscanf_r+0x9d2>
 800eb76:	f7ff fc14 	bl	800e3a2 <__ssvfscanf_r+0x1fa>
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb7e:	7013      	strb	r3, [r2, #0]
 800eb80:	429e      	cmp	r6, r3
 800eb82:	d009      	beq.n	800eb98 <__ssvfscanf_r+0x9f0>
 800eb84:	6a3b      	ldr	r3, [r7, #32]
 800eb86:	1c69      	adds	r1, r5, #1
 800eb88:	428b      	cmp	r3, r1
 800eb8a:	d905      	bls.n	800eb98 <__ssvfscanf_r+0x9f0>
 800eb8c:	6830      	ldr	r0, [r6, #0]
 800eb8e:	f001 fe05 	bl	801079c <realloc>
 800eb92:	2800      	cmp	r0, #0
 800eb94:	d000      	beq.n	800eb98 <__ssvfscanf_r+0x9f0>
 800eb96:	6030      	str	r0, [r6, #0]
 800eb98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb9a:	3301      	adds	r3, #1
 800eb9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eb9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eba0:	195b      	adds	r3, r3, r5
 800eba2:	63bb      	str	r3, [r7, #56]	; 0x38
 800eba4:	69fb      	ldr	r3, [r7, #28]
 800eba6:	e477      	b.n	800e498 <__ssvfscanf_r+0x2f0>
 800eba8:	0016      	movs	r6, r2
 800ebaa:	623a      	str	r2, [r7, #32]
 800ebac:	e7a0      	b.n	800eaf0 <__ssvfscanf_r+0x948>
 800ebae:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800ebb0:	e79f      	b.n	800eaf2 <__ssvfscanf_r+0x94a>
 800ebb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d101      	bne.n	800ebbc <__ssvfscanf_r+0xa14>
 800ebb8:	3b01      	subs	r3, #1
 800ebba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ebbc:	2210      	movs	r2, #16
 800ebbe:	2301      	movs	r3, #1
 800ebc0:	0034      	movs	r4, r6
 800ebc2:	4032      	ands	r2, r6
 800ebc4:	401c      	ands	r4, r3
 800ebc6:	61fa      	str	r2, [r7, #28]
 800ebc8:	421e      	tst	r6, r3
 800ebca:	d100      	bne.n	800ebce <__ssvfscanf_r+0xa26>
 800ebcc:	e102      	b.n	800edd4 <__ssvfscanf_r+0xc2c>
 800ebce:	2a00      	cmp	r2, #0
 800ebd0:	d000      	beq.n	800ebd4 <__ssvfscanf_r+0xa2c>
 800ebd2:	e09f      	b.n	800ed14 <__ssvfscanf_r+0xb6c>
 800ebd4:	2080      	movs	r0, #128	; 0x80
 800ebd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebd8:	cb10      	ldmia	r3!, {r4}
 800ebda:	60fb      	str	r3, [r7, #12]
 800ebdc:	4206      	tst	r6, r0
 800ebde:	d100      	bne.n	800ebe2 <__ssvfscanf_r+0xa3a>
 800ebe0:	e0a1      	b.n	800ed26 <__ssvfscanf_r+0xb7e>
 800ebe2:	2c00      	cmp	r4, #0
 800ebe4:	d100      	bne.n	800ebe8 <__ssvfscanf_r+0xa40>
 800ebe6:	e4aa      	b.n	800e53e <__ssvfscanf_r+0x396>
 800ebe8:	f7fb fc10 	bl	800a40c <malloc>
 800ebec:	6338      	str	r0, [r7, #48]	; 0x30
 800ebee:	2800      	cmp	r0, #0
 800ebf0:	d100      	bne.n	800ebf4 <__ssvfscanf_r+0xa4c>
 800ebf2:	e4a1      	b.n	800e538 <__ssvfscanf_r+0x390>
 800ebf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebf6:	6023      	str	r3, [r4, #0]
 800ebf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ebfa:	88de      	ldrh	r6, [r3, #6]
 800ebfc:	889d      	ldrh	r5, [r3, #4]
 800ebfe:	42ae      	cmp	r6, r5
 800ec00:	d310      	bcc.n	800ec24 <__ssvfscanf_r+0xa7c>
 800ec02:	4b72      	ldr	r3, [pc, #456]	; (800edcc <__ssvfscanf_r+0xc24>)
 800ec04:	429d      	cmp	r5, r3
 800ec06:	d900      	bls.n	800ec0a <__ssvfscanf_r+0xa62>
 800ec08:	e496      	b.n	800e538 <__ssvfscanf_r+0x390>
 800ec0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ec0c:	3508      	adds	r5, #8
 800ec0e:	b2ad      	uxth	r5, r5
 800ec10:	6818      	ldr	r0, [r3, #0]
 800ec12:	00a9      	lsls	r1, r5, #2
 800ec14:	f001 fdc2 	bl	801079c <realloc>
 800ec18:	2800      	cmp	r0, #0
 800ec1a:	d100      	bne.n	800ec1e <__ssvfscanf_r+0xa76>
 800ec1c:	e48c      	b.n	800e538 <__ssvfscanf_r+0x390>
 800ec1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ec20:	6018      	str	r0, [r3, #0]
 800ec22:	809d      	strh	r5, [r3, #4]
 800ec24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ec26:	1c72      	adds	r2, r6, #1
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	00b6      	lsls	r6, r6, #2
 800ec2c:	50f4      	str	r4, [r6, r3]
 800ec2e:	2320      	movs	r3, #32
 800ec30:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ec32:	0025      	movs	r5, r4
 800ec34:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800ec36:	80ca      	strh	r2, [r1, #6]
 800ec38:	613b      	str	r3, [r7, #16]
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	623b      	str	r3, [r7, #32]
 800ec3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec40:	4a63      	ldr	r2, [pc, #396]	; (800edd0 <__ssvfscanf_r+0xc28>)
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	781b      	ldrb	r3, [r3, #0]
 800ec46:	5cd3      	ldrb	r3, [r2, r3]
 800ec48:	2208      	movs	r2, #8
 800ec4a:	4213      	tst	r3, r2
 800ec4c:	d149      	bne.n	800ece2 <__ssvfscanf_r+0xb3a>
 800ec4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d046      	beq.n	800ece2 <__ssvfscanf_r+0xb3a>
 800ec54:	f7fc feb2 	bl	800b9bc <__locale_mb_cur_max>
 800ec58:	6a3b      	ldr	r3, [r7, #32]
 800ec5a:	4298      	cmp	r0, r3
 800ec5c:	d101      	bne.n	800ec62 <__ssvfscanf_r+0xaba>
 800ec5e:	f7ff fb72 	bl	800e346 <__ssvfscanf_r+0x19e>
 800ec62:	6a3a      	ldr	r2, [r7, #32]
 800ec64:	2048      	movs	r0, #72	; 0x48
 800ec66:	1c56      	adds	r6, r2, #1
 800ec68:	228c      	movs	r2, #140	; 0x8c
 800ec6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec6c:	0052      	lsls	r2, r2, #1
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	1812      	adds	r2, r2, r0
 800ec72:	7819      	ldrb	r1, [r3, #0]
 800ec74:	6a38      	ldr	r0, [r7, #32]
 800ec76:	19d2      	adds	r2, r2, r7
 800ec78:	5411      	strb	r1, [r2, r0]
 800ec7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ec7c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ec7e:	6852      	ldr	r2, [r2, #4]
 800ec80:	3301      	adds	r3, #1
 800ec82:	600b      	str	r3, [r1, #0]
 800ec84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec86:	3a01      	subs	r2, #1
 800ec88:	604a      	str	r2, [r1, #4]
 800ec8a:	2b03      	cmp	r3, #3
 800ec8c:	d102      	bne.n	800ec94 <__ssvfscanf_r+0xaec>
 800ec8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ec90:	2b04      	cmp	r3, #4
 800ec92:	d007      	beq.n	800eca4 <__ssvfscanf_r+0xafc>
 800ec94:	2048      	movs	r0, #72	; 0x48
 800ec96:	2310      	movs	r3, #16
 800ec98:	181b      	adds	r3, r3, r0
 800ec9a:	2208      	movs	r2, #8
 800ec9c:	2100      	movs	r1, #0
 800ec9e:	19d8      	adds	r0, r3, r7
 800eca0:	f7fc fe48 	bl	800b934 <memset>
 800eca4:	2148      	movs	r1, #72	; 0x48
 800eca6:	2310      	movs	r3, #16
 800eca8:	228c      	movs	r2, #140	; 0x8c
 800ecaa:	185b      	adds	r3, r3, r1
 800ecac:	0052      	lsls	r2, r2, #1
 800ecae:	19db      	adds	r3, r3, r7
 800ecb0:	1852      	adds	r2, r2, r1
 800ecb2:	9300      	str	r3, [sp, #0]
 800ecb4:	0021      	movs	r1, r4
 800ecb6:	0033      	movs	r3, r6
 800ecb8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ecba:	19d2      	adds	r2, r2, r7
 800ecbc:	f002 f908 	bl	8010ed0 <_mbrtowc_r>
 800ecc0:	0003      	movs	r3, r0
 800ecc2:	62b8      	str	r0, [r7, #40]	; 0x28
 800ecc4:	3301      	adds	r3, #1
 800ecc6:	d101      	bne.n	800eccc <__ssvfscanf_r+0xb24>
 800ecc8:	f7ff fb3d 	bl	800e346 <__ssvfscanf_r+0x19e>
 800eccc:	2800      	cmp	r0, #0
 800ecce:	d12f      	bne.n	800ed30 <__ssvfscanf_r+0xb88>
 800ecd0:	6020      	str	r0, [r4, #0]
 800ecd2:	6820      	ldr	r0, [r4, #0]
 800ecd4:	f002 f91a 	bl	8010f0c <iswspace>
 800ecd8:	6238      	str	r0, [r7, #32]
 800ecda:	2800      	cmp	r0, #0
 800ecdc:	d04a      	beq.n	800ed74 <__ssvfscanf_r+0xbcc>
 800ecde:	2e00      	cmp	r6, #0
 800ece0:	d13c      	bne.n	800ed5c <__ssvfscanf_r+0xbb4>
 800ece2:	69fb      	ldr	r3, [r7, #28]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d000      	beq.n	800ecea <__ssvfscanf_r+0xb42>
 800ece8:	e640      	b.n	800e96c <__ssvfscanf_r+0x7c4>
 800ecea:	6023      	str	r3, [r4, #0]
 800ecec:	2d00      	cmp	r5, #0
 800ecee:	d100      	bne.n	800ecf2 <__ssvfscanf_r+0xb4a>
 800ecf0:	e639      	b.n	800e966 <__ssvfscanf_r+0x7be>
 800ecf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecf4:	693a      	ldr	r2, [r7, #16]
 800ecf6:	1ae4      	subs	r4, r4, r3
 800ecf8:	10a3      	asrs	r3, r4, #2
 800ecfa:	3301      	adds	r3, #1
 800ecfc:	429a      	cmp	r2, r3
 800ecfe:	d800      	bhi.n	800ed02 <__ssvfscanf_r+0xb5a>
 800ed00:	e631      	b.n	800e966 <__ssvfscanf_r+0x7be>
 800ed02:	6828      	ldr	r0, [r5, #0]
 800ed04:	1d21      	adds	r1, r4, #4
 800ed06:	f001 fd49 	bl	801079c <realloc>
 800ed0a:	2800      	cmp	r0, #0
 800ed0c:	d100      	bne.n	800ed10 <__ssvfscanf_r+0xb68>
 800ed0e:	e62a      	b.n	800e966 <__ssvfscanf_r+0x7be>
 800ed10:	6028      	str	r0, [r5, #0]
 800ed12:	e628      	b.n	800e966 <__ssvfscanf_r+0x7be>
 800ed14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed16:	60fb      	str	r3, [r7, #12]
 800ed18:	2300      	movs	r3, #0
 800ed1a:	001d      	movs	r5, r3
 800ed1c:	613b      	str	r3, [r7, #16]
 800ed1e:	633b      	str	r3, [r7, #48]	; 0x30
 800ed20:	334c      	adds	r3, #76	; 0x4c
 800ed22:	18fc      	adds	r4, r7, r3
 800ed24:	e789      	b.n	800ec3a <__ssvfscanf_r+0xa92>
 800ed26:	69fb      	ldr	r3, [r7, #28]
 800ed28:	001d      	movs	r5, r3
 800ed2a:	613b      	str	r3, [r7, #16]
 800ed2c:	633b      	str	r3, [r7, #48]	; 0x30
 800ed2e:	e784      	b.n	800ec3a <__ssvfscanf_r+0xa92>
 800ed30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed32:	623e      	str	r6, [r7, #32]
 800ed34:	3302      	adds	r3, #2
 800ed36:	d1cc      	bne.n	800ecd2 <__ssvfscanf_r+0xb2a>
 800ed38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed3a:	685b      	ldr	r3, [r3, #4]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	dd00      	ble.n	800ed42 <__ssvfscanf_r+0xb9a>
 800ed40:	e77d      	b.n	800ec3e <__ssvfscanf_r+0xa96>
 800ed42:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ed44:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ed46:	f002 f9c3 	bl	80110d0 <__ssrefill_r>
 800ed4a:	2800      	cmp	r0, #0
 800ed4c:	d100      	bne.n	800ed50 <__ssvfscanf_r+0xba8>
 800ed4e:	e776      	b.n	800ec3e <__ssvfscanf_r+0xa96>
 800ed50:	6a3b      	ldr	r3, [r7, #32]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d001      	beq.n	800ed5a <__ssvfscanf_r+0xbb2>
 800ed56:	f7ff faf6 	bl	800e346 <__ssvfscanf_r+0x19e>
 800ed5a:	e7c2      	b.n	800ece2 <__ssvfscanf_r+0xb3a>
 800ed5c:	238c      	movs	r3, #140	; 0x8c
 800ed5e:	2248      	movs	r2, #72	; 0x48
 800ed60:	005b      	lsls	r3, r3, #1
 800ed62:	189b      	adds	r3, r3, r2
 800ed64:	3e01      	subs	r6, #1
 800ed66:	19db      	adds	r3, r3, r7
 800ed68:	5cf1      	ldrb	r1, [r6, r3]
 800ed6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ed6c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ed6e:	f002 f973 	bl	8011058 <_sungetc_r>
 800ed72:	e7b4      	b.n	800ecde <__ssvfscanf_r+0xb36>
 800ed74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed76:	199b      	adds	r3, r3, r6
 800ed78:	63bb      	str	r3, [r7, #56]	; 0x38
 800ed7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed7c:	2b03      	cmp	r3, #3
 800ed7e:	d102      	bne.n	800ed86 <__ssvfscanf_r+0xbde>
 800ed80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ed82:	2b04      	cmp	r3, #4
 800ed84:	d002      	beq.n	800ed8c <__ssvfscanf_r+0xbe4>
 800ed86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed88:	3b01      	subs	r3, #1
 800ed8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ed8c:	69fb      	ldr	r3, [r7, #28]
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d1d2      	bne.n	800ed38 <__ssvfscanf_r+0xb90>
 800ed92:	3404      	adds	r4, #4
 800ed94:	2d00      	cmp	r5, #0
 800ed96:	d016      	beq.n	800edc6 <__ssvfscanf_r+0xc1e>
 800ed98:	69fa      	ldr	r2, [r7, #28]
 800ed9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed9c:	623a      	str	r2, [r7, #32]
 800ed9e:	693a      	ldr	r2, [r7, #16]
 800eda0:	1ae6      	subs	r6, r4, r3
 800eda2:	10b3      	asrs	r3, r6, #2
 800eda4:	4293      	cmp	r3, r2
 800eda6:	d3c7      	bcc.n	800ed38 <__ssvfscanf_r+0xb90>
 800eda8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800edaa:	00d1      	lsls	r1, r2, #3
 800edac:	f001 fcf6 	bl	801079c <realloc>
 800edb0:	6338      	str	r0, [r7, #48]	; 0x30
 800edb2:	2800      	cmp	r0, #0
 800edb4:	d101      	bne.n	800edba <__ssvfscanf_r+0xc12>
 800edb6:	f7ff fbbf 	bl	800e538 <__ssvfscanf_r+0x390>
 800edba:	693b      	ldr	r3, [r7, #16]
 800edbc:	1984      	adds	r4, r0, r6
 800edbe:	005b      	lsls	r3, r3, #1
 800edc0:	6028      	str	r0, [r5, #0]
 800edc2:	613b      	str	r3, [r7, #16]
 800edc4:	e7b8      	b.n	800ed38 <__ssvfscanf_r+0xb90>
 800edc6:	623d      	str	r5, [r7, #32]
 800edc8:	e7b6      	b.n	800ed38 <__ssvfscanf_r+0xb90>
 800edca:	46c0      	nop			; (mov r8, r8)
 800edcc:	0000fff6 	.word	0x0000fff6
 800edd0:	08014039 	.word	0x08014039
 800edd4:	69fb      	ldr	r3, [r7, #28]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d01c      	beq.n	800ee14 <__ssvfscanf_r+0xc6c>
 800edda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eddc:	49bf      	ldr	r1, [pc, #764]	; (800f0dc <__ssvfscanf_r+0xf34>)
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	781a      	ldrb	r2, [r3, #0]
 800ede2:	5c8a      	ldrb	r2, [r1, r2]
 800ede4:	2108      	movs	r1, #8
 800ede6:	420a      	tst	r2, r1
 800ede8:	d000      	beq.n	800edec <__ssvfscanf_r+0xc44>
 800edea:	e4a1      	b.n	800e730 <__ssvfscanf_r+0x588>
 800edec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800edee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800edf0:	6852      	ldr	r2, [r2, #4]
 800edf2:	3301      	adds	r3, #1
 800edf4:	600b      	str	r3, [r1, #0]
 800edf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800edf8:	3a01      	subs	r2, #1
 800edfa:	3401      	adds	r4, #1
 800edfc:	604a      	str	r2, [r1, #4]
 800edfe:	429c      	cmp	r4, r3
 800ee00:	d100      	bne.n	800ee04 <__ssvfscanf_r+0xc5c>
 800ee02:	e495      	b.n	800e730 <__ssvfscanf_r+0x588>
 800ee04:	2a00      	cmp	r2, #0
 800ee06:	dce8      	bgt.n	800edda <__ssvfscanf_r+0xc32>
 800ee08:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ee0a:	f002 f961 	bl	80110d0 <__ssrefill_r>
 800ee0e:	2800      	cmp	r0, #0
 800ee10:	d0e3      	beq.n	800edda <__ssvfscanf_r+0xc32>
 800ee12:	e48d      	b.n	800e730 <__ssvfscanf_r+0x588>
 800ee14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee16:	0032      	movs	r2, r6
 800ee18:	cb10      	ldmia	r3!, {r4}
 800ee1a:	61fb      	str	r3, [r7, #28]
 800ee1c:	2380      	movs	r3, #128	; 0x80
 800ee1e:	401a      	ands	r2, r3
 800ee20:	421e      	tst	r6, r3
 800ee22:	d039      	beq.n	800ee98 <__ssvfscanf_r+0xcf0>
 800ee24:	2c00      	cmp	r4, #0
 800ee26:	d101      	bne.n	800ee2c <__ssvfscanf_r+0xc84>
 800ee28:	f7ff fabb 	bl	800e3a2 <__ssvfscanf_r+0x1fa>
 800ee2c:	2020      	movs	r0, #32
 800ee2e:	f7fb faed 	bl	800a40c <malloc>
 800ee32:	6338      	str	r0, [r7, #48]	; 0x30
 800ee34:	2800      	cmp	r0, #0
 800ee36:	d101      	bne.n	800ee3c <__ssvfscanf_r+0xc94>
 800ee38:	f7ff fa8c 	bl	800e354 <__ssvfscanf_r+0x1ac>
 800ee3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee3e:	6020      	str	r0, [r4, #0]
 800ee40:	88de      	ldrh	r6, [r3, #6]
 800ee42:	889d      	ldrh	r5, [r3, #4]
 800ee44:	6818      	ldr	r0, [r3, #0]
 800ee46:	42ae      	cmp	r6, r5
 800ee48:	d310      	bcc.n	800ee6c <__ssvfscanf_r+0xcc4>
 800ee4a:	4ba5      	ldr	r3, [pc, #660]	; (800f0e0 <__ssvfscanf_r+0xf38>)
 800ee4c:	429d      	cmp	r5, r3
 800ee4e:	d901      	bls.n	800ee54 <__ssvfscanf_r+0xcac>
 800ee50:	f7ff fb7b 	bl	800e54a <__ssvfscanf_r+0x3a2>
 800ee54:	3508      	adds	r5, #8
 800ee56:	b2ad      	uxth	r5, r5
 800ee58:	00a9      	lsls	r1, r5, #2
 800ee5a:	f001 fc9f 	bl	801079c <realloc>
 800ee5e:	2800      	cmp	r0, #0
 800ee60:	d101      	bne.n	800ee66 <__ssvfscanf_r+0xcbe>
 800ee62:	f7ff fb72 	bl	800e54a <__ssvfscanf_r+0x3a2>
 800ee66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee68:	6018      	str	r0, [r3, #0]
 800ee6a:	809d      	strh	r5, [r3, #4]
 800ee6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee6e:	1c72      	adds	r2, r6, #1
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	00b6      	lsls	r6, r6, #2
 800ee74:	50f4      	str	r4, [r6, r3]
 800ee76:	2320      	movs	r3, #32
 800ee78:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ee7a:	0026      	movs	r6, r4
 800ee7c:	80ca      	strh	r2, [r1, #6]
 800ee7e:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800ee80:	633b      	str	r3, [r7, #48]	; 0x30
 800ee82:	0025      	movs	r5, r4
 800ee84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ee86:	4995      	ldr	r1, [pc, #596]	; (800f0dc <__ssvfscanf_r+0xf34>)
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	781a      	ldrb	r2, [r3, #0]
 800ee8c:	5c8a      	ldrb	r2, [r1, r2]
 800ee8e:	2108      	movs	r1, #8
 800ee90:	420a      	tst	r2, r1
 800ee92:	d004      	beq.n	800ee9e <__ssvfscanf_r+0xcf6>
 800ee94:	623c      	str	r4, [r7, #32]
 800ee96:	e031      	b.n	800eefc <__ssvfscanf_r+0xd54>
 800ee98:	0016      	movs	r6, r2
 800ee9a:	633a      	str	r2, [r7, #48]	; 0x30
 800ee9c:	e7f1      	b.n	800ee82 <__ssvfscanf_r+0xcda>
 800ee9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eea0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eea2:	6852      	ldr	r2, [r2, #4]
 800eea4:	3a01      	subs	r2, #1
 800eea6:	604a      	str	r2, [r1, #4]
 800eea8:	1c5a      	adds	r2, r3, #1
 800eeaa:	600a      	str	r2, [r1, #0]
 800eeac:	781b      	ldrb	r3, [r3, #0]
 800eeae:	1c62      	adds	r2, r4, #1
 800eeb0:	623a      	str	r2, [r7, #32]
 800eeb2:	7023      	strb	r3, [r4, #0]
 800eeb4:	2e00      	cmp	r6, #0
 800eeb6:	d010      	beq.n	800eeda <__ssvfscanf_r+0xd32>
 800eeb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eeba:	1b54      	subs	r4, r2, r5
 800eebc:	429c      	cmp	r4, r3
 800eebe:	d30c      	bcc.n	800eeda <__ssvfscanf_r+0xd32>
 800eec0:	005b      	lsls	r3, r3, #1
 800eec2:	0028      	movs	r0, r5
 800eec4:	0019      	movs	r1, r3
 800eec6:	633b      	str	r3, [r7, #48]	; 0x30
 800eec8:	f001 fc68 	bl	801079c <realloc>
 800eecc:	1e05      	subs	r5, r0, #0
 800eece:	d101      	bne.n	800eed4 <__ssvfscanf_r+0xd2c>
 800eed0:	f7ff fa40 	bl	800e354 <__ssvfscanf_r+0x1ac>
 800eed4:	1903      	adds	r3, r0, r4
 800eed6:	623b      	str	r3, [r7, #32]
 800eed8:	6030      	str	r0, [r6, #0]
 800eeda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eedc:	3b01      	subs	r3, #1
 800eede:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d00b      	beq.n	800eefc <__ssvfscanf_r+0xd54>
 800eee4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eee6:	685b      	ldr	r3, [r3, #4]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	dd01      	ble.n	800eef0 <__ssvfscanf_r+0xd48>
 800eeec:	6a3c      	ldr	r4, [r7, #32]
 800eeee:	e7c9      	b.n	800ee84 <__ssvfscanf_r+0xcdc>
 800eef0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eef2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eef4:	f002 f8ec 	bl	80110d0 <__ssrefill_r>
 800eef8:	2800      	cmp	r0, #0
 800eefa:	d0f7      	beq.n	800eeec <__ssvfscanf_r+0xd44>
 800eefc:	2300      	movs	r3, #0
 800eefe:	6a3a      	ldr	r2, [r7, #32]
 800ef00:	7013      	strb	r3, [r2, #0]
 800ef02:	1b55      	subs	r5, r2, r5
 800ef04:	2e00      	cmp	r6, #0
 800ef06:	d009      	beq.n	800ef1c <__ssvfscanf_r+0xd74>
 800ef08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef0a:	1c69      	adds	r1, r5, #1
 800ef0c:	428b      	cmp	r3, r1
 800ef0e:	d905      	bls.n	800ef1c <__ssvfscanf_r+0xd74>
 800ef10:	6830      	ldr	r0, [r6, #0]
 800ef12:	f001 fc43 	bl	801079c <realloc>
 800ef16:	2800      	cmp	r0, #0
 800ef18:	d000      	beq.n	800ef1c <__ssvfscanf_r+0xd74>
 800ef1a:	6030      	str	r0, [r6, #0]
 800ef1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef1e:	195b      	adds	r3, r3, r5
 800ef20:	63bb      	str	r3, [r7, #56]	; 0x38
 800ef22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef24:	3301      	adds	r3, #1
 800ef26:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ef28:	e63c      	b.n	800eba4 <__ssvfscanf_r+0x9fc>
 800ef2a:	22ae      	movs	r2, #174	; 0xae
 800ef2c:	2100      	movs	r1, #0
 800ef2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef30:	0052      	lsls	r2, r2, #1
 800ef32:	3b01      	subs	r3, #1
 800ef34:	6239      	str	r1, [r7, #32]
 800ef36:	4293      	cmp	r3, r2
 800ef38:	d906      	bls.n	800ef48 <__ssvfscanf_r+0xda0>
 800ef3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef3c:	3b5e      	subs	r3, #94	; 0x5e
 800ef3e:	3bff      	subs	r3, #255	; 0xff
 800ef40:	623b      	str	r3, [r7, #32]
 800ef42:	235e      	movs	r3, #94	; 0x5e
 800ef44:	33ff      	adds	r3, #255	; 0xff
 800ef46:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ef48:	24d8      	movs	r4, #216	; 0xd8
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	2248      	movs	r2, #72	; 0x48
 800ef4e:	0124      	lsls	r4, r4, #4
 800ef50:	4334      	orrs	r4, r6
 800ef52:	2680      	movs	r6, #128	; 0x80
 800ef54:	61fb      	str	r3, [r7, #28]
 800ef56:	3319      	adds	r3, #25
 800ef58:	33ff      	adds	r3, #255	; 0xff
 800ef5a:	189b      	adds	r3, r3, r2
 800ef5c:	19dd      	adds	r5, r3, r7
 800ef5e:	00b6      	lsls	r6, r6, #2
 800ef60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef62:	681a      	ldr	r2, [r3, #0]
 800ef64:	7813      	ldrb	r3, [r2, #0]
 800ef66:	2b39      	cmp	r3, #57	; 0x39
 800ef68:	d80f      	bhi.n	800ef8a <__ssvfscanf_r+0xde2>
 800ef6a:	2b2a      	cmp	r3, #42	; 0x2a
 800ef6c:	d91b      	bls.n	800efa6 <__ssvfscanf_r+0xdfe>
 800ef6e:	0018      	movs	r0, r3
 800ef70:	382b      	subs	r0, #43	; 0x2b
 800ef72:	280e      	cmp	r0, #14
 800ef74:	d817      	bhi.n	800efa6 <__ssvfscanf_r+0xdfe>
 800ef76:	f7f1 f8cd 	bl	8000114 <__gnu_thumb1_case_uqi>
 800ef7a:	168f      	.short	0x168f
 800ef7c:	5416168f 	.word	0x5416168f
 800ef80:	80808080 	.word	0x80808080
 800ef84:	87808080 	.word	0x87808080
 800ef88:	87          	.byte	0x87
 800ef89:	00          	.byte	0x00
 800ef8a:	2b66      	cmp	r3, #102	; 0x66
 800ef8c:	d83a      	bhi.n	800f004 <__ssvfscanf_r+0xe5c>
 800ef8e:	2b60      	cmp	r3, #96	; 0x60
 800ef90:	d803      	bhi.n	800ef9a <__ssvfscanf_r+0xdf2>
 800ef92:	2b46      	cmp	r3, #70	; 0x46
 800ef94:	d805      	bhi.n	800efa2 <__ssvfscanf_r+0xdfa>
 800ef96:	2b40      	cmp	r3, #64	; 0x40
 800ef98:	d905      	bls.n	800efa6 <__ssvfscanf_r+0xdfe>
 800ef9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ef9c:	290a      	cmp	r1, #10
 800ef9e:	dc71      	bgt.n	800f084 <__ssvfscanf_r+0xedc>
 800efa0:	e001      	b.n	800efa6 <__ssvfscanf_r+0xdfe>
 800efa2:	2b58      	cmp	r3, #88	; 0x58
 800efa4:	d030      	beq.n	800f008 <__ssvfscanf_r+0xe60>
 800efa6:	05e3      	lsls	r3, r4, #23
 800efa8:	d515      	bpl.n	800efd6 <__ssvfscanf_r+0xe2e>
 800efaa:	238c      	movs	r3, #140	; 0x8c
 800efac:	2248      	movs	r2, #72	; 0x48
 800efae:	005b      	lsls	r3, r3, #1
 800efb0:	189b      	adds	r3, r3, r2
 800efb2:	19db      	adds	r3, r3, r7
 800efb4:	429d      	cmp	r5, r3
 800efb6:	d905      	bls.n	800efc4 <__ssvfscanf_r+0xe1c>
 800efb8:	3d01      	subs	r5, #1
 800efba:	7829      	ldrb	r1, [r5, #0]
 800efbc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800efbe:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800efc0:	f002 f84a 	bl	8011058 <_sungetc_r>
 800efc4:	238c      	movs	r3, #140	; 0x8c
 800efc6:	2248      	movs	r2, #72	; 0x48
 800efc8:	005b      	lsls	r3, r3, #1
 800efca:	189b      	adds	r3, r3, r2
 800efcc:	19db      	adds	r3, r3, r7
 800efce:	429d      	cmp	r5, r3
 800efd0:	d101      	bne.n	800efd6 <__ssvfscanf_r+0xe2e>
 800efd2:	f7ff f9e6 	bl	800e3a2 <__ssvfscanf_r+0x1fa>
 800efd6:	2310      	movs	r3, #16
 800efd8:	0022      	movs	r2, r4
 800efda:	401a      	ands	r2, r3
 800efdc:	421c      	tst	r4, r3
 800efde:	d171      	bne.n	800f0c4 <__ssvfscanf_r+0xf1c>
 800efe0:	218c      	movs	r1, #140	; 0x8c
 800efe2:	2048      	movs	r0, #72	; 0x48
 800efe4:	0049      	lsls	r1, r1, #1
 800efe6:	1809      	adds	r1, r1, r0
 800efe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efea:	697e      	ldr	r6, [r7, #20]
 800efec:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800efee:	19c9      	adds	r1, r1, r7
 800eff0:	702a      	strb	r2, [r5, #0]
 800eff2:	47b0      	blx	r6
 800eff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eff6:	1d1e      	adds	r6, r3, #4
 800eff8:	06a3      	lsls	r3, r4, #26
 800effa:	d559      	bpl.n	800f0b0 <__ssvfscanf_r+0xf08>
 800effc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	6018      	str	r0, [r3, #0]
 800f002:	e05b      	b.n	800f0bc <__ssvfscanf_r+0xf14>
 800f004:	2b78      	cmp	r3, #120	; 0x78
 800f006:	d1ce      	bne.n	800efa6 <__ssvfscanf_r+0xdfe>
 800f008:	21c0      	movs	r1, #192	; 0xc0
 800f00a:	00c9      	lsls	r1, r1, #3
 800f00c:	4021      	ands	r1, r4
 800f00e:	42b1      	cmp	r1, r6
 800f010:	d1c9      	bne.n	800efa6 <__ssvfscanf_r+0xdfe>
 800f012:	4934      	ldr	r1, [pc, #208]	; (800f0e4 <__ssvfscanf_r+0xf3c>)
 800f014:	4021      	ands	r1, r4
 800f016:	24a0      	movs	r4, #160	; 0xa0
 800f018:	00e4      	lsls	r4, r4, #3
 800f01a:	430c      	orrs	r4, r1
 800f01c:	2110      	movs	r1, #16
 800f01e:	6279      	str	r1, [r7, #36]	; 0x24
 800f020:	e00b      	b.n	800f03a <__ssvfscanf_r+0xe92>
 800f022:	0521      	lsls	r1, r4, #20
 800f024:	d509      	bpl.n	800f03a <__ssvfscanf_r+0xe92>
 800f026:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f028:	2900      	cmp	r1, #0
 800f02a:	d102      	bne.n	800f032 <__ssvfscanf_r+0xe8a>
 800f02c:	3108      	adds	r1, #8
 800f02e:	4334      	orrs	r4, r6
 800f030:	6279      	str	r1, [r7, #36]	; 0x24
 800f032:	0561      	lsls	r1, r4, #21
 800f034:	d504      	bpl.n	800f040 <__ssvfscanf_r+0xe98>
 800f036:	492c      	ldr	r1, [pc, #176]	; (800f0e8 <__ssvfscanf_r+0xf40>)
 800f038:	400c      	ands	r4, r1
 800f03a:	702b      	strb	r3, [r5, #0]
 800f03c:	3501      	adds	r5, #1
 800f03e:	e00c      	b.n	800f05a <__ssvfscanf_r+0xeb2>
 800f040:	4b2a      	ldr	r3, [pc, #168]	; (800f0ec <__ssvfscanf_r+0xf44>)
 800f042:	401c      	ands	r4, r3
 800f044:	6a3b      	ldr	r3, [r7, #32]
 800f046:	2b00      	cmp	r3, #0
 800f048:	d004      	beq.n	800f054 <__ssvfscanf_r+0xeac>
 800f04a:	3b01      	subs	r3, #1
 800f04c:	623b      	str	r3, [r7, #32]
 800f04e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f050:	3301      	adds	r3, #1
 800f052:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f054:	69fb      	ldr	r3, [r7, #28]
 800f056:	3301      	adds	r3, #1
 800f058:	61fb      	str	r3, [r7, #28]
 800f05a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f05c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f05e:	685b      	ldr	r3, [r3, #4]
 800f060:	3b01      	subs	r3, #1
 800f062:	604b      	str	r3, [r1, #4]
 800f064:	2b00      	cmp	r3, #0
 800f066:	dd1c      	ble.n	800f0a2 <__ssvfscanf_r+0xefa>
 800f068:	3201      	adds	r2, #1
 800f06a:	600a      	str	r2, [r1, #0]
 800f06c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f06e:	3b01      	subs	r3, #1
 800f070:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f072:	2b00      	cmp	r3, #0
 800f074:	d000      	beq.n	800f078 <__ssvfscanf_r+0xed0>
 800f076:	e773      	b.n	800ef60 <__ssvfscanf_r+0xdb8>
 800f078:	e795      	b.n	800efa6 <__ssvfscanf_r+0xdfe>
 800f07a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f07c:	491c      	ldr	r1, [pc, #112]	; (800f0f0 <__ssvfscanf_r+0xf48>)
 800f07e:	0040      	lsls	r0, r0, #1
 800f080:	5e41      	ldrsh	r1, [r0, r1]
 800f082:	6279      	str	r1, [r7, #36]	; 0x24
 800f084:	491b      	ldr	r1, [pc, #108]	; (800f0f4 <__ssvfscanf_r+0xf4c>)
 800f086:	e7d7      	b.n	800f038 <__ssvfscanf_r+0xe90>
 800f088:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f08a:	4919      	ldr	r1, [pc, #100]	; (800f0f0 <__ssvfscanf_r+0xf48>)
 800f08c:	0040      	lsls	r0, r0, #1
 800f08e:	5e41      	ldrsh	r1, [r0, r1]
 800f090:	6279      	str	r1, [r7, #36]	; 0x24
 800f092:	2908      	cmp	r1, #8
 800f094:	dcf6      	bgt.n	800f084 <__ssvfscanf_r+0xedc>
 800f096:	e786      	b.n	800efa6 <__ssvfscanf_r+0xdfe>
 800f098:	2180      	movs	r1, #128	; 0x80
 800f09a:	420c      	tst	r4, r1
 800f09c:	d083      	beq.n	800efa6 <__ssvfscanf_r+0xdfe>
 800f09e:	438c      	bics	r4, r1
 800f0a0:	e7cb      	b.n	800f03a <__ssvfscanf_r+0xe92>
 800f0a2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f0a4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f0a6:	f002 f813 	bl	80110d0 <__ssrefill_r>
 800f0aa:	2800      	cmp	r0, #0
 800f0ac:	d0de      	beq.n	800f06c <__ssvfscanf_r+0xec4>
 800f0ae:	e77a      	b.n	800efa6 <__ssvfscanf_r+0xdfe>
 800f0b0:	2308      	movs	r3, #8
 800f0b2:	421c      	tst	r4, r3
 800f0b4:	d020      	beq.n	800f0f8 <__ssvfscanf_r+0xf50>
 800f0b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	7018      	strb	r0, [r3, #0]
 800f0bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0be:	633e      	str	r6, [r7, #48]	; 0x30
 800f0c0:	3301      	adds	r3, #1
 800f0c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f0c4:	238c      	movs	r3, #140	; 0x8c
 800f0c6:	2248      	movs	r2, #72	; 0x48
 800f0c8:	005b      	lsls	r3, r3, #1
 800f0ca:	189b      	adds	r3, r3, r2
 800f0cc:	19db      	adds	r3, r3, r7
 800f0ce:	1aed      	subs	r5, r5, r3
 800f0d0:	69fb      	ldr	r3, [r7, #28]
 800f0d2:	18ed      	adds	r5, r5, r3
 800f0d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0d6:	195b      	adds	r3, r3, r5
 800f0d8:	f7ff f92d 	bl	800e336 <__ssvfscanf_r+0x18e>
 800f0dc:	08014039 	.word	0x08014039
 800f0e0:	0000fff6 	.word	0x0000fff6
 800f0e4:	fffffdff 	.word	0xfffffdff
 800f0e8:	fffffa7f 	.word	0xfffffa7f
 800f0ec:	fffffc7f 	.word	0xfffffc7f
 800f0f0:	08014366 	.word	0x08014366
 800f0f4:	fffff47f 	.word	0xfffff47f
 800f0f8:	0763      	lsls	r3, r4, #29
 800f0fa:	d503      	bpl.n	800f104 <__ssvfscanf_r+0xf5c>
 800f0fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	8018      	strh	r0, [r3, #0]
 800f102:	e7db      	b.n	800f0bc <__ssvfscanf_r+0xf14>
 800f104:	2301      	movs	r3, #1
 800f106:	0022      	movs	r2, r4
 800f108:	401a      	ands	r2, r3
 800f10a:	421c      	tst	r4, r3
 800f10c:	d000      	beq.n	800f110 <__ssvfscanf_r+0xf68>
 800f10e:	e775      	b.n	800effc <__ssvfscanf_r+0xe54>
 800f110:	07a4      	lsls	r4, r4, #30
 800f112:	d400      	bmi.n	800f116 <__ssvfscanf_r+0xf6e>
 800f114:	e772      	b.n	800effc <__ssvfscanf_r+0xe54>
 800f116:	4ba8      	ldr	r3, [pc, #672]	; (800f3b8 <__ssvfscanf_r+0x1210>)
 800f118:	6979      	ldr	r1, [r7, #20]
 800f11a:	4299      	cmp	r1, r3
 800f11c:	d10c      	bne.n	800f138 <__ssvfscanf_r+0xf90>
 800f11e:	218c      	movs	r1, #140	; 0x8c
 800f120:	2048      	movs	r0, #72	; 0x48
 800f122:	0049      	lsls	r1, r1, #1
 800f124:	1809      	adds	r1, r1, r0
 800f126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f128:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f12a:	19c9      	adds	r1, r1, r7
 800f12c:	f001 fecc 	bl	8010ec8 <_strtoull_r>
 800f130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	c303      	stmia	r3!, {r0, r1}
 800f136:	e7c1      	b.n	800f0bc <__ssvfscanf_r+0xf14>
 800f138:	218c      	movs	r1, #140	; 0x8c
 800f13a:	2048      	movs	r0, #72	; 0x48
 800f13c:	0049      	lsls	r1, r1, #1
 800f13e:	1809      	adds	r1, r1, r0
 800f140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f142:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f144:	19c9      	adds	r1, r1, r7
 800f146:	f001 fe0d 	bl	8010d64 <_strtoll_r>
 800f14a:	e7f1      	b.n	800f130 <__ssvfscanf_r+0xf88>
 800f14c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f14e:	f000 fb9f 	bl	800f890 <_localeconv_r>
 800f152:	22ae      	movs	r2, #174	; 0xae
 800f154:	2100      	movs	r1, #0
 800f156:	6803      	ldr	r3, [r0, #0]
 800f158:	0052      	lsls	r2, r2, #1
 800f15a:	603b      	str	r3, [r7, #0]
 800f15c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f15e:	60f9      	str	r1, [r7, #12]
 800f160:	3b01      	subs	r3, #1
 800f162:	4293      	cmp	r3, r2
 800f164:	d906      	bls.n	800f174 <__ssvfscanf_r+0xfcc>
 800f166:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f168:	3b5e      	subs	r3, #94	; 0x5e
 800f16a:	3bff      	subs	r3, #255	; 0xff
 800f16c:	60fb      	str	r3, [r7, #12]
 800f16e:	235e      	movs	r3, #94	; 0x5e
 800f170:	33ff      	adds	r3, #255	; 0xff
 800f172:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f174:	23f0      	movs	r3, #240	; 0xf0
 800f176:	00db      	lsls	r3, r3, #3
 800f178:	431e      	orrs	r6, r3
 800f17a:	238c      	movs	r3, #140	; 0x8c
 800f17c:	2248      	movs	r2, #72	; 0x48
 800f17e:	2400      	movs	r4, #0
 800f180:	005b      	lsls	r3, r3, #1
 800f182:	189b      	adds	r3, r3, r2
 800f184:	623c      	str	r4, [r7, #32]
 800f186:	607c      	str	r4, [r7, #4]
 800f188:	60bc      	str	r4, [r7, #8]
 800f18a:	61fc      	str	r4, [r7, #28]
 800f18c:	613c      	str	r4, [r7, #16]
 800f18e:	19dd      	adds	r5, r3, r7
 800f190:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	781a      	ldrb	r2, [r3, #0]
 800f196:	0010      	movs	r0, r2
 800f198:	382b      	subs	r0, #43	; 0x2b
 800f19a:	284e      	cmp	r0, #78	; 0x4e
 800f19c:	d900      	bls.n	800f1a0 <__ssvfscanf_r+0xff8>
 800f19e:	e133      	b.n	800f408 <__ssvfscanf_r+0x1260>
 800f1a0:	f7f0 ffc2 	bl	8000128 <__gnu_thumb1_case_uhi>
 800f1a4:	0132009b 	.word	0x0132009b
 800f1a8:	0132009b 	.word	0x0132009b
 800f1ac:	004f0132 	.word	0x004f0132
 800f1b0:	00720072 	.word	0x00720072
 800f1b4:	00720072 	.word	0x00720072
 800f1b8:	00720072 	.word	0x00720072
 800f1bc:	00720072 	.word	0x00720072
 800f1c0:	01320072 	.word	0x01320072
 800f1c4:	01320132 	.word	0x01320132
 800f1c8:	01320132 	.word	0x01320132
 800f1cc:	01320132 	.word	0x01320132
 800f1d0:	007b00bc 	.word	0x007b00bc
 800f1d4:	007b007b 	.word	0x007b007b
 800f1d8:	00f7012f 	.word	0x00f7012f
 800f1dc:	01320132 	.word	0x01320132
 800f1e0:	013200e3 	.word	0x013200e3
 800f1e4:	01320132 	.word	0x01320132
 800f1e8:	00a00132 	.word	0x00a00132
 800f1ec:	01120132 	.word	0x01120132
 800f1f0:	01320132 	.word	0x01320132
 800f1f4:	01010132 	.word	0x01010132
 800f1f8:	01320132 	.word	0x01320132
 800f1fc:	00820132 	.word	0x00820132
 800f200:	01320105 	.word	0x01320105
 800f204:	01320132 	.word	0x01320132
 800f208:	01320132 	.word	0x01320132
 800f20c:	01320132 	.word	0x01320132
 800f210:	007b00bc 	.word	0x007b00bc
 800f214:	007b007b 	.word	0x007b007b
 800f218:	00f7012f 	.word	0x00f7012f
 800f21c:	01320132 	.word	0x01320132
 800f220:	013200e3 	.word	0x013200e3
 800f224:	01320132 	.word	0x01320132
 800f228:	00a00132 	.word	0x00a00132
 800f22c:	01120132 	.word	0x01120132
 800f230:	01320132 	.word	0x01320132
 800f234:	01010132 	.word	0x01010132
 800f238:	01320132 	.word	0x01320132
 800f23c:	00820132 	.word	0x00820132
 800f240:	0105      	.short	0x0105
 800f242:	05f1      	lsls	r1, r6, #23
 800f244:	d520      	bpl.n	800f288 <__ssvfscanf_r+0x10e0>
 800f246:	2280      	movs	r2, #128	; 0x80
 800f248:	4396      	bics	r6, r2
 800f24a:	69fa      	ldr	r2, [r7, #28]
 800f24c:	3201      	adds	r2, #1
 800f24e:	61fa      	str	r2, [r7, #28]
 800f250:	68fa      	ldr	r2, [r7, #12]
 800f252:	2a00      	cmp	r2, #0
 800f254:	d004      	beq.n	800f260 <__ssvfscanf_r+0x10b8>
 800f256:	3a01      	subs	r2, #1
 800f258:	60fa      	str	r2, [r7, #12]
 800f25a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f25c:	3201      	adds	r2, #1
 800f25e:	63fa      	str	r2, [r7, #60]	; 0x3c
 800f260:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f262:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f264:	3a01      	subs	r2, #1
 800f266:	63fa      	str	r2, [r7, #60]	; 0x3c
 800f268:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f26a:	3201      	adds	r2, #1
 800f26c:	63ba      	str	r2, [r7, #56]	; 0x38
 800f26e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f270:	6852      	ldr	r2, [r2, #4]
 800f272:	3a01      	subs	r2, #1
 800f274:	604a      	str	r2, [r1, #4]
 800f276:	2a00      	cmp	r2, #0
 800f278:	dc00      	bgt.n	800f27c <__ssvfscanf_r+0x10d4>
 800f27a:	e0d6      	b.n	800f42a <__ssvfscanf_r+0x1282>
 800f27c:	3301      	adds	r3, #1
 800f27e:	600b      	str	r3, [r1, #0]
 800f280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f282:	2b00      	cmp	r3, #0
 800f284:	d184      	bne.n	800f190 <__ssvfscanf_r+0xfe8>
 800f286:	e057      	b.n	800f338 <__ssvfscanf_r+0x1190>
 800f288:	6a39      	ldr	r1, [r7, #32]
 800f28a:	1909      	adds	r1, r1, r4
 800f28c:	2900      	cmp	r1, #0
 800f28e:	d153      	bne.n	800f338 <__ssvfscanf_r+0x1190>
 800f290:	494a      	ldr	r1, [pc, #296]	; (800f3bc <__ssvfscanf_r+0x1214>)
 800f292:	400e      	ands	r6, r1
 800f294:	702a      	strb	r2, [r5, #0]
 800f296:	3501      	adds	r5, #1
 800f298:	e7e2      	b.n	800f260 <__ssvfscanf_r+0x10b8>
 800f29a:	0531      	lsls	r1, r6, #20
 800f29c:	d54c      	bpl.n	800f338 <__ssvfscanf_r+0x1190>
 800f29e:	6a39      	ldr	r1, [r7, #32]
 800f2a0:	1909      	adds	r1, r1, r4
 800f2a2:	2900      	cmp	r1, #0
 800f2a4:	d040      	beq.n	800f328 <__ssvfscanf_r+0x1180>
 800f2a6:	e047      	b.n	800f338 <__ssvfscanf_r+0x1190>
 800f2a8:	2198      	movs	r1, #152	; 0x98
 800f2aa:	2080      	movs	r0, #128	; 0x80
 800f2ac:	0109      	lsls	r1, r1, #4
 800f2ae:	4031      	ands	r1, r6
 800f2b0:	0040      	lsls	r0, r0, #1
 800f2b2:	4281      	cmp	r1, r0
 800f2b4:	d140      	bne.n	800f338 <__ssvfscanf_r+0x1190>
 800f2b6:	69f9      	ldr	r1, [r7, #28]
 800f2b8:	2901      	cmp	r1, #1
 800f2ba:	d13d      	bne.n	800f338 <__ssvfscanf_r+0x1190>
 800f2bc:	2080      	movs	r0, #128	; 0x80
 800f2be:	4940      	ldr	r1, [pc, #256]	; (800f3c0 <__ssvfscanf_r+0x1218>)
 800f2c0:	0100      	lsls	r0, r0, #4
 800f2c2:	400e      	ands	r6, r1
 800f2c4:	3132      	adds	r1, #50	; 0x32
 800f2c6:	31ff      	adds	r1, #255	; 0xff
 800f2c8:	7029      	strb	r1, [r5, #0]
 800f2ca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f2cc:	4306      	orrs	r6, r0
 800f2ce:	3901      	subs	r1, #1
 800f2d0:	63f9      	str	r1, [r7, #60]	; 0x3c
 800f2d2:	3501      	adds	r5, #1
 800f2d4:	2100      	movs	r1, #0
 800f2d6:	61f9      	str	r1, [r7, #28]
 800f2d8:	e7dc      	b.n	800f294 <__ssvfscanf_r+0x10ec>
 800f2da:	2180      	movs	r1, #128	; 0x80
 800f2dc:	420e      	tst	r6, r1
 800f2de:	d02b      	beq.n	800f338 <__ssvfscanf_r+0x1190>
 800f2e0:	438e      	bics	r6, r1
 800f2e2:	e7d7      	b.n	800f294 <__ssvfscanf_r+0x10ec>
 800f2e4:	6a39      	ldr	r1, [r7, #32]
 800f2e6:	2900      	cmp	r1, #0
 800f2e8:	d10d      	bne.n	800f306 <__ssvfscanf_r+0x115e>
 800f2ea:	69f9      	ldr	r1, [r7, #28]
 800f2ec:	2900      	cmp	r1, #0
 800f2ee:	d10e      	bne.n	800f30e <__ssvfscanf_r+0x1166>
 800f2f0:	21e0      	movs	r1, #224	; 0xe0
 800f2f2:	0030      	movs	r0, r6
 800f2f4:	00c9      	lsls	r1, r1, #3
 800f2f6:	4008      	ands	r0, r1
 800f2f8:	4288      	cmp	r0, r1
 800f2fa:	d108      	bne.n	800f30e <__ssvfscanf_r+0x1166>
 800f2fc:	4931      	ldr	r1, [pc, #196]	; (800f3c4 <__ssvfscanf_r+0x121c>)
 800f2fe:	400e      	ands	r6, r1
 800f300:	2101      	movs	r1, #1
 800f302:	6239      	str	r1, [r7, #32]
 800f304:	e7c6      	b.n	800f294 <__ssvfscanf_r+0x10ec>
 800f306:	6a39      	ldr	r1, [r7, #32]
 800f308:	2902      	cmp	r1, #2
 800f30a:	d100      	bne.n	800f30e <__ssvfscanf_r+0x1166>
 800f30c:	e089      	b.n	800f422 <__ssvfscanf_r+0x127a>
 800f30e:	2c01      	cmp	r4, #1
 800f310:	d001      	beq.n	800f316 <__ssvfscanf_r+0x116e>
 800f312:	2c04      	cmp	r4, #4
 800f314:	d110      	bne.n	800f338 <__ssvfscanf_r+0x1190>
 800f316:	3401      	adds	r4, #1
 800f318:	b2e4      	uxtb	r4, r4
 800f31a:	e7bb      	b.n	800f294 <__ssvfscanf_r+0x10ec>
 800f31c:	0531      	lsls	r1, r6, #20
 800f31e:	d508      	bpl.n	800f332 <__ssvfscanf_r+0x118a>
 800f320:	6a39      	ldr	r1, [r7, #32]
 800f322:	1909      	adds	r1, r1, r4
 800f324:	2900      	cmp	r1, #0
 800f326:	d104      	bne.n	800f332 <__ssvfscanf_r+0x118a>
 800f328:	4824      	ldr	r0, [pc, #144]	; (800f3bc <__ssvfscanf_r+0x1214>)
 800f32a:	000c      	movs	r4, r1
 800f32c:	4006      	ands	r6, r0
 800f32e:	6239      	str	r1, [r7, #32]
 800f330:	e7b0      	b.n	800f294 <__ssvfscanf_r+0x10ec>
 800f332:	6a39      	ldr	r1, [r7, #32]
 800f334:	2901      	cmp	r1, #1
 800f336:	d076      	beq.n	800f426 <__ssvfscanf_r+0x127e>
 800f338:	69fb      	ldr	r3, [r7, #28]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d001      	beq.n	800f342 <__ssvfscanf_r+0x119a>
 800f33e:	4b20      	ldr	r3, [pc, #128]	; (800f3c0 <__ssvfscanf_r+0x1218>)
 800f340:	401e      	ands	r6, r3
 800f342:	6a3b      	ldr	r3, [r7, #32]
 800f344:	3b01      	subs	r3, #1
 800f346:	2b01      	cmp	r3, #1
 800f348:	d877      	bhi.n	800f43a <__ssvfscanf_r+0x1292>
 800f34a:	238c      	movs	r3, #140	; 0x8c
 800f34c:	2248      	movs	r2, #72	; 0x48
 800f34e:	005b      	lsls	r3, r3, #1
 800f350:	189b      	adds	r3, r3, r2
 800f352:	19db      	adds	r3, r3, r7
 800f354:	429d      	cmp	r5, r3
 800f356:	d801      	bhi.n	800f35c <__ssvfscanf_r+0x11b4>
 800f358:	f7ff f823 	bl	800e3a2 <__ssvfscanf_r+0x1fa>
 800f35c:	3d01      	subs	r5, #1
 800f35e:	7829      	ldrb	r1, [r5, #0]
 800f360:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f362:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f364:	f001 fe78 	bl	8011058 <_sungetc_r>
 800f368:	e7ef      	b.n	800f34a <__ssvfscanf_r+0x11a2>
 800f36a:	2c00      	cmp	r4, #0
 800f36c:	d10c      	bne.n	800f388 <__ssvfscanf_r+0x11e0>
 800f36e:	69f9      	ldr	r1, [r7, #28]
 800f370:	2900      	cmp	r1, #0
 800f372:	d1e4      	bne.n	800f33e <__ssvfscanf_r+0x1196>
 800f374:	21e0      	movs	r1, #224	; 0xe0
 800f376:	0030      	movs	r0, r6
 800f378:	00c9      	lsls	r1, r1, #3
 800f37a:	4008      	ands	r0, r1
 800f37c:	4288      	cmp	r0, r1
 800f37e:	d1e0      	bne.n	800f342 <__ssvfscanf_r+0x119a>
 800f380:	4910      	ldr	r1, [pc, #64]	; (800f3c4 <__ssvfscanf_r+0x121c>)
 800f382:	3401      	adds	r4, #1
 800f384:	400e      	ands	r6, r1
 800f386:	e785      	b.n	800f294 <__ssvfscanf_r+0x10ec>
 800f388:	20fd      	movs	r0, #253	; 0xfd
 800f38a:	1ee1      	subs	r1, r4, #3
 800f38c:	4201      	tst	r1, r0
 800f38e:	d1d3      	bne.n	800f338 <__ssvfscanf_r+0x1190>
 800f390:	e7c1      	b.n	800f316 <__ssvfscanf_r+0x116e>
 800f392:	0531      	lsls	r1, r6, #20
 800f394:	d503      	bpl.n	800f39e <__ssvfscanf_r+0x11f6>
 800f396:	6a39      	ldr	r1, [r7, #32]
 800f398:	1909      	adds	r1, r1, r4
 800f39a:	2900      	cmp	r1, #0
 800f39c:	d0c4      	beq.n	800f328 <__ssvfscanf_r+0x1180>
 800f39e:	2c02      	cmp	r4, #2
 800f3a0:	d1ca      	bne.n	800f338 <__ssvfscanf_r+0x1190>
 800f3a2:	2403      	movs	r4, #3
 800f3a4:	e776      	b.n	800f294 <__ssvfscanf_r+0x10ec>
 800f3a6:	2c06      	cmp	r4, #6
 800f3a8:	d1c6      	bne.n	800f338 <__ssvfscanf_r+0x1190>
 800f3aa:	2407      	movs	r4, #7
 800f3ac:	e772      	b.n	800f294 <__ssvfscanf_r+0x10ec>
 800f3ae:	2c07      	cmp	r4, #7
 800f3b0:	d1c2      	bne.n	800f338 <__ssvfscanf_r+0x1190>
 800f3b2:	2408      	movs	r4, #8
 800f3b4:	e76e      	b.n	800f294 <__ssvfscanf_r+0x10ec>
 800f3b6:	46c0      	nop			; (mov r8, r8)
 800f3b8:	08010c01 	.word	0x08010c01
 800f3bc:	fffffe7f 	.word	0xfffffe7f
 800f3c0:	fffffeff 	.word	0xfffffeff
 800f3c4:	fffff87f 	.word	0xfffff87f
 800f3c8:	0531      	lsls	r1, r6, #20
 800f3ca:	d5b5      	bpl.n	800f338 <__ssvfscanf_r+0x1190>
 800f3cc:	21a0      	movs	r1, #160	; 0xa0
 800f3ce:	2080      	movs	r0, #128	; 0x80
 800f3d0:	00c9      	lsls	r1, r1, #3
 800f3d2:	00c0      	lsls	r0, r0, #3
 800f3d4:	4031      	ands	r1, r6
 800f3d6:	4281      	cmp	r1, r0
 800f3d8:	d004      	beq.n	800f3e4 <__ssvfscanf_r+0x123c>
 800f3da:	4206      	tst	r6, r0
 800f3dc:	d0ac      	beq.n	800f338 <__ssvfscanf_r+0x1190>
 800f3de:	69f9      	ldr	r1, [r7, #28]
 800f3e0:	2900      	cmp	r1, #0
 800f3e2:	d0ae      	beq.n	800f342 <__ssvfscanf_r+0x119a>
 800f3e4:	2180      	movs	r1, #128	; 0x80
 800f3e6:	0089      	lsls	r1, r1, #2
 800f3e8:	420e      	tst	r6, r1
 800f3ea:	d104      	bne.n	800f3f6 <__ssvfscanf_r+0x124e>
 800f3ec:	69f9      	ldr	r1, [r7, #28]
 800f3ee:	6938      	ldr	r0, [r7, #16]
 800f3f0:	607d      	str	r5, [r7, #4]
 800f3f2:	1a09      	subs	r1, r1, r0
 800f3f4:	60b9      	str	r1, [r7, #8]
 800f3f6:	20c0      	movs	r0, #192	; 0xc0
 800f3f8:	4973      	ldr	r1, [pc, #460]	; (800f5c8 <__ssvfscanf_r+0x1420>)
 800f3fa:	0040      	lsls	r0, r0, #1
 800f3fc:	400e      	ands	r6, r1
 800f3fe:	4306      	orrs	r6, r0
 800f400:	e768      	b.n	800f2d4 <__ssvfscanf_r+0x112c>
 800f402:	0531      	lsls	r1, r6, #20
 800f404:	d5e2      	bpl.n	800f3cc <__ssvfscanf_r+0x1224>
 800f406:	e74a      	b.n	800f29e <__ssvfscanf_r+0x10f6>
 800f408:	6839      	ldr	r1, [r7, #0]
 800f40a:	7809      	ldrb	r1, [r1, #0]
 800f40c:	4291      	cmp	r1, r2
 800f40e:	d193      	bne.n	800f338 <__ssvfscanf_r+0x1190>
 800f410:	2180      	movs	r1, #128	; 0x80
 800f412:	0089      	lsls	r1, r1, #2
 800f414:	420e      	tst	r6, r1
 800f416:	d08f      	beq.n	800f338 <__ssvfscanf_r+0x1190>
 800f418:	496c      	ldr	r1, [pc, #432]	; (800f5cc <__ssvfscanf_r+0x1424>)
 800f41a:	400e      	ands	r6, r1
 800f41c:	69f9      	ldr	r1, [r7, #28]
 800f41e:	6139      	str	r1, [r7, #16]
 800f420:	e738      	b.n	800f294 <__ssvfscanf_r+0x10ec>
 800f422:	2103      	movs	r1, #3
 800f424:	e76d      	b.n	800f302 <__ssvfscanf_r+0x115a>
 800f426:	2102      	movs	r1, #2
 800f428:	e76b      	b.n	800f302 <__ssvfscanf_r+0x115a>
 800f42a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f42c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f42e:	f001 fe4f 	bl	80110d0 <__ssrefill_r>
 800f432:	2800      	cmp	r0, #0
 800f434:	d100      	bne.n	800f438 <__ssvfscanf_r+0x1290>
 800f436:	e723      	b.n	800f280 <__ssvfscanf_r+0x10d8>
 800f438:	e77e      	b.n	800f338 <__ssvfscanf_r+0x1190>
 800f43a:	1e63      	subs	r3, r4, #1
 800f43c:	2b06      	cmp	r3, #6
 800f43e:	d825      	bhi.n	800f48c <__ssvfscanf_r+0x12e4>
 800f440:	2c02      	cmp	r4, #2
 800f442:	d837      	bhi.n	800f4b4 <__ssvfscanf_r+0x130c>
 800f444:	238c      	movs	r3, #140	; 0x8c
 800f446:	2248      	movs	r2, #72	; 0x48
 800f448:	005b      	lsls	r3, r3, #1
 800f44a:	189b      	adds	r3, r3, r2
 800f44c:	19db      	adds	r3, r3, r7
 800f44e:	429d      	cmp	r5, r3
 800f450:	d801      	bhi.n	800f456 <__ssvfscanf_r+0x12ae>
 800f452:	f7fe ffa6 	bl	800e3a2 <__ssvfscanf_r+0x1fa>
 800f456:	3d01      	subs	r5, #1
 800f458:	7829      	ldrb	r1, [r5, #0]
 800f45a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f45c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f45e:	f001 fdfb 	bl	8011058 <_sungetc_r>
 800f462:	e7ef      	b.n	800f444 <__ssvfscanf_r+0x129c>
 800f464:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f466:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f468:	3b01      	subs	r3, #1
 800f46a:	7819      	ldrb	r1, [r3, #0]
 800f46c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f46e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f470:	f001 fdf2 	bl	8011058 <_sungetc_r>
 800f474:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f476:	6a3a      	ldr	r2, [r7, #32]
 800f478:	189b      	adds	r3, r3, r2
 800f47a:	b2db      	uxtb	r3, r3
 800f47c:	2b03      	cmp	r3, #3
 800f47e:	d8f1      	bhi.n	800f464 <__ssvfscanf_r+0x12bc>
 800f480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f482:	3c03      	subs	r4, #3
 800f484:	b2e4      	uxtb	r4, r4
 800f486:	1b1b      	subs	r3, r3, r4
 800f488:	1b2d      	subs	r5, r5, r4
 800f48a:	63bb      	str	r3, [r7, #56]	; 0x38
 800f48c:	05f3      	lsls	r3, r6, #23
 800f48e:	d52f      	bpl.n	800f4f0 <__ssvfscanf_r+0x1348>
 800f490:	0573      	lsls	r3, r6, #21
 800f492:	d514      	bpl.n	800f4be <__ssvfscanf_r+0x1316>
 800f494:	238c      	movs	r3, #140	; 0x8c
 800f496:	2248      	movs	r2, #72	; 0x48
 800f498:	005b      	lsls	r3, r3, #1
 800f49a:	189b      	adds	r3, r3, r2
 800f49c:	19db      	adds	r3, r3, r7
 800f49e:	429d      	cmp	r5, r3
 800f4a0:	d801      	bhi.n	800f4a6 <__ssvfscanf_r+0x12fe>
 800f4a2:	f7fe ff7e 	bl	800e3a2 <__ssvfscanf_r+0x1fa>
 800f4a6:	3d01      	subs	r5, #1
 800f4a8:	7829      	ldrb	r1, [r5, #0]
 800f4aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f4ac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f4ae:	f001 fdd3 	bl	8011058 <_sungetc_r>
 800f4b2:	e7ef      	b.n	800f494 <__ssvfscanf_r+0x12ec>
 800f4b4:	1b63      	subs	r3, r4, r5
 800f4b6:	b2db      	uxtb	r3, r3
 800f4b8:	63fd      	str	r5, [r7, #60]	; 0x3c
 800f4ba:	623b      	str	r3, [r7, #32]
 800f4bc:	e7da      	b.n	800f474 <__ssvfscanf_r+0x12cc>
 800f4be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4c0:	1e6c      	subs	r4, r5, #1
 800f4c2:	7821      	ldrb	r1, [r4, #0]
 800f4c4:	3b01      	subs	r3, #1
 800f4c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f4c8:	2965      	cmp	r1, #101	; 0x65
 800f4ca:	d00a      	beq.n	800f4e2 <__ssvfscanf_r+0x133a>
 800f4cc:	2945      	cmp	r1, #69	; 0x45
 800f4ce:	d008      	beq.n	800f4e2 <__ssvfscanf_r+0x133a>
 800f4d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f4d2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f4d4:	f001 fdc0 	bl	8011058 <_sungetc_r>
 800f4d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4da:	1eac      	subs	r4, r5, #2
 800f4dc:	3b02      	subs	r3, #2
 800f4de:	7821      	ldrb	r1, [r4, #0]
 800f4e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f4e2:	0025      	movs	r5, r4
 800f4e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f4e6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f4e8:	f001 fdb6 	bl	8011058 <_sungetc_r>
 800f4ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f4ee:	63bb      	str	r3, [r7, #56]	; 0x38
 800f4f0:	2310      	movs	r3, #16
 800f4f2:	0032      	movs	r2, r6
 800f4f4:	401a      	ands	r2, r3
 800f4f6:	421e      	tst	r6, r3
 800f4f8:	d001      	beq.n	800f4fe <__ssvfscanf_r+0x1356>
 800f4fa:	f7fe fe71 	bl	800e1e0 <__ssvfscanf_r+0x38>
 800f4fe:	23c0      	movs	r3, #192	; 0xc0
 800f500:	2180      	movs	r1, #128	; 0x80
 800f502:	00db      	lsls	r3, r3, #3
 800f504:	702a      	strb	r2, [r5, #0]
 800f506:	4033      	ands	r3, r6
 800f508:	00c9      	lsls	r1, r1, #3
 800f50a:	428b      	cmp	r3, r1
 800f50c:	d11f      	bne.n	800f54e <__ssvfscanf_r+0x13a6>
 800f50e:	693b      	ldr	r3, [r7, #16]
 800f510:	69fa      	ldr	r2, [r7, #28]
 800f512:	69f9      	ldr	r1, [r7, #28]
 800f514:	1a9a      	subs	r2, r3, r2
 800f516:	428b      	cmp	r3, r1
 800f518:	d125      	bne.n	800f566 <__ssvfscanf_r+0x13be>
 800f51a:	238c      	movs	r3, #140	; 0x8c
 800f51c:	2148      	movs	r1, #72	; 0x48
 800f51e:	005b      	lsls	r3, r3, #1
 800f520:	185b      	adds	r3, r3, r1
 800f522:	19d9      	adds	r1, r3, r7
 800f524:	2200      	movs	r2, #0
 800f526:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f528:	f7fb ffca 	bl	800b4c0 <_strtod_r>
 800f52c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f52e:	0004      	movs	r4, r0
 800f530:	3304      	adds	r3, #4
 800f532:	000d      	movs	r5, r1
 800f534:	623b      	str	r3, [r7, #32]
 800f536:	07f3      	lsls	r3, r6, #31
 800f538:	d523      	bpl.n	800f582 <__ssvfscanf_r+0x13da>
 800f53a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	601c      	str	r4, [r3, #0]
 800f540:	605d      	str	r5, [r3, #4]
 800f542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f544:	3301      	adds	r3, #1
 800f546:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f548:	6a3b      	ldr	r3, [r7, #32]
 800f54a:	f7fe ffa5 	bl	800e498 <__ssvfscanf_r+0x2f0>
 800f54e:	68bb      	ldr	r3, [r7, #8]
 800f550:	2b00      	cmp	r3, #0
 800f552:	d0e2      	beq.n	800f51a <__ssvfscanf_r+0x1372>
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f558:	1c59      	adds	r1, r3, #1
 800f55a:	230a      	movs	r3, #10
 800f55c:	f7fc f84c 	bl	800b5f8 <_strtol_r>
 800f560:	68bb      	ldr	r3, [r7, #8]
 800f562:	687d      	ldr	r5, [r7, #4]
 800f564:	1ac2      	subs	r2, r0, r3
 800f566:	2148      	movs	r1, #72	; 0x48
 800f568:	4b19      	ldr	r3, [pc, #100]	; (800f5d0 <__ssvfscanf_r+0x1428>)
 800f56a:	185b      	adds	r3, r3, r1
 800f56c:	19db      	adds	r3, r3, r7
 800f56e:	429d      	cmp	r5, r3
 800f570:	d302      	bcc.n	800f578 <__ssvfscanf_r+0x13d0>
 800f572:	4b18      	ldr	r3, [pc, #96]	; (800f5d4 <__ssvfscanf_r+0x142c>)
 800f574:	185b      	adds	r3, r3, r1
 800f576:	19dd      	adds	r5, r3, r7
 800f578:	0028      	movs	r0, r5
 800f57a:	4917      	ldr	r1, [pc, #92]	; (800f5d8 <__ssvfscanf_r+0x1430>)
 800f57c:	f7fc f944 	bl	800b808 <sprintf>
 800f580:	e7cb      	b.n	800f51a <__ssvfscanf_r+0x1372>
 800f582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f588:	07b6      	lsls	r6, r6, #30
 800f58a:	d4d8      	bmi.n	800f53e <__ssvfscanf_r+0x1396>
 800f58c:	0002      	movs	r2, r0
 800f58e:	000b      	movs	r3, r1
 800f590:	f7f2 feb0 	bl	80022f4 <__aeabi_dcmpun>
 800f594:	2800      	cmp	r0, #0
 800f596:	d005      	beq.n	800f5a4 <__ssvfscanf_r+0x13fc>
 800f598:	4810      	ldr	r0, [pc, #64]	; (800f5dc <__ssvfscanf_r+0x1434>)
 800f59a:	f7fc fabf 	bl	800bb1c <nanf>
 800f59e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f5a0:	6018      	str	r0, [r3, #0]
 800f5a2:	e7ce      	b.n	800f542 <__ssvfscanf_r+0x139a>
 800f5a4:	0020      	movs	r0, r4
 800f5a6:	0029      	movs	r1, r5
 800f5a8:	f7f2 ff4e 	bl	8002448 <__aeabi_d2f>
 800f5ac:	e7f7      	b.n	800f59e <__ssvfscanf_r+0x13f6>
 800f5ae:	00a3      	lsls	r3, r4, #2
 800f5b0:	18ed      	adds	r5, r5, r3
 800f5b2:	682b      	ldr	r3, [r5, #0]
 800f5b4:	3401      	adds	r4, #1
 800f5b6:	6818      	ldr	r0, [r3, #0]
 800f5b8:	f7fa ff32 	bl	800a420 <free>
 800f5bc:	2200      	movs	r2, #0
 800f5be:	682b      	ldr	r3, [r5, #0]
 800f5c0:	601a      	str	r2, [r3, #0]
 800f5c2:	f7fe ffc3 	bl	800e54c <__ssvfscanf_r+0x3a4>
 800f5c6:	46c0      	nop			; (mov r8, r8)
 800f5c8:	fffff07f 	.word	0xfffff07f
 800f5cc:	fffffd7f 	.word	0xfffffd7f
 800f5d0:	0000026b 	.word	0x0000026b
 800f5d4:	0000026a 	.word	0x0000026a
 800f5d8:	08014360 	.word	0x08014360
 800f5dc:	080143c3 	.word	0x080143c3

0800f5e0 <_fclose_r>:
 800f5e0:	b570      	push	{r4, r5, r6, lr}
 800f5e2:	0005      	movs	r5, r0
 800f5e4:	1e0c      	subs	r4, r1, #0
 800f5e6:	d102      	bne.n	800f5ee <_fclose_r+0xe>
 800f5e8:	2600      	movs	r6, #0
 800f5ea:	0030      	movs	r0, r6
 800f5ec:	bd70      	pop	{r4, r5, r6, pc}
 800f5ee:	2800      	cmp	r0, #0
 800f5f0:	d004      	beq.n	800f5fc <_fclose_r+0x1c>
 800f5f2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d101      	bne.n	800f5fc <_fclose_r+0x1c>
 800f5f8:	f7fc f89e 	bl	800b738 <__sinit>
 800f5fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f5fe:	07db      	lsls	r3, r3, #31
 800f600:	d405      	bmi.n	800f60e <_fclose_r+0x2e>
 800f602:	89a3      	ldrh	r3, [r4, #12]
 800f604:	059b      	lsls	r3, r3, #22
 800f606:	d402      	bmi.n	800f60e <_fclose_r+0x2e>
 800f608:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f60a:	f7fc fa6b 	bl	800bae4 <__retarget_lock_acquire_recursive>
 800f60e:	220c      	movs	r2, #12
 800f610:	5ea3      	ldrsh	r3, [r4, r2]
 800f612:	2b00      	cmp	r3, #0
 800f614:	d109      	bne.n	800f62a <_fclose_r+0x4a>
 800f616:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f618:	3301      	adds	r3, #1
 800f61a:	0016      	movs	r6, r2
 800f61c:	401e      	ands	r6, r3
 800f61e:	421a      	tst	r2, r3
 800f620:	d1e2      	bne.n	800f5e8 <_fclose_r+0x8>
 800f622:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f624:	f7fc fa5f 	bl	800bae6 <__retarget_lock_release_recursive>
 800f628:	e7df      	b.n	800f5ea <_fclose_r+0xa>
 800f62a:	0021      	movs	r1, r4
 800f62c:	0028      	movs	r0, r5
 800f62e:	f000 f837 	bl	800f6a0 <__sflush_r>
 800f632:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800f634:	0006      	movs	r6, r0
 800f636:	2b00      	cmp	r3, #0
 800f638:	d006      	beq.n	800f648 <_fclose_r+0x68>
 800f63a:	0028      	movs	r0, r5
 800f63c:	69e1      	ldr	r1, [r4, #28]
 800f63e:	4798      	blx	r3
 800f640:	2800      	cmp	r0, #0
 800f642:	da01      	bge.n	800f648 <_fclose_r+0x68>
 800f644:	2601      	movs	r6, #1
 800f646:	4276      	negs	r6, r6
 800f648:	89a3      	ldrh	r3, [r4, #12]
 800f64a:	061b      	lsls	r3, r3, #24
 800f64c:	d503      	bpl.n	800f656 <_fclose_r+0x76>
 800f64e:	0028      	movs	r0, r5
 800f650:	6921      	ldr	r1, [r4, #16]
 800f652:	f7fc facf 	bl	800bbf4 <_free_r>
 800f656:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f658:	2900      	cmp	r1, #0
 800f65a:	d008      	beq.n	800f66e <_fclose_r+0x8e>
 800f65c:	0023      	movs	r3, r4
 800f65e:	3340      	adds	r3, #64	; 0x40
 800f660:	4299      	cmp	r1, r3
 800f662:	d002      	beq.n	800f66a <_fclose_r+0x8a>
 800f664:	0028      	movs	r0, r5
 800f666:	f7fc fac5 	bl	800bbf4 <_free_r>
 800f66a:	2300      	movs	r3, #0
 800f66c:	6323      	str	r3, [r4, #48]	; 0x30
 800f66e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800f670:	2900      	cmp	r1, #0
 800f672:	d004      	beq.n	800f67e <_fclose_r+0x9e>
 800f674:	0028      	movs	r0, r5
 800f676:	f7fc fabd 	bl	800bbf4 <_free_r>
 800f67a:	2300      	movs	r3, #0
 800f67c:	6463      	str	r3, [r4, #68]	; 0x44
 800f67e:	f7fc f84b 	bl	800b718 <__sfp_lock_acquire>
 800f682:	2300      	movs	r3, #0
 800f684:	81a3      	strh	r3, [r4, #12]
 800f686:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f688:	07db      	lsls	r3, r3, #31
 800f68a:	d402      	bmi.n	800f692 <_fclose_r+0xb2>
 800f68c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f68e:	f7fc fa2a 	bl	800bae6 <__retarget_lock_release_recursive>
 800f692:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f694:	f7fc fa25 	bl	800bae2 <__retarget_lock_close_recursive>
 800f698:	f7fc f846 	bl	800b728 <__sfp_lock_release>
 800f69c:	e7a5      	b.n	800f5ea <_fclose_r+0xa>
	...

0800f6a0 <__sflush_r>:
 800f6a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f6a2:	230c      	movs	r3, #12
 800f6a4:	5eca      	ldrsh	r2, [r1, r3]
 800f6a6:	000c      	movs	r4, r1
 800f6a8:	0005      	movs	r5, r0
 800f6aa:	b291      	uxth	r1, r2
 800f6ac:	0713      	lsls	r3, r2, #28
 800f6ae:	d464      	bmi.n	800f77a <__sflush_r+0xda>
 800f6b0:	2380      	movs	r3, #128	; 0x80
 800f6b2:	011b      	lsls	r3, r3, #4
 800f6b4:	4313      	orrs	r3, r2
 800f6b6:	6862      	ldr	r2, [r4, #4]
 800f6b8:	81a3      	strh	r3, [r4, #12]
 800f6ba:	2a00      	cmp	r2, #0
 800f6bc:	dc04      	bgt.n	800f6c8 <__sflush_r+0x28>
 800f6be:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800f6c0:	2a00      	cmp	r2, #0
 800f6c2:	dc01      	bgt.n	800f6c8 <__sflush_r+0x28>
 800f6c4:	2000      	movs	r0, #0
 800f6c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f6c8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800f6ca:	2f00      	cmp	r7, #0
 800f6cc:	d0fa      	beq.n	800f6c4 <__sflush_r+0x24>
 800f6ce:	2200      	movs	r2, #0
 800f6d0:	2080      	movs	r0, #128	; 0x80
 800f6d2:	682e      	ldr	r6, [r5, #0]
 800f6d4:	602a      	str	r2, [r5, #0]
 800f6d6:	001a      	movs	r2, r3
 800f6d8:	0140      	lsls	r0, r0, #5
 800f6da:	69e1      	ldr	r1, [r4, #28]
 800f6dc:	4002      	ands	r2, r0
 800f6de:	4203      	tst	r3, r0
 800f6e0:	d038      	beq.n	800f754 <__sflush_r+0xb4>
 800f6e2:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f6e4:	89a3      	ldrh	r3, [r4, #12]
 800f6e6:	075b      	lsls	r3, r3, #29
 800f6e8:	d506      	bpl.n	800f6f8 <__sflush_r+0x58>
 800f6ea:	6863      	ldr	r3, [r4, #4]
 800f6ec:	1ac0      	subs	r0, r0, r3
 800f6ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d001      	beq.n	800f6f8 <__sflush_r+0x58>
 800f6f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800f6f6:	1ac0      	subs	r0, r0, r3
 800f6f8:	0002      	movs	r2, r0
 800f6fa:	2300      	movs	r3, #0
 800f6fc:	0028      	movs	r0, r5
 800f6fe:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800f700:	69e1      	ldr	r1, [r4, #28]
 800f702:	47b8      	blx	r7
 800f704:	89a2      	ldrh	r2, [r4, #12]
 800f706:	1c43      	adds	r3, r0, #1
 800f708:	d106      	bne.n	800f718 <__sflush_r+0x78>
 800f70a:	6829      	ldr	r1, [r5, #0]
 800f70c:	291d      	cmp	r1, #29
 800f70e:	d830      	bhi.n	800f772 <__sflush_r+0xd2>
 800f710:	4b2c      	ldr	r3, [pc, #176]	; (800f7c4 <__sflush_r+0x124>)
 800f712:	410b      	asrs	r3, r1
 800f714:	07db      	lsls	r3, r3, #31
 800f716:	d42c      	bmi.n	800f772 <__sflush_r+0xd2>
 800f718:	4b2b      	ldr	r3, [pc, #172]	; (800f7c8 <__sflush_r+0x128>)
 800f71a:	4013      	ands	r3, r2
 800f71c:	2200      	movs	r2, #0
 800f71e:	6062      	str	r2, [r4, #4]
 800f720:	6922      	ldr	r2, [r4, #16]
 800f722:	b21b      	sxth	r3, r3
 800f724:	81a3      	strh	r3, [r4, #12]
 800f726:	6022      	str	r2, [r4, #0]
 800f728:	04db      	lsls	r3, r3, #19
 800f72a:	d505      	bpl.n	800f738 <__sflush_r+0x98>
 800f72c:	1c43      	adds	r3, r0, #1
 800f72e:	d102      	bne.n	800f736 <__sflush_r+0x96>
 800f730:	682b      	ldr	r3, [r5, #0]
 800f732:	2b00      	cmp	r3, #0
 800f734:	d100      	bne.n	800f738 <__sflush_r+0x98>
 800f736:	6520      	str	r0, [r4, #80]	; 0x50
 800f738:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f73a:	602e      	str	r6, [r5, #0]
 800f73c:	2900      	cmp	r1, #0
 800f73e:	d0c1      	beq.n	800f6c4 <__sflush_r+0x24>
 800f740:	0023      	movs	r3, r4
 800f742:	3340      	adds	r3, #64	; 0x40
 800f744:	4299      	cmp	r1, r3
 800f746:	d002      	beq.n	800f74e <__sflush_r+0xae>
 800f748:	0028      	movs	r0, r5
 800f74a:	f7fc fa53 	bl	800bbf4 <_free_r>
 800f74e:	2000      	movs	r0, #0
 800f750:	6320      	str	r0, [r4, #48]	; 0x30
 800f752:	e7b8      	b.n	800f6c6 <__sflush_r+0x26>
 800f754:	2301      	movs	r3, #1
 800f756:	0028      	movs	r0, r5
 800f758:	47b8      	blx	r7
 800f75a:	1c43      	adds	r3, r0, #1
 800f75c:	d1c2      	bne.n	800f6e4 <__sflush_r+0x44>
 800f75e:	682b      	ldr	r3, [r5, #0]
 800f760:	2b00      	cmp	r3, #0
 800f762:	d0bf      	beq.n	800f6e4 <__sflush_r+0x44>
 800f764:	2b1d      	cmp	r3, #29
 800f766:	d001      	beq.n	800f76c <__sflush_r+0xcc>
 800f768:	2b16      	cmp	r3, #22
 800f76a:	d101      	bne.n	800f770 <__sflush_r+0xd0>
 800f76c:	602e      	str	r6, [r5, #0]
 800f76e:	e7a9      	b.n	800f6c4 <__sflush_r+0x24>
 800f770:	89a2      	ldrh	r2, [r4, #12]
 800f772:	2340      	movs	r3, #64	; 0x40
 800f774:	4313      	orrs	r3, r2
 800f776:	81a3      	strh	r3, [r4, #12]
 800f778:	e7a5      	b.n	800f6c6 <__sflush_r+0x26>
 800f77a:	6926      	ldr	r6, [r4, #16]
 800f77c:	2e00      	cmp	r6, #0
 800f77e:	d0a1      	beq.n	800f6c4 <__sflush_r+0x24>
 800f780:	6827      	ldr	r7, [r4, #0]
 800f782:	6026      	str	r6, [r4, #0]
 800f784:	1bbb      	subs	r3, r7, r6
 800f786:	9301      	str	r3, [sp, #4]
 800f788:	2300      	movs	r3, #0
 800f78a:	0789      	lsls	r1, r1, #30
 800f78c:	d100      	bne.n	800f790 <__sflush_r+0xf0>
 800f78e:	6963      	ldr	r3, [r4, #20]
 800f790:	60a3      	str	r3, [r4, #8]
 800f792:	9b01      	ldr	r3, [sp, #4]
 800f794:	2b00      	cmp	r3, #0
 800f796:	dc00      	bgt.n	800f79a <__sflush_r+0xfa>
 800f798:	e794      	b.n	800f6c4 <__sflush_r+0x24>
 800f79a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f79c:	0032      	movs	r2, r6
 800f79e:	001f      	movs	r7, r3
 800f7a0:	0028      	movs	r0, r5
 800f7a2:	9b01      	ldr	r3, [sp, #4]
 800f7a4:	69e1      	ldr	r1, [r4, #28]
 800f7a6:	47b8      	blx	r7
 800f7a8:	2800      	cmp	r0, #0
 800f7aa:	dc06      	bgt.n	800f7ba <__sflush_r+0x11a>
 800f7ac:	2340      	movs	r3, #64	; 0x40
 800f7ae:	2001      	movs	r0, #1
 800f7b0:	89a2      	ldrh	r2, [r4, #12]
 800f7b2:	4240      	negs	r0, r0
 800f7b4:	4313      	orrs	r3, r2
 800f7b6:	81a3      	strh	r3, [r4, #12]
 800f7b8:	e785      	b.n	800f6c6 <__sflush_r+0x26>
 800f7ba:	9b01      	ldr	r3, [sp, #4]
 800f7bc:	1836      	adds	r6, r6, r0
 800f7be:	1a1b      	subs	r3, r3, r0
 800f7c0:	9301      	str	r3, [sp, #4]
 800f7c2:	e7e6      	b.n	800f792 <__sflush_r+0xf2>
 800f7c4:	dfbffffe 	.word	0xdfbffffe
 800f7c8:	fffff7ff 	.word	0xfffff7ff

0800f7cc <_fflush_r>:
 800f7cc:	b570      	push	{r4, r5, r6, lr}
 800f7ce:	0005      	movs	r5, r0
 800f7d0:	000c      	movs	r4, r1
 800f7d2:	2800      	cmp	r0, #0
 800f7d4:	d004      	beq.n	800f7e0 <_fflush_r+0x14>
 800f7d6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d101      	bne.n	800f7e0 <_fflush_r+0x14>
 800f7dc:	f7fb ffac 	bl	800b738 <__sinit>
 800f7e0:	220c      	movs	r2, #12
 800f7e2:	5ea3      	ldrsh	r3, [r4, r2]
 800f7e4:	1e1e      	subs	r6, r3, #0
 800f7e6:	d015      	beq.n	800f814 <_fflush_r+0x48>
 800f7e8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f7ea:	07d2      	lsls	r2, r2, #31
 800f7ec:	d404      	bmi.n	800f7f8 <_fflush_r+0x2c>
 800f7ee:	059b      	lsls	r3, r3, #22
 800f7f0:	d402      	bmi.n	800f7f8 <_fflush_r+0x2c>
 800f7f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f7f4:	f7fc f976 	bl	800bae4 <__retarget_lock_acquire_recursive>
 800f7f8:	0021      	movs	r1, r4
 800f7fa:	0028      	movs	r0, r5
 800f7fc:	f7ff ff50 	bl	800f6a0 <__sflush_r>
 800f800:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f802:	0006      	movs	r6, r0
 800f804:	07db      	lsls	r3, r3, #31
 800f806:	d405      	bmi.n	800f814 <_fflush_r+0x48>
 800f808:	89a3      	ldrh	r3, [r4, #12]
 800f80a:	059b      	lsls	r3, r3, #22
 800f80c:	d402      	bmi.n	800f814 <_fflush_r+0x48>
 800f80e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f810:	f7fc f969 	bl	800bae6 <__retarget_lock_release_recursive>
 800f814:	0030      	movs	r0, r6
 800f816:	bd70      	pop	{r4, r5, r6, pc}

0800f818 <__sccl>:
 800f818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f81a:	780b      	ldrb	r3, [r1, #0]
 800f81c:	0004      	movs	r4, r0
 800f81e:	2b5e      	cmp	r3, #94	; 0x5e
 800f820:	d019      	beq.n	800f856 <__sccl+0x3e>
 800f822:	2200      	movs	r2, #0
 800f824:	1c4d      	adds	r5, r1, #1
 800f826:	0021      	movs	r1, r4
 800f828:	1c60      	adds	r0, r4, #1
 800f82a:	30ff      	adds	r0, #255	; 0xff
 800f82c:	700a      	strb	r2, [r1, #0]
 800f82e:	3101      	adds	r1, #1
 800f830:	4281      	cmp	r1, r0
 800f832:	d1fb      	bne.n	800f82c <__sccl+0x14>
 800f834:	1e68      	subs	r0, r5, #1
 800f836:	2b00      	cmp	r3, #0
 800f838:	d00c      	beq.n	800f854 <__sccl+0x3c>
 800f83a:	2101      	movs	r1, #1
 800f83c:	262d      	movs	r6, #45	; 0x2d
 800f83e:	404a      	eors	r2, r1
 800f840:	0028      	movs	r0, r5
 800f842:	54e2      	strb	r2, [r4, r3]
 800f844:	7801      	ldrb	r1, [r0, #0]
 800f846:	1c45      	adds	r5, r0, #1
 800f848:	292d      	cmp	r1, #45	; 0x2d
 800f84a:	d00c      	beq.n	800f866 <__sccl+0x4e>
 800f84c:	295d      	cmp	r1, #93	; 0x5d
 800f84e:	d01d      	beq.n	800f88c <__sccl+0x74>
 800f850:	2900      	cmp	r1, #0
 800f852:	d104      	bne.n	800f85e <__sccl+0x46>
 800f854:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f856:	2201      	movs	r2, #1
 800f858:	784b      	ldrb	r3, [r1, #1]
 800f85a:	1c8d      	adds	r5, r1, #2
 800f85c:	e7e3      	b.n	800f826 <__sccl+0xe>
 800f85e:	000b      	movs	r3, r1
 800f860:	e7ee      	b.n	800f840 <__sccl+0x28>
 800f862:	0033      	movs	r3, r6
 800f864:	e7ec      	b.n	800f840 <__sccl+0x28>
 800f866:	7841      	ldrb	r1, [r0, #1]
 800f868:	295d      	cmp	r1, #93	; 0x5d
 800f86a:	d0fa      	beq.n	800f862 <__sccl+0x4a>
 800f86c:	428b      	cmp	r3, r1
 800f86e:	dcf8      	bgt.n	800f862 <__sccl+0x4a>
 800f870:	001d      	movs	r5, r3
 800f872:	3002      	adds	r0, #2
 800f874:	3501      	adds	r5, #1
 800f876:	5562      	strb	r2, [r4, r5]
 800f878:	42a9      	cmp	r1, r5
 800f87a:	dcfb      	bgt.n	800f874 <__sccl+0x5c>
 800f87c:	2500      	movs	r5, #0
 800f87e:	1c5f      	adds	r7, r3, #1
 800f880:	428b      	cmp	r3, r1
 800f882:	da01      	bge.n	800f888 <__sccl+0x70>
 800f884:	1acd      	subs	r5, r1, r3
 800f886:	3d01      	subs	r5, #1
 800f888:	197b      	adds	r3, r7, r5
 800f88a:	e7db      	b.n	800f844 <__sccl+0x2c>
 800f88c:	0028      	movs	r0, r5
 800f88e:	e7e1      	b.n	800f854 <__sccl+0x3c>

0800f890 <_localeconv_r>:
 800f890:	4800      	ldr	r0, [pc, #0]	; (800f894 <_localeconv_r+0x4>)
 800f892:	4770      	bx	lr
 800f894:	20000534 	.word	0x20000534

0800f898 <__libc_fini_array>:
 800f898:	b570      	push	{r4, r5, r6, lr}
 800f89a:	4c07      	ldr	r4, [pc, #28]	; (800f8b8 <__libc_fini_array+0x20>)
 800f89c:	4d07      	ldr	r5, [pc, #28]	; (800f8bc <__libc_fini_array+0x24>)
 800f89e:	1b64      	subs	r4, r4, r5
 800f8a0:	10a4      	asrs	r4, r4, #2
 800f8a2:	2c00      	cmp	r4, #0
 800f8a4:	d102      	bne.n	800f8ac <__libc_fini_array+0x14>
 800f8a6:	f002 fdcd 	bl	8012444 <_fini>
 800f8aa:	bd70      	pop	{r4, r5, r6, pc}
 800f8ac:	3c01      	subs	r4, #1
 800f8ae:	00a3      	lsls	r3, r4, #2
 800f8b0:	58eb      	ldr	r3, [r5, r3]
 800f8b2:	4798      	blx	r3
 800f8b4:	e7f5      	b.n	800f8a2 <__libc_fini_array+0xa>
 800f8b6:	46c0      	nop			; (mov r8, r8)
 800f8b8:	08014460 	.word	0x08014460
 800f8bc:	0801445c 	.word	0x0801445c

0800f8c0 <memchr>:
 800f8c0:	b2c9      	uxtb	r1, r1
 800f8c2:	1882      	adds	r2, r0, r2
 800f8c4:	4290      	cmp	r0, r2
 800f8c6:	d101      	bne.n	800f8cc <memchr+0xc>
 800f8c8:	2000      	movs	r0, #0
 800f8ca:	4770      	bx	lr
 800f8cc:	7803      	ldrb	r3, [r0, #0]
 800f8ce:	428b      	cmp	r3, r1
 800f8d0:	d0fb      	beq.n	800f8ca <memchr+0xa>
 800f8d2:	3001      	adds	r0, #1
 800f8d4:	e7f6      	b.n	800f8c4 <memchr+0x4>
	...

0800f8d8 <frexp>:
 800f8d8:	b570      	push	{r4, r5, r6, lr}
 800f8da:	0014      	movs	r4, r2
 800f8dc:	2500      	movs	r5, #0
 800f8de:	6025      	str	r5, [r4, #0]
 800f8e0:	4d10      	ldr	r5, [pc, #64]	; (800f924 <frexp+0x4c>)
 800f8e2:	004b      	lsls	r3, r1, #1
 800f8e4:	000a      	movs	r2, r1
 800f8e6:	085b      	lsrs	r3, r3, #1
 800f8e8:	42ab      	cmp	r3, r5
 800f8ea:	dc1a      	bgt.n	800f922 <frexp+0x4a>
 800f8ec:	001d      	movs	r5, r3
 800f8ee:	4305      	orrs	r5, r0
 800f8f0:	d017      	beq.n	800f922 <frexp+0x4a>
 800f8f2:	4d0d      	ldr	r5, [pc, #52]	; (800f928 <frexp+0x50>)
 800f8f4:	4229      	tst	r1, r5
 800f8f6:	d109      	bne.n	800f90c <frexp+0x34>
 800f8f8:	2200      	movs	r2, #0
 800f8fa:	4b0c      	ldr	r3, [pc, #48]	; (800f92c <frexp+0x54>)
 800f8fc:	f7f1 feb6 	bl	800166c <__aeabi_dmul>
 800f900:	2536      	movs	r5, #54	; 0x36
 800f902:	000a      	movs	r2, r1
 800f904:	004b      	lsls	r3, r1, #1
 800f906:	426d      	negs	r5, r5
 800f908:	085b      	lsrs	r3, r3, #1
 800f90a:	6025      	str	r5, [r4, #0]
 800f90c:	4d08      	ldr	r5, [pc, #32]	; (800f930 <frexp+0x58>)
 800f90e:	151b      	asrs	r3, r3, #20
 800f910:	195b      	adds	r3, r3, r5
 800f912:	6825      	ldr	r5, [r4, #0]
 800f914:	18eb      	adds	r3, r5, r3
 800f916:	6023      	str	r3, [r4, #0]
 800f918:	4b06      	ldr	r3, [pc, #24]	; (800f934 <frexp+0x5c>)
 800f91a:	401a      	ands	r2, r3
 800f91c:	4b06      	ldr	r3, [pc, #24]	; (800f938 <frexp+0x60>)
 800f91e:	4313      	orrs	r3, r2
 800f920:	0019      	movs	r1, r3
 800f922:	bd70      	pop	{r4, r5, r6, pc}
 800f924:	7fefffff 	.word	0x7fefffff
 800f928:	7ff00000 	.word	0x7ff00000
 800f92c:	43500000 	.word	0x43500000
 800f930:	fffffc02 	.word	0xfffffc02
 800f934:	800fffff 	.word	0x800fffff
 800f938:	3fe00000 	.word	0x3fe00000

0800f93c <__register_exitproc>:
 800f93c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f93e:	4f1c      	ldr	r7, [pc, #112]	; (800f9b0 <__register_exitproc+0x74>)
 800f940:	0004      	movs	r4, r0
 800f942:	6838      	ldr	r0, [r7, #0]
 800f944:	0016      	movs	r6, r2
 800f946:	9301      	str	r3, [sp, #4]
 800f948:	9100      	str	r1, [sp, #0]
 800f94a:	f7fc f8cb 	bl	800bae4 <__retarget_lock_acquire_recursive>
 800f94e:	4a19      	ldr	r2, [pc, #100]	; (800f9b4 <__register_exitproc+0x78>)
 800f950:	6813      	ldr	r3, [r2, #0]
 800f952:	2b00      	cmp	r3, #0
 800f954:	d101      	bne.n	800f95a <__register_exitproc+0x1e>
 800f956:	4b18      	ldr	r3, [pc, #96]	; (800f9b8 <__register_exitproc+0x7c>)
 800f958:	6013      	str	r3, [r2, #0]
 800f95a:	685a      	ldr	r2, [r3, #4]
 800f95c:	6838      	ldr	r0, [r7, #0]
 800f95e:	2a1f      	cmp	r2, #31
 800f960:	dd04      	ble.n	800f96c <__register_exitproc+0x30>
 800f962:	f7fc f8c0 	bl	800bae6 <__retarget_lock_release_recursive>
 800f966:	2001      	movs	r0, #1
 800f968:	4240      	negs	r0, r0
 800f96a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f96c:	2c00      	cmp	r4, #0
 800f96e:	d014      	beq.n	800f99a <__register_exitproc+0x5e>
 800f970:	0091      	lsls	r1, r2, #2
 800f972:	1859      	adds	r1, r3, r1
 800f974:	000f      	movs	r7, r1
 800f976:	3788      	adds	r7, #136	; 0x88
 800f978:	603e      	str	r6, [r7, #0]
 800f97a:	2701      	movs	r7, #1
 800f97c:	001e      	movs	r6, r3
 800f97e:	4097      	lsls	r7, r2
 800f980:	3685      	adds	r6, #133	; 0x85
 800f982:	36ff      	adds	r6, #255	; 0xff
 800f984:	6875      	ldr	r5, [r6, #4]
 800f986:	31fc      	adds	r1, #252	; 0xfc
 800f988:	433d      	orrs	r5, r7
 800f98a:	6075      	str	r5, [r6, #4]
 800f98c:	9d01      	ldr	r5, [sp, #4]
 800f98e:	60cd      	str	r5, [r1, #12]
 800f990:	2c02      	cmp	r4, #2
 800f992:	d102      	bne.n	800f99a <__register_exitproc+0x5e>
 800f994:	68b1      	ldr	r1, [r6, #8]
 800f996:	4339      	orrs	r1, r7
 800f998:	60b1      	str	r1, [r6, #8]
 800f99a:	1c51      	adds	r1, r2, #1
 800f99c:	6059      	str	r1, [r3, #4]
 800f99e:	3202      	adds	r2, #2
 800f9a0:	9900      	ldr	r1, [sp, #0]
 800f9a2:	0092      	lsls	r2, r2, #2
 800f9a4:	50d1      	str	r1, [r2, r3]
 800f9a6:	f7fc f89e 	bl	800bae6 <__retarget_lock_release_recursive>
 800f9aa:	2000      	movs	r0, #0
 800f9ac:	e7dd      	b.n	800f96a <__register_exitproc+0x2e>
 800f9ae:	46c0      	nop			; (mov r8, r8)
 800f9b0:	200006d4 	.word	0x200006d4
 800f9b4:	20000d7c 	.word	0x20000d7c
 800f9b8:	20000d80 	.word	0x20000d80

0800f9bc <__assert_func>:
 800f9bc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800f9be:	0014      	movs	r4, r2
 800f9c0:	001a      	movs	r2, r3
 800f9c2:	4b09      	ldr	r3, [pc, #36]	; (800f9e8 <__assert_func+0x2c>)
 800f9c4:	0005      	movs	r5, r0
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	000e      	movs	r6, r1
 800f9ca:	68d8      	ldr	r0, [r3, #12]
 800f9cc:	4b07      	ldr	r3, [pc, #28]	; (800f9ec <__assert_func+0x30>)
 800f9ce:	2c00      	cmp	r4, #0
 800f9d0:	d101      	bne.n	800f9d6 <__assert_func+0x1a>
 800f9d2:	4b07      	ldr	r3, [pc, #28]	; (800f9f0 <__assert_func+0x34>)
 800f9d4:	001c      	movs	r4, r3
 800f9d6:	4907      	ldr	r1, [pc, #28]	; (800f9f4 <__assert_func+0x38>)
 800f9d8:	9301      	str	r3, [sp, #4]
 800f9da:	9402      	str	r4, [sp, #8]
 800f9dc:	002b      	movs	r3, r5
 800f9de:	9600      	str	r6, [sp, #0]
 800f9e0:	f001 faa6 	bl	8010f30 <fiprintf>
 800f9e4:	f002 fb8e 	bl	8012104 <abort>
 800f9e8:	200006d0 	.word	0x200006d0
 800f9ec:	08014388 	.word	0x08014388
 800f9f0:	080143c3 	.word	0x080143c3
 800f9f4:	08014395 	.word	0x08014395

0800f9f8 <_calloc_r>:
 800f9f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9fa:	2400      	movs	r4, #0
 800f9fc:	0c0b      	lsrs	r3, r1, #16
 800f9fe:	0c16      	lsrs	r6, r2, #16
 800fa00:	42a3      	cmp	r3, r4
 800fa02:	d133      	bne.n	800fa6c <_calloc_r+0x74>
 800fa04:	42a6      	cmp	r6, r4
 800fa06:	d121      	bne.n	800fa4c <_calloc_r+0x54>
 800fa08:	b28b      	uxth	r3, r1
 800fa0a:	b291      	uxth	r1, r2
 800fa0c:	4359      	muls	r1, r3
 800fa0e:	f7fa fd11 	bl	800a434 <_malloc_r>
 800fa12:	1e05      	subs	r5, r0, #0
 800fa14:	d033      	beq.n	800fa7e <_calloc_r+0x86>
 800fa16:	0003      	movs	r3, r0
 800fa18:	3b08      	subs	r3, #8
 800fa1a:	685a      	ldr	r2, [r3, #4]
 800fa1c:	2303      	movs	r3, #3
 800fa1e:	439a      	bics	r2, r3
 800fa20:	3a04      	subs	r2, #4
 800fa22:	2a24      	cmp	r2, #36	; 0x24
 800fa24:	d832      	bhi.n	800fa8c <_calloc_r+0x94>
 800fa26:	0003      	movs	r3, r0
 800fa28:	2a13      	cmp	r2, #19
 800fa2a:	d90a      	bls.n	800fa42 <_calloc_r+0x4a>
 800fa2c:	6004      	str	r4, [r0, #0]
 800fa2e:	6044      	str	r4, [r0, #4]
 800fa30:	3308      	adds	r3, #8
 800fa32:	2a1b      	cmp	r2, #27
 800fa34:	d905      	bls.n	800fa42 <_calloc_r+0x4a>
 800fa36:	6084      	str	r4, [r0, #8]
 800fa38:	60c4      	str	r4, [r0, #12]
 800fa3a:	2a24      	cmp	r2, #36	; 0x24
 800fa3c:	d021      	beq.n	800fa82 <_calloc_r+0x8a>
 800fa3e:	0003      	movs	r3, r0
 800fa40:	3310      	adds	r3, #16
 800fa42:	2200      	movs	r2, #0
 800fa44:	601a      	str	r2, [r3, #0]
 800fa46:	605a      	str	r2, [r3, #4]
 800fa48:	609a      	str	r2, [r3, #8]
 800fa4a:	e018      	b.n	800fa7e <_calloc_r+0x86>
 800fa4c:	1c33      	adds	r3, r6, #0
 800fa4e:	1c0d      	adds	r5, r1, #0
 800fa50:	b289      	uxth	r1, r1
 800fa52:	b292      	uxth	r2, r2
 800fa54:	434a      	muls	r2, r1
 800fa56:	b2ad      	uxth	r5, r5
 800fa58:	b299      	uxth	r1, r3
 800fa5a:	4369      	muls	r1, r5
 800fa5c:	0c13      	lsrs	r3, r2, #16
 800fa5e:	18c9      	adds	r1, r1, r3
 800fa60:	0c0b      	lsrs	r3, r1, #16
 800fa62:	d107      	bne.n	800fa74 <_calloc_r+0x7c>
 800fa64:	0409      	lsls	r1, r1, #16
 800fa66:	b292      	uxth	r2, r2
 800fa68:	4311      	orrs	r1, r2
 800fa6a:	e7d0      	b.n	800fa0e <_calloc_r+0x16>
 800fa6c:	2e00      	cmp	r6, #0
 800fa6e:	d101      	bne.n	800fa74 <_calloc_r+0x7c>
 800fa70:	1c15      	adds	r5, r2, #0
 800fa72:	e7ed      	b.n	800fa50 <_calloc_r+0x58>
 800fa74:	f7fc f80a 	bl	800ba8c <__errno>
 800fa78:	230c      	movs	r3, #12
 800fa7a:	2500      	movs	r5, #0
 800fa7c:	6003      	str	r3, [r0, #0]
 800fa7e:	0028      	movs	r0, r5
 800fa80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa82:	0003      	movs	r3, r0
 800fa84:	6104      	str	r4, [r0, #16]
 800fa86:	3318      	adds	r3, #24
 800fa88:	6144      	str	r4, [r0, #20]
 800fa8a:	e7da      	b.n	800fa42 <_calloc_r+0x4a>
 800fa8c:	2100      	movs	r1, #0
 800fa8e:	f7fb ff51 	bl	800b934 <memset>
 800fa92:	e7f4      	b.n	800fa7e <_calloc_r+0x86>

0800fa94 <quorem>:
 800fa94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa96:	6902      	ldr	r2, [r0, #16]
 800fa98:	690b      	ldr	r3, [r1, #16]
 800fa9a:	b089      	sub	sp, #36	; 0x24
 800fa9c:	0007      	movs	r7, r0
 800fa9e:	9104      	str	r1, [sp, #16]
 800faa0:	2000      	movs	r0, #0
 800faa2:	429a      	cmp	r2, r3
 800faa4:	db69      	blt.n	800fb7a <quorem+0xe6>
 800faa6:	3b01      	subs	r3, #1
 800faa8:	009c      	lsls	r4, r3, #2
 800faaa:	9301      	str	r3, [sp, #4]
 800faac:	000b      	movs	r3, r1
 800faae:	3314      	adds	r3, #20
 800fab0:	9306      	str	r3, [sp, #24]
 800fab2:	191b      	adds	r3, r3, r4
 800fab4:	9305      	str	r3, [sp, #20]
 800fab6:	003b      	movs	r3, r7
 800fab8:	3314      	adds	r3, #20
 800faba:	9303      	str	r3, [sp, #12]
 800fabc:	191c      	adds	r4, r3, r4
 800fabe:	9b05      	ldr	r3, [sp, #20]
 800fac0:	6826      	ldr	r6, [r4, #0]
 800fac2:	681d      	ldr	r5, [r3, #0]
 800fac4:	0030      	movs	r0, r6
 800fac6:	3501      	adds	r5, #1
 800fac8:	0029      	movs	r1, r5
 800faca:	f7f0 fb37 	bl	800013c <__udivsi3>
 800face:	9002      	str	r0, [sp, #8]
 800fad0:	42ae      	cmp	r6, r5
 800fad2:	d329      	bcc.n	800fb28 <quorem+0x94>
 800fad4:	9b06      	ldr	r3, [sp, #24]
 800fad6:	2600      	movs	r6, #0
 800fad8:	469c      	mov	ip, r3
 800fada:	9d03      	ldr	r5, [sp, #12]
 800fadc:	9606      	str	r6, [sp, #24]
 800fade:	4662      	mov	r2, ip
 800fae0:	ca08      	ldmia	r2!, {r3}
 800fae2:	6828      	ldr	r0, [r5, #0]
 800fae4:	4694      	mov	ip, r2
 800fae6:	9a02      	ldr	r2, [sp, #8]
 800fae8:	b299      	uxth	r1, r3
 800faea:	4351      	muls	r1, r2
 800faec:	0c1b      	lsrs	r3, r3, #16
 800faee:	4353      	muls	r3, r2
 800faf0:	1989      	adds	r1, r1, r6
 800faf2:	0c0a      	lsrs	r2, r1, #16
 800faf4:	189b      	adds	r3, r3, r2
 800faf6:	9307      	str	r3, [sp, #28]
 800faf8:	0c1e      	lsrs	r6, r3, #16
 800fafa:	9b06      	ldr	r3, [sp, #24]
 800fafc:	b282      	uxth	r2, r0
 800fafe:	18d2      	adds	r2, r2, r3
 800fb00:	466b      	mov	r3, sp
 800fb02:	b289      	uxth	r1, r1
 800fb04:	8b9b      	ldrh	r3, [r3, #28]
 800fb06:	1a52      	subs	r2, r2, r1
 800fb08:	0c01      	lsrs	r1, r0, #16
 800fb0a:	1ac9      	subs	r1, r1, r3
 800fb0c:	1413      	asrs	r3, r2, #16
 800fb0e:	18cb      	adds	r3, r1, r3
 800fb10:	1419      	asrs	r1, r3, #16
 800fb12:	b292      	uxth	r2, r2
 800fb14:	041b      	lsls	r3, r3, #16
 800fb16:	4313      	orrs	r3, r2
 800fb18:	c508      	stmia	r5!, {r3}
 800fb1a:	9b05      	ldr	r3, [sp, #20]
 800fb1c:	9106      	str	r1, [sp, #24]
 800fb1e:	4563      	cmp	r3, ip
 800fb20:	d2dd      	bcs.n	800fade <quorem+0x4a>
 800fb22:	6823      	ldr	r3, [r4, #0]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d030      	beq.n	800fb8a <quorem+0xf6>
 800fb28:	0038      	movs	r0, r7
 800fb2a:	9904      	ldr	r1, [sp, #16]
 800fb2c:	f7fc ff04 	bl	800c938 <__mcmp>
 800fb30:	2800      	cmp	r0, #0
 800fb32:	db21      	blt.n	800fb78 <quorem+0xe4>
 800fb34:	0038      	movs	r0, r7
 800fb36:	2600      	movs	r6, #0
 800fb38:	9b02      	ldr	r3, [sp, #8]
 800fb3a:	9c04      	ldr	r4, [sp, #16]
 800fb3c:	3301      	adds	r3, #1
 800fb3e:	9302      	str	r3, [sp, #8]
 800fb40:	3014      	adds	r0, #20
 800fb42:	3414      	adds	r4, #20
 800fb44:	6803      	ldr	r3, [r0, #0]
 800fb46:	cc02      	ldmia	r4!, {r1}
 800fb48:	b29d      	uxth	r5, r3
 800fb4a:	19ad      	adds	r5, r5, r6
 800fb4c:	b28a      	uxth	r2, r1
 800fb4e:	1aaa      	subs	r2, r5, r2
 800fb50:	0c09      	lsrs	r1, r1, #16
 800fb52:	0c1b      	lsrs	r3, r3, #16
 800fb54:	1a5b      	subs	r3, r3, r1
 800fb56:	1411      	asrs	r1, r2, #16
 800fb58:	185b      	adds	r3, r3, r1
 800fb5a:	141e      	asrs	r6, r3, #16
 800fb5c:	b292      	uxth	r2, r2
 800fb5e:	041b      	lsls	r3, r3, #16
 800fb60:	4313      	orrs	r3, r2
 800fb62:	c008      	stmia	r0!, {r3}
 800fb64:	9b05      	ldr	r3, [sp, #20]
 800fb66:	42a3      	cmp	r3, r4
 800fb68:	d2ec      	bcs.n	800fb44 <quorem+0xb0>
 800fb6a:	9b01      	ldr	r3, [sp, #4]
 800fb6c:	9a03      	ldr	r2, [sp, #12]
 800fb6e:	009b      	lsls	r3, r3, #2
 800fb70:	18d3      	adds	r3, r2, r3
 800fb72:	681a      	ldr	r2, [r3, #0]
 800fb74:	2a00      	cmp	r2, #0
 800fb76:	d015      	beq.n	800fba4 <quorem+0x110>
 800fb78:	9802      	ldr	r0, [sp, #8]
 800fb7a:	b009      	add	sp, #36	; 0x24
 800fb7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb7e:	6823      	ldr	r3, [r4, #0]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d106      	bne.n	800fb92 <quorem+0xfe>
 800fb84:	9b01      	ldr	r3, [sp, #4]
 800fb86:	3b01      	subs	r3, #1
 800fb88:	9301      	str	r3, [sp, #4]
 800fb8a:	9b03      	ldr	r3, [sp, #12]
 800fb8c:	3c04      	subs	r4, #4
 800fb8e:	42a3      	cmp	r3, r4
 800fb90:	d3f5      	bcc.n	800fb7e <quorem+0xea>
 800fb92:	9b01      	ldr	r3, [sp, #4]
 800fb94:	613b      	str	r3, [r7, #16]
 800fb96:	e7c7      	b.n	800fb28 <quorem+0x94>
 800fb98:	681a      	ldr	r2, [r3, #0]
 800fb9a:	2a00      	cmp	r2, #0
 800fb9c:	d106      	bne.n	800fbac <quorem+0x118>
 800fb9e:	9a01      	ldr	r2, [sp, #4]
 800fba0:	3a01      	subs	r2, #1
 800fba2:	9201      	str	r2, [sp, #4]
 800fba4:	9a03      	ldr	r2, [sp, #12]
 800fba6:	3b04      	subs	r3, #4
 800fba8:	429a      	cmp	r2, r3
 800fbaa:	d3f5      	bcc.n	800fb98 <quorem+0x104>
 800fbac:	9b01      	ldr	r3, [sp, #4]
 800fbae:	613b      	str	r3, [r7, #16]
 800fbb0:	e7e2      	b.n	800fb78 <quorem+0xe4>
	...

0800fbb4 <_dtoa_r>:
 800fbb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fbb6:	0014      	movs	r4, r2
 800fbb8:	001d      	movs	r5, r3
 800fbba:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800fbbc:	b09d      	sub	sp, #116	; 0x74
 800fbbe:	9408      	str	r4, [sp, #32]
 800fbc0:	9509      	str	r5, [sp, #36]	; 0x24
 800fbc2:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800fbc4:	9004      	str	r0, [sp, #16]
 800fbc6:	2900      	cmp	r1, #0
 800fbc8:	d009      	beq.n	800fbde <_dtoa_r+0x2a>
 800fbca:	2301      	movs	r3, #1
 800fbcc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800fbce:	4093      	lsls	r3, r2
 800fbd0:	604a      	str	r2, [r1, #4]
 800fbd2:	608b      	str	r3, [r1, #8]
 800fbd4:	f7fc fc56 	bl	800c484 <_Bfree>
 800fbd8:	2300      	movs	r3, #0
 800fbda:	9a04      	ldr	r2, [sp, #16]
 800fbdc:	6393      	str	r3, [r2, #56]	; 0x38
 800fbde:	2d00      	cmp	r5, #0
 800fbe0:	da1e      	bge.n	800fc20 <_dtoa_r+0x6c>
 800fbe2:	2301      	movs	r3, #1
 800fbe4:	6033      	str	r3, [r6, #0]
 800fbe6:	006b      	lsls	r3, r5, #1
 800fbe8:	085b      	lsrs	r3, r3, #1
 800fbea:	9309      	str	r3, [sp, #36]	; 0x24
 800fbec:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800fbee:	4bb5      	ldr	r3, [pc, #724]	; (800fec4 <_dtoa_r+0x310>)
 800fbf0:	4ab4      	ldr	r2, [pc, #720]	; (800fec4 <_dtoa_r+0x310>)
 800fbf2:	403b      	ands	r3, r7
 800fbf4:	4293      	cmp	r3, r2
 800fbf6:	d116      	bne.n	800fc26 <_dtoa_r+0x72>
 800fbf8:	4bb3      	ldr	r3, [pc, #716]	; (800fec8 <_dtoa_r+0x314>)
 800fbfa:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fbfc:	6013      	str	r3, [r2, #0]
 800fbfe:	033b      	lsls	r3, r7, #12
 800fc00:	0b1b      	lsrs	r3, r3, #12
 800fc02:	4323      	orrs	r3, r4
 800fc04:	d101      	bne.n	800fc0a <_dtoa_r+0x56>
 800fc06:	f000 fdb2 	bl	801076e <_dtoa_r+0xbba>
 800fc0a:	4bb0      	ldr	r3, [pc, #704]	; (800fecc <_dtoa_r+0x318>)
 800fc0c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fc0e:	9306      	str	r3, [sp, #24]
 800fc10:	2a00      	cmp	r2, #0
 800fc12:	d002      	beq.n	800fc1a <_dtoa_r+0x66>
 800fc14:	4bae      	ldr	r3, [pc, #696]	; (800fed0 <_dtoa_r+0x31c>)
 800fc16:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fc18:	6013      	str	r3, [r2, #0]
 800fc1a:	9806      	ldr	r0, [sp, #24]
 800fc1c:	b01d      	add	sp, #116	; 0x74
 800fc1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc20:	2300      	movs	r3, #0
 800fc22:	6033      	str	r3, [r6, #0]
 800fc24:	e7e2      	b.n	800fbec <_dtoa_r+0x38>
 800fc26:	9a08      	ldr	r2, [sp, #32]
 800fc28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc2a:	9210      	str	r2, [sp, #64]	; 0x40
 800fc2c:	9311      	str	r3, [sp, #68]	; 0x44
 800fc2e:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fc30:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fc32:	2200      	movs	r2, #0
 800fc34:	2300      	movs	r3, #0
 800fc36:	f7f0 fc07 	bl	8000448 <__aeabi_dcmpeq>
 800fc3a:	1e06      	subs	r6, r0, #0
 800fc3c:	d009      	beq.n	800fc52 <_dtoa_r+0x9e>
 800fc3e:	2301      	movs	r3, #1
 800fc40:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fc42:	6013      	str	r3, [r2, #0]
 800fc44:	4ba3      	ldr	r3, [pc, #652]	; (800fed4 <_dtoa_r+0x320>)
 800fc46:	9306      	str	r3, [sp, #24]
 800fc48:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d0e5      	beq.n	800fc1a <_dtoa_r+0x66>
 800fc4e:	4ba2      	ldr	r3, [pc, #648]	; (800fed8 <_dtoa_r+0x324>)
 800fc50:	e7e1      	b.n	800fc16 <_dtoa_r+0x62>
 800fc52:	ab1a      	add	r3, sp, #104	; 0x68
 800fc54:	9301      	str	r3, [sp, #4]
 800fc56:	ab1b      	add	r3, sp, #108	; 0x6c
 800fc58:	9300      	str	r3, [sp, #0]
 800fc5a:	9804      	ldr	r0, [sp, #16]
 800fc5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fc5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fc60:	f7fc ff86 	bl	800cb70 <__d2b>
 800fc64:	007a      	lsls	r2, r7, #1
 800fc66:	9005      	str	r0, [sp, #20]
 800fc68:	0d52      	lsrs	r2, r2, #21
 800fc6a:	d100      	bne.n	800fc6e <_dtoa_r+0xba>
 800fc6c:	e07b      	b.n	800fd66 <_dtoa_r+0x1b2>
 800fc6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fc70:	9617      	str	r6, [sp, #92]	; 0x5c
 800fc72:	0319      	lsls	r1, r3, #12
 800fc74:	4b99      	ldr	r3, [pc, #612]	; (800fedc <_dtoa_r+0x328>)
 800fc76:	0b09      	lsrs	r1, r1, #12
 800fc78:	430b      	orrs	r3, r1
 800fc7a:	4999      	ldr	r1, [pc, #612]	; (800fee0 <_dtoa_r+0x32c>)
 800fc7c:	1857      	adds	r7, r2, r1
 800fc7e:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fc80:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fc82:	0019      	movs	r1, r3
 800fc84:	2200      	movs	r2, #0
 800fc86:	4b97      	ldr	r3, [pc, #604]	; (800fee4 <_dtoa_r+0x330>)
 800fc88:	f7f1 ffb2 	bl	8001bf0 <__aeabi_dsub>
 800fc8c:	4a96      	ldr	r2, [pc, #600]	; (800fee8 <_dtoa_r+0x334>)
 800fc8e:	4b97      	ldr	r3, [pc, #604]	; (800feec <_dtoa_r+0x338>)
 800fc90:	f7f1 fcec 	bl	800166c <__aeabi_dmul>
 800fc94:	4a96      	ldr	r2, [pc, #600]	; (800fef0 <_dtoa_r+0x33c>)
 800fc96:	4b97      	ldr	r3, [pc, #604]	; (800fef4 <_dtoa_r+0x340>)
 800fc98:	f7f0 fd8e 	bl	80007b8 <__aeabi_dadd>
 800fc9c:	0004      	movs	r4, r0
 800fc9e:	0038      	movs	r0, r7
 800fca0:	000d      	movs	r5, r1
 800fca2:	f7f2 fb7b 	bl	800239c <__aeabi_i2d>
 800fca6:	4a94      	ldr	r2, [pc, #592]	; (800fef8 <_dtoa_r+0x344>)
 800fca8:	4b94      	ldr	r3, [pc, #592]	; (800fefc <_dtoa_r+0x348>)
 800fcaa:	f7f1 fcdf 	bl	800166c <__aeabi_dmul>
 800fcae:	0002      	movs	r2, r0
 800fcb0:	000b      	movs	r3, r1
 800fcb2:	0020      	movs	r0, r4
 800fcb4:	0029      	movs	r1, r5
 800fcb6:	f7f0 fd7f 	bl	80007b8 <__aeabi_dadd>
 800fcba:	0004      	movs	r4, r0
 800fcbc:	000d      	movs	r5, r1
 800fcbe:	f7f2 fb37 	bl	8002330 <__aeabi_d2iz>
 800fcc2:	2200      	movs	r2, #0
 800fcc4:	9003      	str	r0, [sp, #12]
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	0020      	movs	r0, r4
 800fcca:	0029      	movs	r1, r5
 800fccc:	f7f0 fbc2 	bl	8000454 <__aeabi_dcmplt>
 800fcd0:	2800      	cmp	r0, #0
 800fcd2:	d00b      	beq.n	800fcec <_dtoa_r+0x138>
 800fcd4:	9803      	ldr	r0, [sp, #12]
 800fcd6:	f7f2 fb61 	bl	800239c <__aeabi_i2d>
 800fcda:	002b      	movs	r3, r5
 800fcdc:	0022      	movs	r2, r4
 800fcde:	f7f0 fbb3 	bl	8000448 <__aeabi_dcmpeq>
 800fce2:	4243      	negs	r3, r0
 800fce4:	4158      	adcs	r0, r3
 800fce6:	9b03      	ldr	r3, [sp, #12]
 800fce8:	1a1b      	subs	r3, r3, r0
 800fcea:	9303      	str	r3, [sp, #12]
 800fcec:	2301      	movs	r3, #1
 800fcee:	9316      	str	r3, [sp, #88]	; 0x58
 800fcf0:	9b03      	ldr	r3, [sp, #12]
 800fcf2:	2b16      	cmp	r3, #22
 800fcf4:	d810      	bhi.n	800fd18 <_dtoa_r+0x164>
 800fcf6:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fcf8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fcfa:	9a03      	ldr	r2, [sp, #12]
 800fcfc:	4b80      	ldr	r3, [pc, #512]	; (800ff00 <_dtoa_r+0x34c>)
 800fcfe:	00d2      	lsls	r2, r2, #3
 800fd00:	189b      	adds	r3, r3, r2
 800fd02:	681a      	ldr	r2, [r3, #0]
 800fd04:	685b      	ldr	r3, [r3, #4]
 800fd06:	f7f0 fba5 	bl	8000454 <__aeabi_dcmplt>
 800fd0a:	2800      	cmp	r0, #0
 800fd0c:	d047      	beq.n	800fd9e <_dtoa_r+0x1ea>
 800fd0e:	9b03      	ldr	r3, [sp, #12]
 800fd10:	3b01      	subs	r3, #1
 800fd12:	9303      	str	r3, [sp, #12]
 800fd14:	2300      	movs	r3, #0
 800fd16:	9316      	str	r3, [sp, #88]	; 0x58
 800fd18:	2200      	movs	r2, #0
 800fd1a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800fd1c:	920a      	str	r2, [sp, #40]	; 0x28
 800fd1e:	1bdb      	subs	r3, r3, r7
 800fd20:	1e5a      	subs	r2, r3, #1
 800fd22:	d53e      	bpl.n	800fda2 <_dtoa_r+0x1ee>
 800fd24:	2201      	movs	r2, #1
 800fd26:	1ad3      	subs	r3, r2, r3
 800fd28:	930a      	str	r3, [sp, #40]	; 0x28
 800fd2a:	2300      	movs	r3, #0
 800fd2c:	930c      	str	r3, [sp, #48]	; 0x30
 800fd2e:	9b03      	ldr	r3, [sp, #12]
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	db38      	blt.n	800fda6 <_dtoa_r+0x1f2>
 800fd34:	9a03      	ldr	r2, [sp, #12]
 800fd36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fd38:	4694      	mov	ip, r2
 800fd3a:	4463      	add	r3, ip
 800fd3c:	930c      	str	r3, [sp, #48]	; 0x30
 800fd3e:	2300      	movs	r3, #0
 800fd40:	9213      	str	r2, [sp, #76]	; 0x4c
 800fd42:	930d      	str	r3, [sp, #52]	; 0x34
 800fd44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fd46:	2401      	movs	r4, #1
 800fd48:	2b09      	cmp	r3, #9
 800fd4a:	d867      	bhi.n	800fe1c <_dtoa_r+0x268>
 800fd4c:	2b05      	cmp	r3, #5
 800fd4e:	dd02      	ble.n	800fd56 <_dtoa_r+0x1a2>
 800fd50:	2400      	movs	r4, #0
 800fd52:	3b04      	subs	r3, #4
 800fd54:	9322      	str	r3, [sp, #136]	; 0x88
 800fd56:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fd58:	1e98      	subs	r0, r3, #2
 800fd5a:	2803      	cmp	r0, #3
 800fd5c:	d867      	bhi.n	800fe2e <_dtoa_r+0x27a>
 800fd5e:	f7f0 f9d9 	bl	8000114 <__gnu_thumb1_case_uqi>
 800fd62:	3a2b      	.short	0x3a2b
 800fd64:	5b38      	.short	0x5b38
 800fd66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fd68:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800fd6a:	18f6      	adds	r6, r6, r3
 800fd6c:	4b65      	ldr	r3, [pc, #404]	; (800ff04 <_dtoa_r+0x350>)
 800fd6e:	18f2      	adds	r2, r6, r3
 800fd70:	2a20      	cmp	r2, #32
 800fd72:	dd0f      	ble.n	800fd94 <_dtoa_r+0x1e0>
 800fd74:	2340      	movs	r3, #64	; 0x40
 800fd76:	1a9b      	subs	r3, r3, r2
 800fd78:	409f      	lsls	r7, r3
 800fd7a:	4b63      	ldr	r3, [pc, #396]	; (800ff08 <_dtoa_r+0x354>)
 800fd7c:	0038      	movs	r0, r7
 800fd7e:	18f3      	adds	r3, r6, r3
 800fd80:	40dc      	lsrs	r4, r3
 800fd82:	4320      	orrs	r0, r4
 800fd84:	f7f2 fb3a 	bl	80023fc <__aeabi_ui2d>
 800fd88:	2201      	movs	r2, #1
 800fd8a:	4b60      	ldr	r3, [pc, #384]	; (800ff0c <_dtoa_r+0x358>)
 800fd8c:	1e77      	subs	r7, r6, #1
 800fd8e:	18cb      	adds	r3, r1, r3
 800fd90:	9217      	str	r2, [sp, #92]	; 0x5c
 800fd92:	e776      	b.n	800fc82 <_dtoa_r+0xce>
 800fd94:	2320      	movs	r3, #32
 800fd96:	0020      	movs	r0, r4
 800fd98:	1a9b      	subs	r3, r3, r2
 800fd9a:	4098      	lsls	r0, r3
 800fd9c:	e7f2      	b.n	800fd84 <_dtoa_r+0x1d0>
 800fd9e:	9016      	str	r0, [sp, #88]	; 0x58
 800fda0:	e7ba      	b.n	800fd18 <_dtoa_r+0x164>
 800fda2:	920c      	str	r2, [sp, #48]	; 0x30
 800fda4:	e7c3      	b.n	800fd2e <_dtoa_r+0x17a>
 800fda6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fda8:	9a03      	ldr	r2, [sp, #12]
 800fdaa:	1a9b      	subs	r3, r3, r2
 800fdac:	930a      	str	r3, [sp, #40]	; 0x28
 800fdae:	4253      	negs	r3, r2
 800fdb0:	930d      	str	r3, [sp, #52]	; 0x34
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	9313      	str	r3, [sp, #76]	; 0x4c
 800fdb6:	e7c5      	b.n	800fd44 <_dtoa_r+0x190>
 800fdb8:	2300      	movs	r3, #0
 800fdba:	930f      	str	r3, [sp, #60]	; 0x3c
 800fdbc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fdbe:	930b      	str	r3, [sp, #44]	; 0x2c
 800fdc0:	9307      	str	r3, [sp, #28]
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	dc13      	bgt.n	800fdee <_dtoa_r+0x23a>
 800fdc6:	2301      	movs	r3, #1
 800fdc8:	001a      	movs	r2, r3
 800fdca:	930b      	str	r3, [sp, #44]	; 0x2c
 800fdcc:	9307      	str	r3, [sp, #28]
 800fdce:	9223      	str	r2, [sp, #140]	; 0x8c
 800fdd0:	e00d      	b.n	800fdee <_dtoa_r+0x23a>
 800fdd2:	2301      	movs	r3, #1
 800fdd4:	e7f1      	b.n	800fdba <_dtoa_r+0x206>
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800fdda:	930f      	str	r3, [sp, #60]	; 0x3c
 800fddc:	4694      	mov	ip, r2
 800fdde:	9b03      	ldr	r3, [sp, #12]
 800fde0:	4463      	add	r3, ip
 800fde2:	930b      	str	r3, [sp, #44]	; 0x2c
 800fde4:	3301      	adds	r3, #1
 800fde6:	9307      	str	r3, [sp, #28]
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	dc00      	bgt.n	800fdee <_dtoa_r+0x23a>
 800fdec:	2301      	movs	r3, #1
 800fdee:	2100      	movs	r1, #0
 800fdf0:	2204      	movs	r2, #4
 800fdf2:	0010      	movs	r0, r2
 800fdf4:	3014      	adds	r0, #20
 800fdf6:	4298      	cmp	r0, r3
 800fdf8:	d91d      	bls.n	800fe36 <_dtoa_r+0x282>
 800fdfa:	9b04      	ldr	r3, [sp, #16]
 800fdfc:	0018      	movs	r0, r3
 800fdfe:	63d9      	str	r1, [r3, #60]	; 0x3c
 800fe00:	f7fc fb18 	bl	800c434 <_Balloc>
 800fe04:	9006      	str	r0, [sp, #24]
 800fe06:	2800      	cmp	r0, #0
 800fe08:	d118      	bne.n	800fe3c <_dtoa_r+0x288>
 800fe0a:	21b0      	movs	r1, #176	; 0xb0
 800fe0c:	4b40      	ldr	r3, [pc, #256]	; (800ff10 <_dtoa_r+0x35c>)
 800fe0e:	4841      	ldr	r0, [pc, #260]	; (800ff14 <_dtoa_r+0x360>)
 800fe10:	9a06      	ldr	r2, [sp, #24]
 800fe12:	31ff      	adds	r1, #255	; 0xff
 800fe14:	f7ff fdd2 	bl	800f9bc <__assert_func>
 800fe18:	2301      	movs	r3, #1
 800fe1a:	e7dd      	b.n	800fdd8 <_dtoa_r+0x224>
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	940f      	str	r4, [sp, #60]	; 0x3c
 800fe20:	9322      	str	r3, [sp, #136]	; 0x88
 800fe22:	3b01      	subs	r3, #1
 800fe24:	930b      	str	r3, [sp, #44]	; 0x2c
 800fe26:	9307      	str	r3, [sp, #28]
 800fe28:	2200      	movs	r2, #0
 800fe2a:	3313      	adds	r3, #19
 800fe2c:	e7cf      	b.n	800fdce <_dtoa_r+0x21a>
 800fe2e:	2301      	movs	r3, #1
 800fe30:	930f      	str	r3, [sp, #60]	; 0x3c
 800fe32:	3b02      	subs	r3, #2
 800fe34:	e7f6      	b.n	800fe24 <_dtoa_r+0x270>
 800fe36:	3101      	adds	r1, #1
 800fe38:	0052      	lsls	r2, r2, #1
 800fe3a:	e7da      	b.n	800fdf2 <_dtoa_r+0x23e>
 800fe3c:	9b04      	ldr	r3, [sp, #16]
 800fe3e:	9a06      	ldr	r2, [sp, #24]
 800fe40:	639a      	str	r2, [r3, #56]	; 0x38
 800fe42:	9b07      	ldr	r3, [sp, #28]
 800fe44:	2b0e      	cmp	r3, #14
 800fe46:	d900      	bls.n	800fe4a <_dtoa_r+0x296>
 800fe48:	e0e3      	b.n	8010012 <_dtoa_r+0x45e>
 800fe4a:	2c00      	cmp	r4, #0
 800fe4c:	d100      	bne.n	800fe50 <_dtoa_r+0x29c>
 800fe4e:	e0e0      	b.n	8010012 <_dtoa_r+0x45e>
 800fe50:	9b03      	ldr	r3, [sp, #12]
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	dd62      	ble.n	800ff1c <_dtoa_r+0x368>
 800fe56:	210f      	movs	r1, #15
 800fe58:	9a03      	ldr	r2, [sp, #12]
 800fe5a:	4b29      	ldr	r3, [pc, #164]	; (800ff00 <_dtoa_r+0x34c>)
 800fe5c:	400a      	ands	r2, r1
 800fe5e:	00d2      	lsls	r2, r2, #3
 800fe60:	189b      	adds	r3, r3, r2
 800fe62:	681e      	ldr	r6, [r3, #0]
 800fe64:	685f      	ldr	r7, [r3, #4]
 800fe66:	9b03      	ldr	r3, [sp, #12]
 800fe68:	2402      	movs	r4, #2
 800fe6a:	111d      	asrs	r5, r3, #4
 800fe6c:	05db      	lsls	r3, r3, #23
 800fe6e:	d50a      	bpl.n	800fe86 <_dtoa_r+0x2d2>
 800fe70:	4b29      	ldr	r3, [pc, #164]	; (800ff18 <_dtoa_r+0x364>)
 800fe72:	400d      	ands	r5, r1
 800fe74:	6a1a      	ldr	r2, [r3, #32]
 800fe76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe78:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fe7a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fe7c:	f7f0 fffc 	bl	8000e78 <__aeabi_ddiv>
 800fe80:	9008      	str	r0, [sp, #32]
 800fe82:	9109      	str	r1, [sp, #36]	; 0x24
 800fe84:	3401      	adds	r4, #1
 800fe86:	4b24      	ldr	r3, [pc, #144]	; (800ff18 <_dtoa_r+0x364>)
 800fe88:	930e      	str	r3, [sp, #56]	; 0x38
 800fe8a:	2d00      	cmp	r5, #0
 800fe8c:	d108      	bne.n	800fea0 <_dtoa_r+0x2ec>
 800fe8e:	9808      	ldr	r0, [sp, #32]
 800fe90:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fe92:	0032      	movs	r2, r6
 800fe94:	003b      	movs	r3, r7
 800fe96:	f7f0 ffef 	bl	8000e78 <__aeabi_ddiv>
 800fe9a:	9008      	str	r0, [sp, #32]
 800fe9c:	9109      	str	r1, [sp, #36]	; 0x24
 800fe9e:	e058      	b.n	800ff52 <_dtoa_r+0x39e>
 800fea0:	2301      	movs	r3, #1
 800fea2:	421d      	tst	r5, r3
 800fea4:	d009      	beq.n	800feba <_dtoa_r+0x306>
 800fea6:	18e4      	adds	r4, r4, r3
 800fea8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800feaa:	0030      	movs	r0, r6
 800feac:	681a      	ldr	r2, [r3, #0]
 800feae:	685b      	ldr	r3, [r3, #4]
 800feb0:	0039      	movs	r1, r7
 800feb2:	f7f1 fbdb 	bl	800166c <__aeabi_dmul>
 800feb6:	0006      	movs	r6, r0
 800feb8:	000f      	movs	r7, r1
 800feba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800febc:	106d      	asrs	r5, r5, #1
 800febe:	3308      	adds	r3, #8
 800fec0:	e7e2      	b.n	800fe88 <_dtoa_r+0x2d4>
 800fec2:	46c0      	nop			; (mov r8, r8)
 800fec4:	7ff00000 	.word	0x7ff00000
 800fec8:	0000270f 	.word	0x0000270f
 800fecc:	080143cd 	.word	0x080143cd
 800fed0:	080143d0 	.word	0x080143d0
 800fed4:	0801433e 	.word	0x0801433e
 800fed8:	0801433f 	.word	0x0801433f
 800fedc:	3ff00000 	.word	0x3ff00000
 800fee0:	fffffc01 	.word	0xfffffc01
 800fee4:	3ff80000 	.word	0x3ff80000
 800fee8:	636f4361 	.word	0x636f4361
 800feec:	3fd287a7 	.word	0x3fd287a7
 800fef0:	8b60c8b3 	.word	0x8b60c8b3
 800fef4:	3fc68a28 	.word	0x3fc68a28
 800fef8:	509f79fb 	.word	0x509f79fb
 800fefc:	3fd34413 	.word	0x3fd34413
 800ff00:	08014238 	.word	0x08014238
 800ff04:	00000432 	.word	0x00000432
 800ff08:	00000412 	.word	0x00000412
 800ff0c:	fe100000 	.word	0xfe100000
 800ff10:	08014141 	.word	0x08014141
 800ff14:	080143d1 	.word	0x080143d1
 800ff18:	08014210 	.word	0x08014210
 800ff1c:	9b03      	ldr	r3, [sp, #12]
 800ff1e:	2402      	movs	r4, #2
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d016      	beq.n	800ff52 <_dtoa_r+0x39e>
 800ff24:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ff26:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ff28:	220f      	movs	r2, #15
 800ff2a:	425d      	negs	r5, r3
 800ff2c:	402a      	ands	r2, r5
 800ff2e:	4bdd      	ldr	r3, [pc, #884]	; (80102a4 <_dtoa_r+0x6f0>)
 800ff30:	00d2      	lsls	r2, r2, #3
 800ff32:	189b      	adds	r3, r3, r2
 800ff34:	681a      	ldr	r2, [r3, #0]
 800ff36:	685b      	ldr	r3, [r3, #4]
 800ff38:	f7f1 fb98 	bl	800166c <__aeabi_dmul>
 800ff3c:	2701      	movs	r7, #1
 800ff3e:	2300      	movs	r3, #0
 800ff40:	9008      	str	r0, [sp, #32]
 800ff42:	9109      	str	r1, [sp, #36]	; 0x24
 800ff44:	4ed8      	ldr	r6, [pc, #864]	; (80102a8 <_dtoa_r+0x6f4>)
 800ff46:	112d      	asrs	r5, r5, #4
 800ff48:	2d00      	cmp	r5, #0
 800ff4a:	d000      	beq.n	800ff4e <_dtoa_r+0x39a>
 800ff4c:	e091      	b.n	8010072 <_dtoa_r+0x4be>
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d1a3      	bne.n	800fe9a <_dtoa_r+0x2e6>
 800ff52:	9e08      	ldr	r6, [sp, #32]
 800ff54:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ff56:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d100      	bne.n	800ff5e <_dtoa_r+0x3aa>
 800ff5c:	e094      	b.n	8010088 <_dtoa_r+0x4d4>
 800ff5e:	2200      	movs	r2, #0
 800ff60:	0030      	movs	r0, r6
 800ff62:	0039      	movs	r1, r7
 800ff64:	4bd1      	ldr	r3, [pc, #836]	; (80102ac <_dtoa_r+0x6f8>)
 800ff66:	f7f0 fa75 	bl	8000454 <__aeabi_dcmplt>
 800ff6a:	2800      	cmp	r0, #0
 800ff6c:	d100      	bne.n	800ff70 <_dtoa_r+0x3bc>
 800ff6e:	e08b      	b.n	8010088 <_dtoa_r+0x4d4>
 800ff70:	9b07      	ldr	r3, [sp, #28]
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d100      	bne.n	800ff78 <_dtoa_r+0x3c4>
 800ff76:	e087      	b.n	8010088 <_dtoa_r+0x4d4>
 800ff78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	dd45      	ble.n	801000a <_dtoa_r+0x456>
 800ff7e:	9b03      	ldr	r3, [sp, #12]
 800ff80:	2200      	movs	r2, #0
 800ff82:	3b01      	subs	r3, #1
 800ff84:	930e      	str	r3, [sp, #56]	; 0x38
 800ff86:	0030      	movs	r0, r6
 800ff88:	4bc9      	ldr	r3, [pc, #804]	; (80102b0 <_dtoa_r+0x6fc>)
 800ff8a:	0039      	movs	r1, r7
 800ff8c:	f7f1 fb6e 	bl	800166c <__aeabi_dmul>
 800ff90:	9008      	str	r0, [sp, #32]
 800ff92:	9109      	str	r1, [sp, #36]	; 0x24
 800ff94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff96:	3401      	adds	r4, #1
 800ff98:	0020      	movs	r0, r4
 800ff9a:	9e08      	ldr	r6, [sp, #32]
 800ff9c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ff9e:	9312      	str	r3, [sp, #72]	; 0x48
 800ffa0:	f7f2 f9fc 	bl	800239c <__aeabi_i2d>
 800ffa4:	0032      	movs	r2, r6
 800ffa6:	003b      	movs	r3, r7
 800ffa8:	f7f1 fb60 	bl	800166c <__aeabi_dmul>
 800ffac:	2200      	movs	r2, #0
 800ffae:	4bc1      	ldr	r3, [pc, #772]	; (80102b4 <_dtoa_r+0x700>)
 800ffb0:	f7f0 fc02 	bl	80007b8 <__aeabi_dadd>
 800ffb4:	4ac0      	ldr	r2, [pc, #768]	; (80102b8 <_dtoa_r+0x704>)
 800ffb6:	9014      	str	r0, [sp, #80]	; 0x50
 800ffb8:	9115      	str	r1, [sp, #84]	; 0x54
 800ffba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ffbc:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800ffbe:	4694      	mov	ip, r2
 800ffc0:	9308      	str	r3, [sp, #32]
 800ffc2:	9409      	str	r4, [sp, #36]	; 0x24
 800ffc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ffc6:	4463      	add	r3, ip
 800ffc8:	9318      	str	r3, [sp, #96]	; 0x60
 800ffca:	9309      	str	r3, [sp, #36]	; 0x24
 800ffcc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d15e      	bne.n	8010090 <_dtoa_r+0x4dc>
 800ffd2:	2200      	movs	r2, #0
 800ffd4:	4bb9      	ldr	r3, [pc, #740]	; (80102bc <_dtoa_r+0x708>)
 800ffd6:	0030      	movs	r0, r6
 800ffd8:	0039      	movs	r1, r7
 800ffda:	f7f1 fe09 	bl	8001bf0 <__aeabi_dsub>
 800ffde:	9a08      	ldr	r2, [sp, #32]
 800ffe0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ffe2:	0004      	movs	r4, r0
 800ffe4:	000d      	movs	r5, r1
 800ffe6:	f7f0 fa49 	bl	800047c <__aeabi_dcmpgt>
 800ffea:	2800      	cmp	r0, #0
 800ffec:	d000      	beq.n	800fff0 <_dtoa_r+0x43c>
 800ffee:	e2b3      	b.n	8010558 <_dtoa_r+0x9a4>
 800fff0:	48b3      	ldr	r0, [pc, #716]	; (80102c0 <_dtoa_r+0x70c>)
 800fff2:	9915      	ldr	r1, [sp, #84]	; 0x54
 800fff4:	4684      	mov	ip, r0
 800fff6:	4461      	add	r1, ip
 800fff8:	000b      	movs	r3, r1
 800fffa:	0020      	movs	r0, r4
 800fffc:	0029      	movs	r1, r5
 800fffe:	9a08      	ldr	r2, [sp, #32]
 8010000:	f7f0 fa28 	bl	8000454 <__aeabi_dcmplt>
 8010004:	2800      	cmp	r0, #0
 8010006:	d000      	beq.n	801000a <_dtoa_r+0x456>
 8010008:	e2a3      	b.n	8010552 <_dtoa_r+0x99e>
 801000a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801000c:	9c11      	ldr	r4, [sp, #68]	; 0x44
 801000e:	9308      	str	r3, [sp, #32]
 8010010:	9409      	str	r4, [sp, #36]	; 0x24
 8010012:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010014:	2b00      	cmp	r3, #0
 8010016:	da00      	bge.n	801001a <_dtoa_r+0x466>
 8010018:	e179      	b.n	801030e <_dtoa_r+0x75a>
 801001a:	9a03      	ldr	r2, [sp, #12]
 801001c:	2a0e      	cmp	r2, #14
 801001e:	dd00      	ble.n	8010022 <_dtoa_r+0x46e>
 8010020:	e175      	b.n	801030e <_dtoa_r+0x75a>
 8010022:	4ba0      	ldr	r3, [pc, #640]	; (80102a4 <_dtoa_r+0x6f0>)
 8010024:	00d2      	lsls	r2, r2, #3
 8010026:	189b      	adds	r3, r3, r2
 8010028:	681e      	ldr	r6, [r3, #0]
 801002a:	685f      	ldr	r7, [r3, #4]
 801002c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801002e:	2b00      	cmp	r3, #0
 8010030:	db00      	blt.n	8010034 <_dtoa_r+0x480>
 8010032:	e0e5      	b.n	8010200 <_dtoa_r+0x64c>
 8010034:	9b07      	ldr	r3, [sp, #28]
 8010036:	2b00      	cmp	r3, #0
 8010038:	dd00      	ble.n	801003c <_dtoa_r+0x488>
 801003a:	e0e1      	b.n	8010200 <_dtoa_r+0x64c>
 801003c:	d000      	beq.n	8010040 <_dtoa_r+0x48c>
 801003e:	e288      	b.n	8010552 <_dtoa_r+0x99e>
 8010040:	2200      	movs	r2, #0
 8010042:	0030      	movs	r0, r6
 8010044:	0039      	movs	r1, r7
 8010046:	4b9d      	ldr	r3, [pc, #628]	; (80102bc <_dtoa_r+0x708>)
 8010048:	f7f1 fb10 	bl	800166c <__aeabi_dmul>
 801004c:	9a08      	ldr	r2, [sp, #32]
 801004e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010050:	f7f0 fa1e 	bl	8000490 <__aeabi_dcmpge>
 8010054:	9e07      	ldr	r6, [sp, #28]
 8010056:	0037      	movs	r7, r6
 8010058:	2800      	cmp	r0, #0
 801005a:	d000      	beq.n	801005e <_dtoa_r+0x4aa>
 801005c:	e25f      	b.n	801051e <_dtoa_r+0x96a>
 801005e:	9b06      	ldr	r3, [sp, #24]
 8010060:	9a06      	ldr	r2, [sp, #24]
 8010062:	3301      	adds	r3, #1
 8010064:	9308      	str	r3, [sp, #32]
 8010066:	2331      	movs	r3, #49	; 0x31
 8010068:	7013      	strb	r3, [r2, #0]
 801006a:	9b03      	ldr	r3, [sp, #12]
 801006c:	3301      	adds	r3, #1
 801006e:	9303      	str	r3, [sp, #12]
 8010070:	e25a      	b.n	8010528 <_dtoa_r+0x974>
 8010072:	423d      	tst	r5, r7
 8010074:	d005      	beq.n	8010082 <_dtoa_r+0x4ce>
 8010076:	6832      	ldr	r2, [r6, #0]
 8010078:	6873      	ldr	r3, [r6, #4]
 801007a:	f7f1 faf7 	bl	800166c <__aeabi_dmul>
 801007e:	003b      	movs	r3, r7
 8010080:	3401      	adds	r4, #1
 8010082:	106d      	asrs	r5, r5, #1
 8010084:	3608      	adds	r6, #8
 8010086:	e75f      	b.n	800ff48 <_dtoa_r+0x394>
 8010088:	9b03      	ldr	r3, [sp, #12]
 801008a:	930e      	str	r3, [sp, #56]	; 0x38
 801008c:	9b07      	ldr	r3, [sp, #28]
 801008e:	e783      	b.n	800ff98 <_dtoa_r+0x3e4>
 8010090:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010092:	4b84      	ldr	r3, [pc, #528]	; (80102a4 <_dtoa_r+0x6f0>)
 8010094:	3a01      	subs	r2, #1
 8010096:	00d2      	lsls	r2, r2, #3
 8010098:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801009a:	189b      	adds	r3, r3, r2
 801009c:	9c08      	ldr	r4, [sp, #32]
 801009e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80100a0:	681a      	ldr	r2, [r3, #0]
 80100a2:	685b      	ldr	r3, [r3, #4]
 80100a4:	2900      	cmp	r1, #0
 80100a6:	d051      	beq.n	801014c <_dtoa_r+0x598>
 80100a8:	2000      	movs	r0, #0
 80100aa:	4986      	ldr	r1, [pc, #536]	; (80102c4 <_dtoa_r+0x710>)
 80100ac:	f7f0 fee4 	bl	8000e78 <__aeabi_ddiv>
 80100b0:	0022      	movs	r2, r4
 80100b2:	002b      	movs	r3, r5
 80100b4:	f7f1 fd9c 	bl	8001bf0 <__aeabi_dsub>
 80100b8:	9a06      	ldr	r2, [sp, #24]
 80100ba:	0004      	movs	r4, r0
 80100bc:	4694      	mov	ip, r2
 80100be:	000d      	movs	r5, r1
 80100c0:	9b06      	ldr	r3, [sp, #24]
 80100c2:	9314      	str	r3, [sp, #80]	; 0x50
 80100c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80100c6:	4463      	add	r3, ip
 80100c8:	9318      	str	r3, [sp, #96]	; 0x60
 80100ca:	0039      	movs	r1, r7
 80100cc:	0030      	movs	r0, r6
 80100ce:	f7f2 f92f 	bl	8002330 <__aeabi_d2iz>
 80100d2:	9012      	str	r0, [sp, #72]	; 0x48
 80100d4:	f7f2 f962 	bl	800239c <__aeabi_i2d>
 80100d8:	0002      	movs	r2, r0
 80100da:	000b      	movs	r3, r1
 80100dc:	0030      	movs	r0, r6
 80100de:	0039      	movs	r1, r7
 80100e0:	f7f1 fd86 	bl	8001bf0 <__aeabi_dsub>
 80100e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80100e6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80100e8:	3301      	adds	r3, #1
 80100ea:	9308      	str	r3, [sp, #32]
 80100ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80100ee:	0006      	movs	r6, r0
 80100f0:	3330      	adds	r3, #48	; 0x30
 80100f2:	7013      	strb	r3, [r2, #0]
 80100f4:	0022      	movs	r2, r4
 80100f6:	002b      	movs	r3, r5
 80100f8:	000f      	movs	r7, r1
 80100fa:	f7f0 f9ab 	bl	8000454 <__aeabi_dcmplt>
 80100fe:	2800      	cmp	r0, #0
 8010100:	d174      	bne.n	80101ec <_dtoa_r+0x638>
 8010102:	0032      	movs	r2, r6
 8010104:	003b      	movs	r3, r7
 8010106:	2000      	movs	r0, #0
 8010108:	4968      	ldr	r1, [pc, #416]	; (80102ac <_dtoa_r+0x6f8>)
 801010a:	f7f1 fd71 	bl	8001bf0 <__aeabi_dsub>
 801010e:	0022      	movs	r2, r4
 8010110:	002b      	movs	r3, r5
 8010112:	f7f0 f99f 	bl	8000454 <__aeabi_dcmplt>
 8010116:	2800      	cmp	r0, #0
 8010118:	d000      	beq.n	801011c <_dtoa_r+0x568>
 801011a:	e0d7      	b.n	80102cc <_dtoa_r+0x718>
 801011c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801011e:	9a08      	ldr	r2, [sp, #32]
 8010120:	4293      	cmp	r3, r2
 8010122:	d100      	bne.n	8010126 <_dtoa_r+0x572>
 8010124:	e771      	b.n	801000a <_dtoa_r+0x456>
 8010126:	2200      	movs	r2, #0
 8010128:	0020      	movs	r0, r4
 801012a:	0029      	movs	r1, r5
 801012c:	4b60      	ldr	r3, [pc, #384]	; (80102b0 <_dtoa_r+0x6fc>)
 801012e:	f7f1 fa9d 	bl	800166c <__aeabi_dmul>
 8010132:	4b5f      	ldr	r3, [pc, #380]	; (80102b0 <_dtoa_r+0x6fc>)
 8010134:	0004      	movs	r4, r0
 8010136:	000d      	movs	r5, r1
 8010138:	0030      	movs	r0, r6
 801013a:	0039      	movs	r1, r7
 801013c:	2200      	movs	r2, #0
 801013e:	f7f1 fa95 	bl	800166c <__aeabi_dmul>
 8010142:	9b08      	ldr	r3, [sp, #32]
 8010144:	0006      	movs	r6, r0
 8010146:	000f      	movs	r7, r1
 8010148:	9314      	str	r3, [sp, #80]	; 0x50
 801014a:	e7be      	b.n	80100ca <_dtoa_r+0x516>
 801014c:	0020      	movs	r0, r4
 801014e:	0029      	movs	r1, r5
 8010150:	f7f1 fa8c 	bl	800166c <__aeabi_dmul>
 8010154:	9a06      	ldr	r2, [sp, #24]
 8010156:	9b06      	ldr	r3, [sp, #24]
 8010158:	4694      	mov	ip, r2
 801015a:	9308      	str	r3, [sp, #32]
 801015c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801015e:	9014      	str	r0, [sp, #80]	; 0x50
 8010160:	9115      	str	r1, [sp, #84]	; 0x54
 8010162:	4463      	add	r3, ip
 8010164:	9319      	str	r3, [sp, #100]	; 0x64
 8010166:	0030      	movs	r0, r6
 8010168:	0039      	movs	r1, r7
 801016a:	f7f2 f8e1 	bl	8002330 <__aeabi_d2iz>
 801016e:	9018      	str	r0, [sp, #96]	; 0x60
 8010170:	f7f2 f914 	bl	800239c <__aeabi_i2d>
 8010174:	0002      	movs	r2, r0
 8010176:	000b      	movs	r3, r1
 8010178:	0030      	movs	r0, r6
 801017a:	0039      	movs	r1, r7
 801017c:	f7f1 fd38 	bl	8001bf0 <__aeabi_dsub>
 8010180:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8010182:	9b08      	ldr	r3, [sp, #32]
 8010184:	3630      	adds	r6, #48	; 0x30
 8010186:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010188:	701e      	strb	r6, [r3, #0]
 801018a:	3301      	adds	r3, #1
 801018c:	0004      	movs	r4, r0
 801018e:	000d      	movs	r5, r1
 8010190:	9308      	str	r3, [sp, #32]
 8010192:	4293      	cmp	r3, r2
 8010194:	d12d      	bne.n	80101f2 <_dtoa_r+0x63e>
 8010196:	9814      	ldr	r0, [sp, #80]	; 0x50
 8010198:	9915      	ldr	r1, [sp, #84]	; 0x54
 801019a:	9a06      	ldr	r2, [sp, #24]
 801019c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801019e:	4694      	mov	ip, r2
 80101a0:	4463      	add	r3, ip
 80101a2:	2200      	movs	r2, #0
 80101a4:	9308      	str	r3, [sp, #32]
 80101a6:	4b47      	ldr	r3, [pc, #284]	; (80102c4 <_dtoa_r+0x710>)
 80101a8:	f7f0 fb06 	bl	80007b8 <__aeabi_dadd>
 80101ac:	0002      	movs	r2, r0
 80101ae:	000b      	movs	r3, r1
 80101b0:	0020      	movs	r0, r4
 80101b2:	0029      	movs	r1, r5
 80101b4:	f7f0 f962 	bl	800047c <__aeabi_dcmpgt>
 80101b8:	2800      	cmp	r0, #0
 80101ba:	d000      	beq.n	80101be <_dtoa_r+0x60a>
 80101bc:	e086      	b.n	80102cc <_dtoa_r+0x718>
 80101be:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80101c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80101c2:	2000      	movs	r0, #0
 80101c4:	493f      	ldr	r1, [pc, #252]	; (80102c4 <_dtoa_r+0x710>)
 80101c6:	f7f1 fd13 	bl	8001bf0 <__aeabi_dsub>
 80101ca:	0002      	movs	r2, r0
 80101cc:	000b      	movs	r3, r1
 80101ce:	0020      	movs	r0, r4
 80101d0:	0029      	movs	r1, r5
 80101d2:	f7f0 f93f 	bl	8000454 <__aeabi_dcmplt>
 80101d6:	2800      	cmp	r0, #0
 80101d8:	d100      	bne.n	80101dc <_dtoa_r+0x628>
 80101da:	e716      	b.n	801000a <_dtoa_r+0x456>
 80101dc:	9b08      	ldr	r3, [sp, #32]
 80101de:	001a      	movs	r2, r3
 80101e0:	3a01      	subs	r2, #1
 80101e2:	9208      	str	r2, [sp, #32]
 80101e4:	7812      	ldrb	r2, [r2, #0]
 80101e6:	2a30      	cmp	r2, #48	; 0x30
 80101e8:	d0f8      	beq.n	80101dc <_dtoa_r+0x628>
 80101ea:	9308      	str	r3, [sp, #32]
 80101ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80101ee:	9303      	str	r3, [sp, #12]
 80101f0:	e046      	b.n	8010280 <_dtoa_r+0x6cc>
 80101f2:	2200      	movs	r2, #0
 80101f4:	4b2e      	ldr	r3, [pc, #184]	; (80102b0 <_dtoa_r+0x6fc>)
 80101f6:	f7f1 fa39 	bl	800166c <__aeabi_dmul>
 80101fa:	0006      	movs	r6, r0
 80101fc:	000f      	movs	r7, r1
 80101fe:	e7b2      	b.n	8010166 <_dtoa_r+0x5b2>
 8010200:	9b06      	ldr	r3, [sp, #24]
 8010202:	9a06      	ldr	r2, [sp, #24]
 8010204:	930a      	str	r3, [sp, #40]	; 0x28
 8010206:	9b07      	ldr	r3, [sp, #28]
 8010208:	9c08      	ldr	r4, [sp, #32]
 801020a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801020c:	3b01      	subs	r3, #1
 801020e:	189b      	adds	r3, r3, r2
 8010210:	930b      	str	r3, [sp, #44]	; 0x2c
 8010212:	0032      	movs	r2, r6
 8010214:	003b      	movs	r3, r7
 8010216:	0020      	movs	r0, r4
 8010218:	0029      	movs	r1, r5
 801021a:	f7f0 fe2d 	bl	8000e78 <__aeabi_ddiv>
 801021e:	f7f2 f887 	bl	8002330 <__aeabi_d2iz>
 8010222:	9007      	str	r0, [sp, #28]
 8010224:	f7f2 f8ba 	bl	800239c <__aeabi_i2d>
 8010228:	0032      	movs	r2, r6
 801022a:	003b      	movs	r3, r7
 801022c:	f7f1 fa1e 	bl	800166c <__aeabi_dmul>
 8010230:	0002      	movs	r2, r0
 8010232:	000b      	movs	r3, r1
 8010234:	0020      	movs	r0, r4
 8010236:	0029      	movs	r1, r5
 8010238:	f7f1 fcda 	bl	8001bf0 <__aeabi_dsub>
 801023c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801023e:	001a      	movs	r2, r3
 8010240:	3201      	adds	r2, #1
 8010242:	920a      	str	r2, [sp, #40]	; 0x28
 8010244:	9208      	str	r2, [sp, #32]
 8010246:	9a07      	ldr	r2, [sp, #28]
 8010248:	3230      	adds	r2, #48	; 0x30
 801024a:	701a      	strb	r2, [r3, #0]
 801024c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801024e:	429a      	cmp	r2, r3
 8010250:	d14f      	bne.n	80102f2 <_dtoa_r+0x73e>
 8010252:	0002      	movs	r2, r0
 8010254:	000b      	movs	r3, r1
 8010256:	f7f0 faaf 	bl	80007b8 <__aeabi_dadd>
 801025a:	0032      	movs	r2, r6
 801025c:	003b      	movs	r3, r7
 801025e:	0004      	movs	r4, r0
 8010260:	000d      	movs	r5, r1
 8010262:	f7f0 f90b 	bl	800047c <__aeabi_dcmpgt>
 8010266:	2800      	cmp	r0, #0
 8010268:	d12e      	bne.n	80102c8 <_dtoa_r+0x714>
 801026a:	0032      	movs	r2, r6
 801026c:	003b      	movs	r3, r7
 801026e:	0020      	movs	r0, r4
 8010270:	0029      	movs	r1, r5
 8010272:	f7f0 f8e9 	bl	8000448 <__aeabi_dcmpeq>
 8010276:	2800      	cmp	r0, #0
 8010278:	d002      	beq.n	8010280 <_dtoa_r+0x6cc>
 801027a:	9b07      	ldr	r3, [sp, #28]
 801027c:	07de      	lsls	r6, r3, #31
 801027e:	d423      	bmi.n	80102c8 <_dtoa_r+0x714>
 8010280:	9905      	ldr	r1, [sp, #20]
 8010282:	9804      	ldr	r0, [sp, #16]
 8010284:	f7fc f8fe 	bl	800c484 <_Bfree>
 8010288:	2300      	movs	r3, #0
 801028a:	9a08      	ldr	r2, [sp, #32]
 801028c:	7013      	strb	r3, [r2, #0]
 801028e:	9b03      	ldr	r3, [sp, #12]
 8010290:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010292:	3301      	adds	r3, #1
 8010294:	6013      	str	r3, [r2, #0]
 8010296:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010298:	2b00      	cmp	r3, #0
 801029a:	d100      	bne.n	801029e <_dtoa_r+0x6ea>
 801029c:	e4bd      	b.n	800fc1a <_dtoa_r+0x66>
 801029e:	9a08      	ldr	r2, [sp, #32]
 80102a0:	601a      	str	r2, [r3, #0]
 80102a2:	e4ba      	b.n	800fc1a <_dtoa_r+0x66>
 80102a4:	08014238 	.word	0x08014238
 80102a8:	08014210 	.word	0x08014210
 80102ac:	3ff00000 	.word	0x3ff00000
 80102b0:	40240000 	.word	0x40240000
 80102b4:	401c0000 	.word	0x401c0000
 80102b8:	fcc00000 	.word	0xfcc00000
 80102bc:	40140000 	.word	0x40140000
 80102c0:	7cc00000 	.word	0x7cc00000
 80102c4:	3fe00000 	.word	0x3fe00000
 80102c8:	9b03      	ldr	r3, [sp, #12]
 80102ca:	930e      	str	r3, [sp, #56]	; 0x38
 80102cc:	9b08      	ldr	r3, [sp, #32]
 80102ce:	9308      	str	r3, [sp, #32]
 80102d0:	3b01      	subs	r3, #1
 80102d2:	781a      	ldrb	r2, [r3, #0]
 80102d4:	2a39      	cmp	r2, #57	; 0x39
 80102d6:	d108      	bne.n	80102ea <_dtoa_r+0x736>
 80102d8:	9a06      	ldr	r2, [sp, #24]
 80102da:	429a      	cmp	r2, r3
 80102dc:	d1f7      	bne.n	80102ce <_dtoa_r+0x71a>
 80102de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80102e0:	9906      	ldr	r1, [sp, #24]
 80102e2:	3201      	adds	r2, #1
 80102e4:	920e      	str	r2, [sp, #56]	; 0x38
 80102e6:	2230      	movs	r2, #48	; 0x30
 80102e8:	700a      	strb	r2, [r1, #0]
 80102ea:	781a      	ldrb	r2, [r3, #0]
 80102ec:	3201      	adds	r2, #1
 80102ee:	701a      	strb	r2, [r3, #0]
 80102f0:	e77c      	b.n	80101ec <_dtoa_r+0x638>
 80102f2:	2200      	movs	r2, #0
 80102f4:	4ba9      	ldr	r3, [pc, #676]	; (801059c <_dtoa_r+0x9e8>)
 80102f6:	f7f1 f9b9 	bl	800166c <__aeabi_dmul>
 80102fa:	2200      	movs	r2, #0
 80102fc:	2300      	movs	r3, #0
 80102fe:	0004      	movs	r4, r0
 8010300:	000d      	movs	r5, r1
 8010302:	f7f0 f8a1 	bl	8000448 <__aeabi_dcmpeq>
 8010306:	2800      	cmp	r0, #0
 8010308:	d100      	bne.n	801030c <_dtoa_r+0x758>
 801030a:	e782      	b.n	8010212 <_dtoa_r+0x65e>
 801030c:	e7b8      	b.n	8010280 <_dtoa_r+0x6cc>
 801030e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8010310:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010312:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010314:	2f00      	cmp	r7, #0
 8010316:	d012      	beq.n	801033e <_dtoa_r+0x78a>
 8010318:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801031a:	2a01      	cmp	r2, #1
 801031c:	dc6e      	bgt.n	80103fc <_dtoa_r+0x848>
 801031e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010320:	2a00      	cmp	r2, #0
 8010322:	d065      	beq.n	80103f0 <_dtoa_r+0x83c>
 8010324:	4a9e      	ldr	r2, [pc, #632]	; (80105a0 <_dtoa_r+0x9ec>)
 8010326:	189b      	adds	r3, r3, r2
 8010328:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801032a:	2101      	movs	r1, #1
 801032c:	18d2      	adds	r2, r2, r3
 801032e:	920a      	str	r2, [sp, #40]	; 0x28
 8010330:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010332:	9804      	ldr	r0, [sp, #16]
 8010334:	18d3      	adds	r3, r2, r3
 8010336:	930c      	str	r3, [sp, #48]	; 0x30
 8010338:	f7fc f986 	bl	800c648 <__i2b>
 801033c:	0007      	movs	r7, r0
 801033e:	2c00      	cmp	r4, #0
 8010340:	d00e      	beq.n	8010360 <_dtoa_r+0x7ac>
 8010342:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010344:	2b00      	cmp	r3, #0
 8010346:	dd0b      	ble.n	8010360 <_dtoa_r+0x7ac>
 8010348:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801034a:	0023      	movs	r3, r4
 801034c:	4294      	cmp	r4, r2
 801034e:	dd00      	ble.n	8010352 <_dtoa_r+0x79e>
 8010350:	0013      	movs	r3, r2
 8010352:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010354:	1ae4      	subs	r4, r4, r3
 8010356:	1ad2      	subs	r2, r2, r3
 8010358:	920a      	str	r2, [sp, #40]	; 0x28
 801035a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801035c:	1ad3      	subs	r3, r2, r3
 801035e:	930c      	str	r3, [sp, #48]	; 0x30
 8010360:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010362:	2b00      	cmp	r3, #0
 8010364:	d01e      	beq.n	80103a4 <_dtoa_r+0x7f0>
 8010366:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010368:	2b00      	cmp	r3, #0
 801036a:	d05c      	beq.n	8010426 <_dtoa_r+0x872>
 801036c:	2d00      	cmp	r5, #0
 801036e:	dd10      	ble.n	8010392 <_dtoa_r+0x7de>
 8010370:	0039      	movs	r1, r7
 8010372:	002a      	movs	r2, r5
 8010374:	9804      	ldr	r0, [sp, #16]
 8010376:	f7fc fa2f 	bl	800c7d8 <__pow5mult>
 801037a:	9a05      	ldr	r2, [sp, #20]
 801037c:	0001      	movs	r1, r0
 801037e:	0007      	movs	r7, r0
 8010380:	9804      	ldr	r0, [sp, #16]
 8010382:	f7fc f979 	bl	800c678 <__multiply>
 8010386:	0006      	movs	r6, r0
 8010388:	9905      	ldr	r1, [sp, #20]
 801038a:	9804      	ldr	r0, [sp, #16]
 801038c:	f7fc f87a 	bl	800c484 <_Bfree>
 8010390:	9605      	str	r6, [sp, #20]
 8010392:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010394:	1b5a      	subs	r2, r3, r5
 8010396:	42ab      	cmp	r3, r5
 8010398:	d004      	beq.n	80103a4 <_dtoa_r+0x7f0>
 801039a:	9905      	ldr	r1, [sp, #20]
 801039c:	9804      	ldr	r0, [sp, #16]
 801039e:	f7fc fa1b 	bl	800c7d8 <__pow5mult>
 80103a2:	9005      	str	r0, [sp, #20]
 80103a4:	2101      	movs	r1, #1
 80103a6:	9804      	ldr	r0, [sp, #16]
 80103a8:	f7fc f94e 	bl	800c648 <__i2b>
 80103ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80103ae:	0006      	movs	r6, r0
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	dd3a      	ble.n	801042a <_dtoa_r+0x876>
 80103b4:	001a      	movs	r2, r3
 80103b6:	0001      	movs	r1, r0
 80103b8:	9804      	ldr	r0, [sp, #16]
 80103ba:	f7fc fa0d 	bl	800c7d8 <__pow5mult>
 80103be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80103c0:	0006      	movs	r6, r0
 80103c2:	2500      	movs	r5, #0
 80103c4:	2b01      	cmp	r3, #1
 80103c6:	dc38      	bgt.n	801043a <_dtoa_r+0x886>
 80103c8:	2500      	movs	r5, #0
 80103ca:	9b08      	ldr	r3, [sp, #32]
 80103cc:	42ab      	cmp	r3, r5
 80103ce:	d130      	bne.n	8010432 <_dtoa_r+0x87e>
 80103d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80103d2:	031b      	lsls	r3, r3, #12
 80103d4:	42ab      	cmp	r3, r5
 80103d6:	d12c      	bne.n	8010432 <_dtoa_r+0x87e>
 80103d8:	4b72      	ldr	r3, [pc, #456]	; (80105a4 <_dtoa_r+0x9f0>)
 80103da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80103dc:	4213      	tst	r3, r2
 80103de:	d028      	beq.n	8010432 <_dtoa_r+0x87e>
 80103e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80103e2:	3501      	adds	r5, #1
 80103e4:	3301      	adds	r3, #1
 80103e6:	930a      	str	r3, [sp, #40]	; 0x28
 80103e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80103ea:	3301      	adds	r3, #1
 80103ec:	930c      	str	r3, [sp, #48]	; 0x30
 80103ee:	e020      	b.n	8010432 <_dtoa_r+0x87e>
 80103f0:	2336      	movs	r3, #54	; 0x36
 80103f2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80103f4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80103f6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80103f8:	1a9b      	subs	r3, r3, r2
 80103fa:	e795      	b.n	8010328 <_dtoa_r+0x774>
 80103fc:	9b07      	ldr	r3, [sp, #28]
 80103fe:	1e5d      	subs	r5, r3, #1
 8010400:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010402:	42ab      	cmp	r3, r5
 8010404:	db07      	blt.n	8010416 <_dtoa_r+0x862>
 8010406:	1b5d      	subs	r5, r3, r5
 8010408:	9b07      	ldr	r3, [sp, #28]
 801040a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801040c:	2b00      	cmp	r3, #0
 801040e:	da8b      	bge.n	8010328 <_dtoa_r+0x774>
 8010410:	1ae4      	subs	r4, r4, r3
 8010412:	2300      	movs	r3, #0
 8010414:	e788      	b.n	8010328 <_dtoa_r+0x774>
 8010416:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010418:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801041a:	1aeb      	subs	r3, r5, r3
 801041c:	18d3      	adds	r3, r2, r3
 801041e:	950d      	str	r5, [sp, #52]	; 0x34
 8010420:	9313      	str	r3, [sp, #76]	; 0x4c
 8010422:	2500      	movs	r5, #0
 8010424:	e7f0      	b.n	8010408 <_dtoa_r+0x854>
 8010426:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010428:	e7b7      	b.n	801039a <_dtoa_r+0x7e6>
 801042a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801042c:	2500      	movs	r5, #0
 801042e:	2b01      	cmp	r3, #1
 8010430:	ddca      	ble.n	80103c8 <_dtoa_r+0x814>
 8010432:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010434:	2001      	movs	r0, #1
 8010436:	2b00      	cmp	r3, #0
 8010438:	d008      	beq.n	801044c <_dtoa_r+0x898>
 801043a:	6933      	ldr	r3, [r6, #16]
 801043c:	3303      	adds	r3, #3
 801043e:	009b      	lsls	r3, r3, #2
 8010440:	18f3      	adds	r3, r6, r3
 8010442:	6858      	ldr	r0, [r3, #4]
 8010444:	f7fc f8b8 	bl	800c5b8 <__hi0bits>
 8010448:	2320      	movs	r3, #32
 801044a:	1a18      	subs	r0, r3, r0
 801044c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801044e:	1818      	adds	r0, r3, r0
 8010450:	0002      	movs	r2, r0
 8010452:	231f      	movs	r3, #31
 8010454:	401a      	ands	r2, r3
 8010456:	4218      	tst	r0, r3
 8010458:	d047      	beq.n	80104ea <_dtoa_r+0x936>
 801045a:	3301      	adds	r3, #1
 801045c:	1a9b      	subs	r3, r3, r2
 801045e:	2b04      	cmp	r3, #4
 8010460:	dd3f      	ble.n	80104e2 <_dtoa_r+0x92e>
 8010462:	231c      	movs	r3, #28
 8010464:	1a9b      	subs	r3, r3, r2
 8010466:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010468:	18e4      	adds	r4, r4, r3
 801046a:	18d2      	adds	r2, r2, r3
 801046c:	920a      	str	r2, [sp, #40]	; 0x28
 801046e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010470:	18d3      	adds	r3, r2, r3
 8010472:	930c      	str	r3, [sp, #48]	; 0x30
 8010474:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010476:	2b00      	cmp	r3, #0
 8010478:	dd05      	ble.n	8010486 <_dtoa_r+0x8d2>
 801047a:	001a      	movs	r2, r3
 801047c:	9905      	ldr	r1, [sp, #20]
 801047e:	9804      	ldr	r0, [sp, #16]
 8010480:	f7fc f9ec 	bl	800c85c <__lshift>
 8010484:	9005      	str	r0, [sp, #20]
 8010486:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010488:	2b00      	cmp	r3, #0
 801048a:	dd05      	ble.n	8010498 <_dtoa_r+0x8e4>
 801048c:	0031      	movs	r1, r6
 801048e:	001a      	movs	r2, r3
 8010490:	9804      	ldr	r0, [sp, #16]
 8010492:	f7fc f9e3 	bl	800c85c <__lshift>
 8010496:	0006      	movs	r6, r0
 8010498:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801049a:	2b00      	cmp	r3, #0
 801049c:	d027      	beq.n	80104ee <_dtoa_r+0x93a>
 801049e:	0031      	movs	r1, r6
 80104a0:	9805      	ldr	r0, [sp, #20]
 80104a2:	f7fc fa49 	bl	800c938 <__mcmp>
 80104a6:	2800      	cmp	r0, #0
 80104a8:	da21      	bge.n	80104ee <_dtoa_r+0x93a>
 80104aa:	9b03      	ldr	r3, [sp, #12]
 80104ac:	220a      	movs	r2, #10
 80104ae:	3b01      	subs	r3, #1
 80104b0:	9303      	str	r3, [sp, #12]
 80104b2:	9905      	ldr	r1, [sp, #20]
 80104b4:	2300      	movs	r3, #0
 80104b6:	9804      	ldr	r0, [sp, #16]
 80104b8:	f7fb ffee 	bl	800c498 <__multadd>
 80104bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80104be:	9005      	str	r0, [sp, #20]
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d100      	bne.n	80104c6 <_dtoa_r+0x912>
 80104c4:	e15d      	b.n	8010782 <_dtoa_r+0xbce>
 80104c6:	2300      	movs	r3, #0
 80104c8:	0039      	movs	r1, r7
 80104ca:	220a      	movs	r2, #10
 80104cc:	9804      	ldr	r0, [sp, #16]
 80104ce:	f7fb ffe3 	bl	800c498 <__multadd>
 80104d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80104d4:	0007      	movs	r7, r0
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	dc49      	bgt.n	801056e <_dtoa_r+0x9ba>
 80104da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80104dc:	2b02      	cmp	r3, #2
 80104de:	dc0e      	bgt.n	80104fe <_dtoa_r+0x94a>
 80104e0:	e045      	b.n	801056e <_dtoa_r+0x9ba>
 80104e2:	2b04      	cmp	r3, #4
 80104e4:	d0c6      	beq.n	8010474 <_dtoa_r+0x8c0>
 80104e6:	331c      	adds	r3, #28
 80104e8:	e7bd      	b.n	8010466 <_dtoa_r+0x8b2>
 80104ea:	0013      	movs	r3, r2
 80104ec:	e7fb      	b.n	80104e6 <_dtoa_r+0x932>
 80104ee:	9b07      	ldr	r3, [sp, #28]
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	dc36      	bgt.n	8010562 <_dtoa_r+0x9ae>
 80104f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80104f6:	2b02      	cmp	r3, #2
 80104f8:	dd33      	ble.n	8010562 <_dtoa_r+0x9ae>
 80104fa:	9b07      	ldr	r3, [sp, #28]
 80104fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80104fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010500:	2b00      	cmp	r3, #0
 8010502:	d10c      	bne.n	801051e <_dtoa_r+0x96a>
 8010504:	0031      	movs	r1, r6
 8010506:	2205      	movs	r2, #5
 8010508:	9804      	ldr	r0, [sp, #16]
 801050a:	f7fb ffc5 	bl	800c498 <__multadd>
 801050e:	0006      	movs	r6, r0
 8010510:	0001      	movs	r1, r0
 8010512:	9805      	ldr	r0, [sp, #20]
 8010514:	f7fc fa10 	bl	800c938 <__mcmp>
 8010518:	2800      	cmp	r0, #0
 801051a:	dd00      	ble.n	801051e <_dtoa_r+0x96a>
 801051c:	e59f      	b.n	801005e <_dtoa_r+0x4aa>
 801051e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010520:	43db      	mvns	r3, r3
 8010522:	9303      	str	r3, [sp, #12]
 8010524:	9b06      	ldr	r3, [sp, #24]
 8010526:	9308      	str	r3, [sp, #32]
 8010528:	2500      	movs	r5, #0
 801052a:	0031      	movs	r1, r6
 801052c:	9804      	ldr	r0, [sp, #16]
 801052e:	f7fb ffa9 	bl	800c484 <_Bfree>
 8010532:	2f00      	cmp	r7, #0
 8010534:	d100      	bne.n	8010538 <_dtoa_r+0x984>
 8010536:	e6a3      	b.n	8010280 <_dtoa_r+0x6cc>
 8010538:	2d00      	cmp	r5, #0
 801053a:	d005      	beq.n	8010548 <_dtoa_r+0x994>
 801053c:	42bd      	cmp	r5, r7
 801053e:	d003      	beq.n	8010548 <_dtoa_r+0x994>
 8010540:	0029      	movs	r1, r5
 8010542:	9804      	ldr	r0, [sp, #16]
 8010544:	f7fb ff9e 	bl	800c484 <_Bfree>
 8010548:	0039      	movs	r1, r7
 801054a:	9804      	ldr	r0, [sp, #16]
 801054c:	f7fb ff9a 	bl	800c484 <_Bfree>
 8010550:	e696      	b.n	8010280 <_dtoa_r+0x6cc>
 8010552:	2600      	movs	r6, #0
 8010554:	0037      	movs	r7, r6
 8010556:	e7e2      	b.n	801051e <_dtoa_r+0x96a>
 8010558:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801055a:	9e12      	ldr	r6, [sp, #72]	; 0x48
 801055c:	9303      	str	r3, [sp, #12]
 801055e:	0037      	movs	r7, r6
 8010560:	e57d      	b.n	801005e <_dtoa_r+0x4aa>
 8010562:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010564:	2b00      	cmp	r3, #0
 8010566:	d100      	bne.n	801056a <_dtoa_r+0x9b6>
 8010568:	e0c3      	b.n	80106f2 <_dtoa_r+0xb3e>
 801056a:	9b07      	ldr	r3, [sp, #28]
 801056c:	930b      	str	r3, [sp, #44]	; 0x2c
 801056e:	2c00      	cmp	r4, #0
 8010570:	dd05      	ble.n	801057e <_dtoa_r+0x9ca>
 8010572:	0039      	movs	r1, r7
 8010574:	0022      	movs	r2, r4
 8010576:	9804      	ldr	r0, [sp, #16]
 8010578:	f7fc f970 	bl	800c85c <__lshift>
 801057c:	0007      	movs	r7, r0
 801057e:	0038      	movs	r0, r7
 8010580:	2d00      	cmp	r5, #0
 8010582:	d024      	beq.n	80105ce <_dtoa_r+0xa1a>
 8010584:	6879      	ldr	r1, [r7, #4]
 8010586:	9804      	ldr	r0, [sp, #16]
 8010588:	f7fb ff54 	bl	800c434 <_Balloc>
 801058c:	1e04      	subs	r4, r0, #0
 801058e:	d111      	bne.n	80105b4 <_dtoa_r+0xa00>
 8010590:	0022      	movs	r2, r4
 8010592:	4b05      	ldr	r3, [pc, #20]	; (80105a8 <_dtoa_r+0x9f4>)
 8010594:	4805      	ldr	r0, [pc, #20]	; (80105ac <_dtoa_r+0x9f8>)
 8010596:	4906      	ldr	r1, [pc, #24]	; (80105b0 <_dtoa_r+0x9fc>)
 8010598:	e43c      	b.n	800fe14 <_dtoa_r+0x260>
 801059a:	46c0      	nop			; (mov r8, r8)
 801059c:	40240000 	.word	0x40240000
 80105a0:	00000433 	.word	0x00000433
 80105a4:	7ff00000 	.word	0x7ff00000
 80105a8:	08014141 	.word	0x08014141
 80105ac:	080143d1 	.word	0x080143d1
 80105b0:	000002ef 	.word	0x000002ef
 80105b4:	0039      	movs	r1, r7
 80105b6:	693a      	ldr	r2, [r7, #16]
 80105b8:	310c      	adds	r1, #12
 80105ba:	3202      	adds	r2, #2
 80105bc:	0092      	lsls	r2, r2, #2
 80105be:	300c      	adds	r0, #12
 80105c0:	f7fb fa9d 	bl	800bafe <memcpy>
 80105c4:	2201      	movs	r2, #1
 80105c6:	0021      	movs	r1, r4
 80105c8:	9804      	ldr	r0, [sp, #16]
 80105ca:	f7fc f947 	bl	800c85c <__lshift>
 80105ce:	9b06      	ldr	r3, [sp, #24]
 80105d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80105d2:	9307      	str	r3, [sp, #28]
 80105d4:	3b01      	subs	r3, #1
 80105d6:	189b      	adds	r3, r3, r2
 80105d8:	2201      	movs	r2, #1
 80105da:	003d      	movs	r5, r7
 80105dc:	0007      	movs	r7, r0
 80105de:	930e      	str	r3, [sp, #56]	; 0x38
 80105e0:	9b08      	ldr	r3, [sp, #32]
 80105e2:	4013      	ands	r3, r2
 80105e4:	930d      	str	r3, [sp, #52]	; 0x34
 80105e6:	0031      	movs	r1, r6
 80105e8:	9805      	ldr	r0, [sp, #20]
 80105ea:	f7ff fa53 	bl	800fa94 <quorem>
 80105ee:	0029      	movs	r1, r5
 80105f0:	0004      	movs	r4, r0
 80105f2:	900b      	str	r0, [sp, #44]	; 0x2c
 80105f4:	9805      	ldr	r0, [sp, #20]
 80105f6:	f7fc f99f 	bl	800c938 <__mcmp>
 80105fa:	003a      	movs	r2, r7
 80105fc:	900c      	str	r0, [sp, #48]	; 0x30
 80105fe:	0031      	movs	r1, r6
 8010600:	9804      	ldr	r0, [sp, #16]
 8010602:	f7fc f9b5 	bl	800c970 <__mdiff>
 8010606:	2201      	movs	r2, #1
 8010608:	68c3      	ldr	r3, [r0, #12]
 801060a:	3430      	adds	r4, #48	; 0x30
 801060c:	9008      	str	r0, [sp, #32]
 801060e:	920a      	str	r2, [sp, #40]	; 0x28
 8010610:	2b00      	cmp	r3, #0
 8010612:	d104      	bne.n	801061e <_dtoa_r+0xa6a>
 8010614:	0001      	movs	r1, r0
 8010616:	9805      	ldr	r0, [sp, #20]
 8010618:	f7fc f98e 	bl	800c938 <__mcmp>
 801061c:	900a      	str	r0, [sp, #40]	; 0x28
 801061e:	9908      	ldr	r1, [sp, #32]
 8010620:	9804      	ldr	r0, [sp, #16]
 8010622:	f7fb ff2f 	bl	800c484 <_Bfree>
 8010626:	9b07      	ldr	r3, [sp, #28]
 8010628:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801062a:	3301      	adds	r3, #1
 801062c:	9308      	str	r3, [sp, #32]
 801062e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010630:	4313      	orrs	r3, r2
 8010632:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010634:	4313      	orrs	r3, r2
 8010636:	d109      	bne.n	801064c <_dtoa_r+0xa98>
 8010638:	2c39      	cmp	r4, #57	; 0x39
 801063a:	d022      	beq.n	8010682 <_dtoa_r+0xace>
 801063c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801063e:	2b00      	cmp	r3, #0
 8010640:	dd01      	ble.n	8010646 <_dtoa_r+0xa92>
 8010642:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8010644:	3431      	adds	r4, #49	; 0x31
 8010646:	9b07      	ldr	r3, [sp, #28]
 8010648:	701c      	strb	r4, [r3, #0]
 801064a:	e76e      	b.n	801052a <_dtoa_r+0x976>
 801064c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801064e:	2b00      	cmp	r3, #0
 8010650:	db04      	blt.n	801065c <_dtoa_r+0xaa8>
 8010652:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010654:	4313      	orrs	r3, r2
 8010656:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010658:	4313      	orrs	r3, r2
 801065a:	d11e      	bne.n	801069a <_dtoa_r+0xae6>
 801065c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801065e:	2b00      	cmp	r3, #0
 8010660:	ddf1      	ble.n	8010646 <_dtoa_r+0xa92>
 8010662:	9905      	ldr	r1, [sp, #20]
 8010664:	2201      	movs	r2, #1
 8010666:	9804      	ldr	r0, [sp, #16]
 8010668:	f7fc f8f8 	bl	800c85c <__lshift>
 801066c:	0031      	movs	r1, r6
 801066e:	9005      	str	r0, [sp, #20]
 8010670:	f7fc f962 	bl	800c938 <__mcmp>
 8010674:	2800      	cmp	r0, #0
 8010676:	dc02      	bgt.n	801067e <_dtoa_r+0xaca>
 8010678:	d1e5      	bne.n	8010646 <_dtoa_r+0xa92>
 801067a:	07e3      	lsls	r3, r4, #31
 801067c:	d5e3      	bpl.n	8010646 <_dtoa_r+0xa92>
 801067e:	2c39      	cmp	r4, #57	; 0x39
 8010680:	d1df      	bne.n	8010642 <_dtoa_r+0xa8e>
 8010682:	2339      	movs	r3, #57	; 0x39
 8010684:	9a07      	ldr	r2, [sp, #28]
 8010686:	7013      	strb	r3, [r2, #0]
 8010688:	9b08      	ldr	r3, [sp, #32]
 801068a:	9308      	str	r3, [sp, #32]
 801068c:	3b01      	subs	r3, #1
 801068e:	781a      	ldrb	r2, [r3, #0]
 8010690:	2a39      	cmp	r2, #57	; 0x39
 8010692:	d063      	beq.n	801075c <_dtoa_r+0xba8>
 8010694:	3201      	adds	r2, #1
 8010696:	701a      	strb	r2, [r3, #0]
 8010698:	e747      	b.n	801052a <_dtoa_r+0x976>
 801069a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801069c:	2b00      	cmp	r3, #0
 801069e:	dd03      	ble.n	80106a8 <_dtoa_r+0xaf4>
 80106a0:	2c39      	cmp	r4, #57	; 0x39
 80106a2:	d0ee      	beq.n	8010682 <_dtoa_r+0xace>
 80106a4:	3401      	adds	r4, #1
 80106a6:	e7ce      	b.n	8010646 <_dtoa_r+0xa92>
 80106a8:	9b07      	ldr	r3, [sp, #28]
 80106aa:	9a07      	ldr	r2, [sp, #28]
 80106ac:	701c      	strb	r4, [r3, #0]
 80106ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80106b0:	4293      	cmp	r3, r2
 80106b2:	d03e      	beq.n	8010732 <_dtoa_r+0xb7e>
 80106b4:	2300      	movs	r3, #0
 80106b6:	220a      	movs	r2, #10
 80106b8:	9905      	ldr	r1, [sp, #20]
 80106ba:	9804      	ldr	r0, [sp, #16]
 80106bc:	f7fb feec 	bl	800c498 <__multadd>
 80106c0:	2300      	movs	r3, #0
 80106c2:	9005      	str	r0, [sp, #20]
 80106c4:	220a      	movs	r2, #10
 80106c6:	0029      	movs	r1, r5
 80106c8:	9804      	ldr	r0, [sp, #16]
 80106ca:	42bd      	cmp	r5, r7
 80106cc:	d106      	bne.n	80106dc <_dtoa_r+0xb28>
 80106ce:	f7fb fee3 	bl	800c498 <__multadd>
 80106d2:	0005      	movs	r5, r0
 80106d4:	0007      	movs	r7, r0
 80106d6:	9b08      	ldr	r3, [sp, #32]
 80106d8:	9307      	str	r3, [sp, #28]
 80106da:	e784      	b.n	80105e6 <_dtoa_r+0xa32>
 80106dc:	f7fb fedc 	bl	800c498 <__multadd>
 80106e0:	0039      	movs	r1, r7
 80106e2:	0005      	movs	r5, r0
 80106e4:	2300      	movs	r3, #0
 80106e6:	220a      	movs	r2, #10
 80106e8:	9804      	ldr	r0, [sp, #16]
 80106ea:	f7fb fed5 	bl	800c498 <__multadd>
 80106ee:	0007      	movs	r7, r0
 80106f0:	e7f1      	b.n	80106d6 <_dtoa_r+0xb22>
 80106f2:	9b07      	ldr	r3, [sp, #28]
 80106f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80106f6:	2500      	movs	r5, #0
 80106f8:	0031      	movs	r1, r6
 80106fa:	9805      	ldr	r0, [sp, #20]
 80106fc:	f7ff f9ca 	bl	800fa94 <quorem>
 8010700:	9b06      	ldr	r3, [sp, #24]
 8010702:	3030      	adds	r0, #48	; 0x30
 8010704:	5558      	strb	r0, [r3, r5]
 8010706:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010708:	3501      	adds	r5, #1
 801070a:	0004      	movs	r4, r0
 801070c:	42ab      	cmp	r3, r5
 801070e:	dd07      	ble.n	8010720 <_dtoa_r+0xb6c>
 8010710:	2300      	movs	r3, #0
 8010712:	220a      	movs	r2, #10
 8010714:	9905      	ldr	r1, [sp, #20]
 8010716:	9804      	ldr	r0, [sp, #16]
 8010718:	f7fb febe 	bl	800c498 <__multadd>
 801071c:	9005      	str	r0, [sp, #20]
 801071e:	e7eb      	b.n	80106f8 <_dtoa_r+0xb44>
 8010720:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010722:	2301      	movs	r3, #1
 8010724:	2a00      	cmp	r2, #0
 8010726:	dd00      	ble.n	801072a <_dtoa_r+0xb76>
 8010728:	0013      	movs	r3, r2
 801072a:	2500      	movs	r5, #0
 801072c:	9a06      	ldr	r2, [sp, #24]
 801072e:	18d3      	adds	r3, r2, r3
 8010730:	9308      	str	r3, [sp, #32]
 8010732:	9905      	ldr	r1, [sp, #20]
 8010734:	2201      	movs	r2, #1
 8010736:	9804      	ldr	r0, [sp, #16]
 8010738:	f7fc f890 	bl	800c85c <__lshift>
 801073c:	0031      	movs	r1, r6
 801073e:	9005      	str	r0, [sp, #20]
 8010740:	f7fc f8fa 	bl	800c938 <__mcmp>
 8010744:	2800      	cmp	r0, #0
 8010746:	dc9f      	bgt.n	8010688 <_dtoa_r+0xad4>
 8010748:	d101      	bne.n	801074e <_dtoa_r+0xb9a>
 801074a:	07e4      	lsls	r4, r4, #31
 801074c:	d49c      	bmi.n	8010688 <_dtoa_r+0xad4>
 801074e:	9b08      	ldr	r3, [sp, #32]
 8010750:	9308      	str	r3, [sp, #32]
 8010752:	3b01      	subs	r3, #1
 8010754:	781a      	ldrb	r2, [r3, #0]
 8010756:	2a30      	cmp	r2, #48	; 0x30
 8010758:	d0fa      	beq.n	8010750 <_dtoa_r+0xb9c>
 801075a:	e6e6      	b.n	801052a <_dtoa_r+0x976>
 801075c:	9a06      	ldr	r2, [sp, #24]
 801075e:	429a      	cmp	r2, r3
 8010760:	d193      	bne.n	801068a <_dtoa_r+0xad6>
 8010762:	9b03      	ldr	r3, [sp, #12]
 8010764:	3301      	adds	r3, #1
 8010766:	9303      	str	r3, [sp, #12]
 8010768:	2331      	movs	r3, #49	; 0x31
 801076a:	7013      	strb	r3, [r2, #0]
 801076c:	e6dd      	b.n	801052a <_dtoa_r+0x976>
 801076e:	4b09      	ldr	r3, [pc, #36]	; (8010794 <_dtoa_r+0xbe0>)
 8010770:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8010772:	9306      	str	r3, [sp, #24]
 8010774:	4b08      	ldr	r3, [pc, #32]	; (8010798 <_dtoa_r+0xbe4>)
 8010776:	2a00      	cmp	r2, #0
 8010778:	d001      	beq.n	801077e <_dtoa_r+0xbca>
 801077a:	f7ff fa4c 	bl	800fc16 <_dtoa_r+0x62>
 801077e:	f7ff fa4c 	bl	800fc1a <_dtoa_r+0x66>
 8010782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010784:	2b00      	cmp	r3, #0
 8010786:	dcb6      	bgt.n	80106f6 <_dtoa_r+0xb42>
 8010788:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801078a:	2b02      	cmp	r3, #2
 801078c:	dd00      	ble.n	8010790 <_dtoa_r+0xbdc>
 801078e:	e6b6      	b.n	80104fe <_dtoa_r+0x94a>
 8010790:	e7b1      	b.n	80106f6 <_dtoa_r+0xb42>
 8010792:	46c0      	nop			; (mov r8, r8)
 8010794:	080143c4 	.word	0x080143c4
 8010798:	080143cc 	.word	0x080143cc

0801079c <realloc>:
 801079c:	b510      	push	{r4, lr}
 801079e:	4b03      	ldr	r3, [pc, #12]	; (80107ac <realloc+0x10>)
 80107a0:	000a      	movs	r2, r1
 80107a2:	0001      	movs	r1, r0
 80107a4:	6818      	ldr	r0, [r3, #0]
 80107a6:	f000 f803 	bl	80107b0 <_realloc_r>
 80107aa:	bd10      	pop	{r4, pc}
 80107ac:	200006d0 	.word	0x200006d0

080107b0 <_realloc_r>:
 80107b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80107b2:	b087      	sub	sp, #28
 80107b4:	1e0c      	subs	r4, r1, #0
 80107b6:	9001      	str	r0, [sp, #4]
 80107b8:	9205      	str	r2, [sp, #20]
 80107ba:	d106      	bne.n	80107ca <_realloc_r+0x1a>
 80107bc:	0011      	movs	r1, r2
 80107be:	f7f9 fe39 	bl	800a434 <_malloc_r>
 80107c2:	0007      	movs	r7, r0
 80107c4:	0038      	movs	r0, r7
 80107c6:	b007      	add	sp, #28
 80107c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80107ca:	9801      	ldr	r0, [sp, #4]
 80107cc:	f7fa f846 	bl	800a85c <__malloc_lock>
 80107d0:	0023      	movs	r3, r4
 80107d2:	3b08      	subs	r3, #8
 80107d4:	685f      	ldr	r7, [r3, #4]
 80107d6:	9304      	str	r3, [sp, #16]
 80107d8:	9b05      	ldr	r3, [sp, #20]
 80107da:	330b      	adds	r3, #11
 80107dc:	2b16      	cmp	r3, #22
 80107de:	d908      	bls.n	80107f2 <_realloc_r+0x42>
 80107e0:	2207      	movs	r2, #7
 80107e2:	4393      	bics	r3, r2
 80107e4:	9300      	str	r3, [sp, #0]
 80107e6:	d506      	bpl.n	80107f6 <_realloc_r+0x46>
 80107e8:	230c      	movs	r3, #12
 80107ea:	9a01      	ldr	r2, [sp, #4]
 80107ec:	2700      	movs	r7, #0
 80107ee:	6013      	str	r3, [r2, #0]
 80107f0:	e7e8      	b.n	80107c4 <_realloc_r+0x14>
 80107f2:	2310      	movs	r3, #16
 80107f4:	9300      	str	r3, [sp, #0]
 80107f6:	9b00      	ldr	r3, [sp, #0]
 80107f8:	9a05      	ldr	r2, [sp, #20]
 80107fa:	4293      	cmp	r3, r2
 80107fc:	d3f4      	bcc.n	80107e8 <_realloc_r+0x38>
 80107fe:	9b04      	ldr	r3, [sp, #16]
 8010800:	003a      	movs	r2, r7
 8010802:	9302      	str	r3, [sp, #8]
 8010804:	2303      	movs	r3, #3
 8010806:	439a      	bics	r2, r3
 8010808:	9b00      	ldr	r3, [sp, #0]
 801080a:	9203      	str	r2, [sp, #12]
 801080c:	4293      	cmp	r3, r2
 801080e:	dc00      	bgt.n	8010812 <_realloc_r+0x62>
 8010810:	e169      	b.n	8010ae6 <_realloc_r+0x336>
 8010812:	9b04      	ldr	r3, [sp, #16]
 8010814:	48b8      	ldr	r0, [pc, #736]	; (8010af8 <_realloc_r+0x348>)
 8010816:	189b      	adds	r3, r3, r2
 8010818:	6882      	ldr	r2, [r0, #8]
 801081a:	4694      	mov	ip, r2
 801081c:	685a      	ldr	r2, [r3, #4]
 801081e:	459c      	cmp	ip, r3
 8010820:	d006      	beq.n	8010830 <_realloc_r+0x80>
 8010822:	2501      	movs	r5, #1
 8010824:	0011      	movs	r1, r2
 8010826:	43a9      	bics	r1, r5
 8010828:	1859      	adds	r1, r3, r1
 801082a:	6849      	ldr	r1, [r1, #4]
 801082c:	4229      	tst	r1, r5
 801082e:	d144      	bne.n	80108ba <_realloc_r+0x10a>
 8010830:	2103      	movs	r1, #3
 8010832:	438a      	bics	r2, r1
 8010834:	9903      	ldr	r1, [sp, #12]
 8010836:	188e      	adds	r6, r1, r2
 8010838:	9900      	ldr	r1, [sp, #0]
 801083a:	459c      	cmp	ip, r3
 801083c:	d117      	bne.n	801086e <_realloc_r+0xbe>
 801083e:	3110      	adds	r1, #16
 8010840:	42b1      	cmp	r1, r6
 8010842:	dc3c      	bgt.n	80108be <_realloc_r+0x10e>
 8010844:	9a00      	ldr	r2, [sp, #0]
 8010846:	2101      	movs	r1, #1
 8010848:	4694      	mov	ip, r2
 801084a:	1ab6      	subs	r6, r6, r2
 801084c:	0022      	movs	r2, r4
 801084e:	9b04      	ldr	r3, [sp, #16]
 8010850:	430e      	orrs	r6, r1
 8010852:	4463      	add	r3, ip
 8010854:	6083      	str	r3, [r0, #8]
 8010856:	3a08      	subs	r2, #8
 8010858:	605e      	str	r6, [r3, #4]
 801085a:	6853      	ldr	r3, [r2, #4]
 801085c:	9801      	ldr	r0, [sp, #4]
 801085e:	400b      	ands	r3, r1
 8010860:	4661      	mov	r1, ip
 8010862:	430b      	orrs	r3, r1
 8010864:	6053      	str	r3, [r2, #4]
 8010866:	f7fa f801 	bl	800a86c <__malloc_unlock>
 801086a:	0027      	movs	r7, r4
 801086c:	e7aa      	b.n	80107c4 <_realloc_r+0x14>
 801086e:	42b1      	cmp	r1, r6
 8010870:	dc25      	bgt.n	80108be <_realloc_r+0x10e>
 8010872:	68da      	ldr	r2, [r3, #12]
 8010874:	689b      	ldr	r3, [r3, #8]
 8010876:	60da      	str	r2, [r3, #12]
 8010878:	6093      	str	r3, [r2, #8]
 801087a:	9b00      	ldr	r3, [sp, #0]
 801087c:	9a02      	ldr	r2, [sp, #8]
 801087e:	1af4      	subs	r4, r6, r3
 8010880:	9b02      	ldr	r3, [sp, #8]
 8010882:	1992      	adds	r2, r2, r6
 8010884:	6858      	ldr	r0, [r3, #4]
 8010886:	2301      	movs	r3, #1
 8010888:	4018      	ands	r0, r3
 801088a:	2c0f      	cmp	r4, #15
 801088c:	d800      	bhi.n	8010890 <_realloc_r+0xe0>
 801088e:	e12c      	b.n	8010aea <_realloc_r+0x33a>
 8010890:	9d00      	ldr	r5, [sp, #0]
 8010892:	9902      	ldr	r1, [sp, #8]
 8010894:	4328      	orrs	r0, r5
 8010896:	1949      	adds	r1, r1, r5
 8010898:	9d02      	ldr	r5, [sp, #8]
 801089a:	431c      	orrs	r4, r3
 801089c:	6068      	str	r0, [r5, #4]
 801089e:	604c      	str	r4, [r1, #4]
 80108a0:	6850      	ldr	r0, [r2, #4]
 80108a2:	3108      	adds	r1, #8
 80108a4:	4303      	orrs	r3, r0
 80108a6:	6053      	str	r3, [r2, #4]
 80108a8:	9801      	ldr	r0, [sp, #4]
 80108aa:	f7fb f9a3 	bl	800bbf4 <_free_r>
 80108ae:	9801      	ldr	r0, [sp, #4]
 80108b0:	f7f9 ffdc 	bl	800a86c <__malloc_unlock>
 80108b4:	9f02      	ldr	r7, [sp, #8]
 80108b6:	3708      	adds	r7, #8
 80108b8:	e784      	b.n	80107c4 <_realloc_r+0x14>
 80108ba:	2200      	movs	r2, #0
 80108bc:	0013      	movs	r3, r2
 80108be:	07ff      	lsls	r7, r7, #31
 80108c0:	d500      	bpl.n	80108c4 <_realloc_r+0x114>
 80108c2:	e0c6      	b.n	8010a52 <_realloc_r+0x2a2>
 80108c4:	0021      	movs	r1, r4
 80108c6:	2003      	movs	r0, #3
 80108c8:	3908      	subs	r1, #8
 80108ca:	680d      	ldr	r5, [r1, #0]
 80108cc:	9904      	ldr	r1, [sp, #16]
 80108ce:	1b4d      	subs	r5, r1, r5
 80108d0:	6869      	ldr	r1, [r5, #4]
 80108d2:	4381      	bics	r1, r0
 80108d4:	9803      	ldr	r0, [sp, #12]
 80108d6:	180f      	adds	r7, r1, r0
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d100      	bne.n	80108de <_realloc_r+0x12e>
 80108dc:	e084      	b.n	80109e8 <_realloc_r+0x238>
 80108de:	19d6      	adds	r6, r2, r7
 80108e0:	459c      	cmp	ip, r3
 80108e2:	d148      	bne.n	8010976 <_realloc_r+0x1c6>
 80108e4:	9b00      	ldr	r3, [sp, #0]
 80108e6:	3310      	adds	r3, #16
 80108e8:	42b3      	cmp	r3, r6
 80108ea:	dc7d      	bgt.n	80109e8 <_realloc_r+0x238>
 80108ec:	68aa      	ldr	r2, [r5, #8]
 80108ee:	68eb      	ldr	r3, [r5, #12]
 80108f0:	002f      	movs	r7, r5
 80108f2:	60d3      	str	r3, [r2, #12]
 80108f4:	609a      	str	r2, [r3, #8]
 80108f6:	0002      	movs	r2, r0
 80108f8:	3a04      	subs	r2, #4
 80108fa:	3708      	adds	r7, #8
 80108fc:	2a24      	cmp	r2, #36	; 0x24
 80108fe:	d835      	bhi.n	801096c <_realloc_r+0x1bc>
 8010900:	003b      	movs	r3, r7
 8010902:	2a13      	cmp	r2, #19
 8010904:	d908      	bls.n	8010918 <_realloc_r+0x168>
 8010906:	6823      	ldr	r3, [r4, #0]
 8010908:	60ab      	str	r3, [r5, #8]
 801090a:	6863      	ldr	r3, [r4, #4]
 801090c:	60eb      	str	r3, [r5, #12]
 801090e:	2a1b      	cmp	r2, #27
 8010910:	d81a      	bhi.n	8010948 <_realloc_r+0x198>
 8010912:	002b      	movs	r3, r5
 8010914:	3408      	adds	r4, #8
 8010916:	3310      	adds	r3, #16
 8010918:	6822      	ldr	r2, [r4, #0]
 801091a:	601a      	str	r2, [r3, #0]
 801091c:	6862      	ldr	r2, [r4, #4]
 801091e:	605a      	str	r2, [r3, #4]
 8010920:	68a2      	ldr	r2, [r4, #8]
 8010922:	609a      	str	r2, [r3, #8]
 8010924:	9b00      	ldr	r3, [sp, #0]
 8010926:	4a74      	ldr	r2, [pc, #464]	; (8010af8 <_realloc_r+0x348>)
 8010928:	18eb      	adds	r3, r5, r3
 801092a:	6093      	str	r3, [r2, #8]
 801092c:	9a00      	ldr	r2, [sp, #0]
 801092e:	1ab6      	subs	r6, r6, r2
 8010930:	2201      	movs	r2, #1
 8010932:	4316      	orrs	r6, r2
 8010934:	605e      	str	r6, [r3, #4]
 8010936:	686b      	ldr	r3, [r5, #4]
 8010938:	4013      	ands	r3, r2
 801093a:	9a00      	ldr	r2, [sp, #0]
 801093c:	4313      	orrs	r3, r2
 801093e:	606b      	str	r3, [r5, #4]
 8010940:	9801      	ldr	r0, [sp, #4]
 8010942:	f7f9 ff93 	bl	800a86c <__malloc_unlock>
 8010946:	e73d      	b.n	80107c4 <_realloc_r+0x14>
 8010948:	68a3      	ldr	r3, [r4, #8]
 801094a:	612b      	str	r3, [r5, #16]
 801094c:	68e3      	ldr	r3, [r4, #12]
 801094e:	616b      	str	r3, [r5, #20]
 8010950:	2a24      	cmp	r2, #36	; 0x24
 8010952:	d003      	beq.n	801095c <_realloc_r+0x1ac>
 8010954:	002b      	movs	r3, r5
 8010956:	3410      	adds	r4, #16
 8010958:	3318      	adds	r3, #24
 801095a:	e7dd      	b.n	8010918 <_realloc_r+0x168>
 801095c:	6923      	ldr	r3, [r4, #16]
 801095e:	61ab      	str	r3, [r5, #24]
 8010960:	002b      	movs	r3, r5
 8010962:	6962      	ldr	r2, [r4, #20]
 8010964:	3320      	adds	r3, #32
 8010966:	61ea      	str	r2, [r5, #28]
 8010968:	3418      	adds	r4, #24
 801096a:	e7d5      	b.n	8010918 <_realloc_r+0x168>
 801096c:	0021      	movs	r1, r4
 801096e:	0038      	movs	r0, r7
 8010970:	f001 fbb5 	bl	80120de <memmove>
 8010974:	e7d6      	b.n	8010924 <_realloc_r+0x174>
 8010976:	9a00      	ldr	r2, [sp, #0]
 8010978:	42b2      	cmp	r2, r6
 801097a:	dc35      	bgt.n	80109e8 <_realloc_r+0x238>
 801097c:	0028      	movs	r0, r5
 801097e:	68da      	ldr	r2, [r3, #12]
 8010980:	689b      	ldr	r3, [r3, #8]
 8010982:	3008      	adds	r0, #8
 8010984:	60da      	str	r2, [r3, #12]
 8010986:	6093      	str	r3, [r2, #8]
 8010988:	68aa      	ldr	r2, [r5, #8]
 801098a:	68eb      	ldr	r3, [r5, #12]
 801098c:	60d3      	str	r3, [r2, #12]
 801098e:	609a      	str	r2, [r3, #8]
 8010990:	9a03      	ldr	r2, [sp, #12]
 8010992:	3a04      	subs	r2, #4
 8010994:	2a24      	cmp	r2, #36	; 0x24
 8010996:	d823      	bhi.n	80109e0 <_realloc_r+0x230>
 8010998:	2a13      	cmp	r2, #19
 801099a:	d907      	bls.n	80109ac <_realloc_r+0x1fc>
 801099c:	6823      	ldr	r3, [r4, #0]
 801099e:	60ab      	str	r3, [r5, #8]
 80109a0:	6863      	ldr	r3, [r4, #4]
 80109a2:	60eb      	str	r3, [r5, #12]
 80109a4:	2a1b      	cmp	r2, #27
 80109a6:	d809      	bhi.n	80109bc <_realloc_r+0x20c>
 80109a8:	3408      	adds	r4, #8
 80109aa:	3008      	adds	r0, #8
 80109ac:	6823      	ldr	r3, [r4, #0]
 80109ae:	6003      	str	r3, [r0, #0]
 80109b0:	6863      	ldr	r3, [r4, #4]
 80109b2:	6043      	str	r3, [r0, #4]
 80109b4:	68a3      	ldr	r3, [r4, #8]
 80109b6:	6083      	str	r3, [r0, #8]
 80109b8:	9502      	str	r5, [sp, #8]
 80109ba:	e75e      	b.n	801087a <_realloc_r+0xca>
 80109bc:	68a3      	ldr	r3, [r4, #8]
 80109be:	612b      	str	r3, [r5, #16]
 80109c0:	68e3      	ldr	r3, [r4, #12]
 80109c2:	616b      	str	r3, [r5, #20]
 80109c4:	2a24      	cmp	r2, #36	; 0x24
 80109c6:	d003      	beq.n	80109d0 <_realloc_r+0x220>
 80109c8:	0028      	movs	r0, r5
 80109ca:	3410      	adds	r4, #16
 80109cc:	3018      	adds	r0, #24
 80109ce:	e7ed      	b.n	80109ac <_realloc_r+0x1fc>
 80109d0:	0028      	movs	r0, r5
 80109d2:	6923      	ldr	r3, [r4, #16]
 80109d4:	3020      	adds	r0, #32
 80109d6:	61ab      	str	r3, [r5, #24]
 80109d8:	6963      	ldr	r3, [r4, #20]
 80109da:	3418      	adds	r4, #24
 80109dc:	61eb      	str	r3, [r5, #28]
 80109de:	e7e5      	b.n	80109ac <_realloc_r+0x1fc>
 80109e0:	0021      	movs	r1, r4
 80109e2:	f001 fb7c 	bl	80120de <memmove>
 80109e6:	e7e7      	b.n	80109b8 <_realloc_r+0x208>
 80109e8:	9b00      	ldr	r3, [sp, #0]
 80109ea:	42bb      	cmp	r3, r7
 80109ec:	dc31      	bgt.n	8010a52 <_realloc_r+0x2a2>
 80109ee:	0028      	movs	r0, r5
 80109f0:	68aa      	ldr	r2, [r5, #8]
 80109f2:	68eb      	ldr	r3, [r5, #12]
 80109f4:	3008      	adds	r0, #8
 80109f6:	60d3      	str	r3, [r2, #12]
 80109f8:	609a      	str	r2, [r3, #8]
 80109fa:	9a03      	ldr	r2, [sp, #12]
 80109fc:	3a04      	subs	r2, #4
 80109fe:	2a24      	cmp	r2, #36	; 0x24
 8010a00:	d823      	bhi.n	8010a4a <_realloc_r+0x29a>
 8010a02:	2a13      	cmp	r2, #19
 8010a04:	d907      	bls.n	8010a16 <_realloc_r+0x266>
 8010a06:	6823      	ldr	r3, [r4, #0]
 8010a08:	60ab      	str	r3, [r5, #8]
 8010a0a:	6863      	ldr	r3, [r4, #4]
 8010a0c:	60eb      	str	r3, [r5, #12]
 8010a0e:	2a1b      	cmp	r2, #27
 8010a10:	d809      	bhi.n	8010a26 <_realloc_r+0x276>
 8010a12:	3408      	adds	r4, #8
 8010a14:	3008      	adds	r0, #8
 8010a16:	6823      	ldr	r3, [r4, #0]
 8010a18:	6003      	str	r3, [r0, #0]
 8010a1a:	6863      	ldr	r3, [r4, #4]
 8010a1c:	6043      	str	r3, [r0, #4]
 8010a1e:	68a3      	ldr	r3, [r4, #8]
 8010a20:	6083      	str	r3, [r0, #8]
 8010a22:	003e      	movs	r6, r7
 8010a24:	e7c8      	b.n	80109b8 <_realloc_r+0x208>
 8010a26:	68a3      	ldr	r3, [r4, #8]
 8010a28:	612b      	str	r3, [r5, #16]
 8010a2a:	68e3      	ldr	r3, [r4, #12]
 8010a2c:	616b      	str	r3, [r5, #20]
 8010a2e:	2a24      	cmp	r2, #36	; 0x24
 8010a30:	d003      	beq.n	8010a3a <_realloc_r+0x28a>
 8010a32:	0028      	movs	r0, r5
 8010a34:	3410      	adds	r4, #16
 8010a36:	3018      	adds	r0, #24
 8010a38:	e7ed      	b.n	8010a16 <_realloc_r+0x266>
 8010a3a:	0028      	movs	r0, r5
 8010a3c:	6923      	ldr	r3, [r4, #16]
 8010a3e:	3020      	adds	r0, #32
 8010a40:	61ab      	str	r3, [r5, #24]
 8010a42:	6963      	ldr	r3, [r4, #20]
 8010a44:	3418      	adds	r4, #24
 8010a46:	61eb      	str	r3, [r5, #28]
 8010a48:	e7e5      	b.n	8010a16 <_realloc_r+0x266>
 8010a4a:	0021      	movs	r1, r4
 8010a4c:	f001 fb47 	bl	80120de <memmove>
 8010a50:	e7e7      	b.n	8010a22 <_realloc_r+0x272>
 8010a52:	9905      	ldr	r1, [sp, #20]
 8010a54:	9801      	ldr	r0, [sp, #4]
 8010a56:	f7f9 fced 	bl	800a434 <_malloc_r>
 8010a5a:	1e07      	subs	r7, r0, #0
 8010a5c:	d100      	bne.n	8010a60 <_realloc_r+0x2b0>
 8010a5e:	e76f      	b.n	8010940 <_realloc_r+0x190>
 8010a60:	0023      	movs	r3, r4
 8010a62:	2201      	movs	r2, #1
 8010a64:	3b08      	subs	r3, #8
 8010a66:	685b      	ldr	r3, [r3, #4]
 8010a68:	4393      	bics	r3, r2
 8010a6a:	9a04      	ldr	r2, [sp, #16]
 8010a6c:	18d3      	adds	r3, r2, r3
 8010a6e:	0002      	movs	r2, r0
 8010a70:	3a08      	subs	r2, #8
 8010a72:	4293      	cmp	r3, r2
 8010a74:	d105      	bne.n	8010a82 <_realloc_r+0x2d2>
 8010a76:	685e      	ldr	r6, [r3, #4]
 8010a78:	2303      	movs	r3, #3
 8010a7a:	439e      	bics	r6, r3
 8010a7c:	9b03      	ldr	r3, [sp, #12]
 8010a7e:	18f6      	adds	r6, r6, r3
 8010a80:	e6fb      	b.n	801087a <_realloc_r+0xca>
 8010a82:	9a03      	ldr	r2, [sp, #12]
 8010a84:	3a04      	subs	r2, #4
 8010a86:	2a24      	cmp	r2, #36	; 0x24
 8010a88:	d829      	bhi.n	8010ade <_realloc_r+0x32e>
 8010a8a:	0003      	movs	r3, r0
 8010a8c:	0021      	movs	r1, r4
 8010a8e:	2a13      	cmp	r2, #19
 8010a90:	d908      	bls.n	8010aa4 <_realloc_r+0x2f4>
 8010a92:	6823      	ldr	r3, [r4, #0]
 8010a94:	6003      	str	r3, [r0, #0]
 8010a96:	6863      	ldr	r3, [r4, #4]
 8010a98:	6043      	str	r3, [r0, #4]
 8010a9a:	2a1b      	cmp	r2, #27
 8010a9c:	d80d      	bhi.n	8010aba <_realloc_r+0x30a>
 8010a9e:	0003      	movs	r3, r0
 8010aa0:	3108      	adds	r1, #8
 8010aa2:	3308      	adds	r3, #8
 8010aa4:	680a      	ldr	r2, [r1, #0]
 8010aa6:	601a      	str	r2, [r3, #0]
 8010aa8:	684a      	ldr	r2, [r1, #4]
 8010aaa:	605a      	str	r2, [r3, #4]
 8010aac:	688a      	ldr	r2, [r1, #8]
 8010aae:	609a      	str	r2, [r3, #8]
 8010ab0:	0021      	movs	r1, r4
 8010ab2:	9801      	ldr	r0, [sp, #4]
 8010ab4:	f7fb f89e 	bl	800bbf4 <_free_r>
 8010ab8:	e742      	b.n	8010940 <_realloc_r+0x190>
 8010aba:	68a3      	ldr	r3, [r4, #8]
 8010abc:	6083      	str	r3, [r0, #8]
 8010abe:	68e3      	ldr	r3, [r4, #12]
 8010ac0:	60c3      	str	r3, [r0, #12]
 8010ac2:	2a24      	cmp	r2, #36	; 0x24
 8010ac4:	d003      	beq.n	8010ace <_realloc_r+0x31e>
 8010ac6:	0003      	movs	r3, r0
 8010ac8:	3110      	adds	r1, #16
 8010aca:	3310      	adds	r3, #16
 8010acc:	e7ea      	b.n	8010aa4 <_realloc_r+0x2f4>
 8010ace:	6923      	ldr	r3, [r4, #16]
 8010ad0:	3118      	adds	r1, #24
 8010ad2:	6103      	str	r3, [r0, #16]
 8010ad4:	0003      	movs	r3, r0
 8010ad6:	6962      	ldr	r2, [r4, #20]
 8010ad8:	3318      	adds	r3, #24
 8010ada:	6142      	str	r2, [r0, #20]
 8010adc:	e7e2      	b.n	8010aa4 <_realloc_r+0x2f4>
 8010ade:	0021      	movs	r1, r4
 8010ae0:	f001 fafd 	bl	80120de <memmove>
 8010ae4:	e7e4      	b.n	8010ab0 <_realloc_r+0x300>
 8010ae6:	9e03      	ldr	r6, [sp, #12]
 8010ae8:	e6c7      	b.n	801087a <_realloc_r+0xca>
 8010aea:	9902      	ldr	r1, [sp, #8]
 8010aec:	4306      	orrs	r6, r0
 8010aee:	604e      	str	r6, [r1, #4]
 8010af0:	6851      	ldr	r1, [r2, #4]
 8010af2:	430b      	orrs	r3, r1
 8010af4:	6053      	str	r3, [r2, #4]
 8010af6:	e6da      	b.n	80108ae <_realloc_r+0xfe>
 8010af8:	20000028 	.word	0x20000028

08010afc <_strtoul_l.constprop.0>:
 8010afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010afe:	b087      	sub	sp, #28
 8010b00:	9202      	str	r2, [sp, #8]
 8010b02:	4a3e      	ldr	r2, [pc, #248]	; (8010bfc <_strtoul_l.constprop.0+0x100>)
 8010b04:	001e      	movs	r6, r3
 8010b06:	9101      	str	r1, [sp, #4]
 8010b08:	000b      	movs	r3, r1
 8010b0a:	4694      	mov	ip, r2
 8010b0c:	2108      	movs	r1, #8
 8010b0e:	9005      	str	r0, [sp, #20]
 8010b10:	001a      	movs	r2, r3
 8010b12:	4660      	mov	r0, ip
 8010b14:	7814      	ldrb	r4, [r2, #0]
 8010b16:	3301      	adds	r3, #1
 8010b18:	5d00      	ldrb	r0, [r0, r4]
 8010b1a:	001d      	movs	r5, r3
 8010b1c:	0007      	movs	r7, r0
 8010b1e:	400f      	ands	r7, r1
 8010b20:	4208      	tst	r0, r1
 8010b22:	d1f5      	bne.n	8010b10 <_strtoul_l.constprop.0+0x14>
 8010b24:	2c2d      	cmp	r4, #45	; 0x2d
 8010b26:	d13d      	bne.n	8010ba4 <_strtoul_l.constprop.0+0xa8>
 8010b28:	2701      	movs	r7, #1
 8010b2a:	781c      	ldrb	r4, [r3, #0]
 8010b2c:	1c95      	adds	r5, r2, #2
 8010b2e:	2e00      	cmp	r6, #0
 8010b30:	d05f      	beq.n	8010bf2 <_strtoul_l.constprop.0+0xf6>
 8010b32:	2e10      	cmp	r6, #16
 8010b34:	d109      	bne.n	8010b4a <_strtoul_l.constprop.0+0x4e>
 8010b36:	2c30      	cmp	r4, #48	; 0x30
 8010b38:	d107      	bne.n	8010b4a <_strtoul_l.constprop.0+0x4e>
 8010b3a:	2220      	movs	r2, #32
 8010b3c:	782b      	ldrb	r3, [r5, #0]
 8010b3e:	4393      	bics	r3, r2
 8010b40:	2b58      	cmp	r3, #88	; 0x58
 8010b42:	d151      	bne.n	8010be8 <_strtoul_l.constprop.0+0xec>
 8010b44:	2610      	movs	r6, #16
 8010b46:	786c      	ldrb	r4, [r5, #1]
 8010b48:	3502      	adds	r5, #2
 8010b4a:	2001      	movs	r0, #1
 8010b4c:	0031      	movs	r1, r6
 8010b4e:	4240      	negs	r0, r0
 8010b50:	f7ef faf4 	bl	800013c <__udivsi3>
 8010b54:	9003      	str	r0, [sp, #12]
 8010b56:	2001      	movs	r0, #1
 8010b58:	0031      	movs	r1, r6
 8010b5a:	4240      	negs	r0, r0
 8010b5c:	f7ef fb74 	bl	8000248 <__aeabi_uidivmod>
 8010b60:	2300      	movs	r3, #0
 8010b62:	2201      	movs	r2, #1
 8010b64:	9104      	str	r1, [sp, #16]
 8010b66:	2101      	movs	r1, #1
 8010b68:	0018      	movs	r0, r3
 8010b6a:	4694      	mov	ip, r2
 8010b6c:	4249      	negs	r1, r1
 8010b6e:	0022      	movs	r2, r4
 8010b70:	3a30      	subs	r2, #48	; 0x30
 8010b72:	2a09      	cmp	r2, #9
 8010b74:	d903      	bls.n	8010b7e <_strtoul_l.constprop.0+0x82>
 8010b76:	3a11      	subs	r2, #17
 8010b78:	2a19      	cmp	r2, #25
 8010b7a:	d818      	bhi.n	8010bae <_strtoul_l.constprop.0+0xb2>
 8010b7c:	320a      	adds	r2, #10
 8010b7e:	4296      	cmp	r6, r2
 8010b80:	dd19      	ble.n	8010bb6 <_strtoul_l.constprop.0+0xba>
 8010b82:	1c5c      	adds	r4, r3, #1
 8010b84:	d00b      	beq.n	8010b9e <_strtoul_l.constprop.0+0xa2>
 8010b86:	9c03      	ldr	r4, [sp, #12]
 8010b88:	000b      	movs	r3, r1
 8010b8a:	4284      	cmp	r4, r0
 8010b8c:	d307      	bcc.n	8010b9e <_strtoul_l.constprop.0+0xa2>
 8010b8e:	d103      	bne.n	8010b98 <_strtoul_l.constprop.0+0x9c>
 8010b90:	9c04      	ldr	r4, [sp, #16]
 8010b92:	000b      	movs	r3, r1
 8010b94:	4294      	cmp	r4, r2
 8010b96:	db02      	blt.n	8010b9e <_strtoul_l.constprop.0+0xa2>
 8010b98:	4663      	mov	r3, ip
 8010b9a:	4370      	muls	r0, r6
 8010b9c:	1810      	adds	r0, r2, r0
 8010b9e:	782c      	ldrb	r4, [r5, #0]
 8010ba0:	3501      	adds	r5, #1
 8010ba2:	e7e4      	b.n	8010b6e <_strtoul_l.constprop.0+0x72>
 8010ba4:	2c2b      	cmp	r4, #43	; 0x2b
 8010ba6:	d1c2      	bne.n	8010b2e <_strtoul_l.constprop.0+0x32>
 8010ba8:	781c      	ldrb	r4, [r3, #0]
 8010baa:	1c95      	adds	r5, r2, #2
 8010bac:	e7bf      	b.n	8010b2e <_strtoul_l.constprop.0+0x32>
 8010bae:	0022      	movs	r2, r4
 8010bb0:	3a61      	subs	r2, #97	; 0x61
 8010bb2:	2a19      	cmp	r2, #25
 8010bb4:	d9e2      	bls.n	8010b7c <_strtoul_l.constprop.0+0x80>
 8010bb6:	1c5a      	adds	r2, r3, #1
 8010bb8:	d108      	bne.n	8010bcc <_strtoul_l.constprop.0+0xd0>
 8010bba:	2222      	movs	r2, #34	; 0x22
 8010bbc:	9905      	ldr	r1, [sp, #20]
 8010bbe:	0018      	movs	r0, r3
 8010bc0:	600a      	str	r2, [r1, #0]
 8010bc2:	9a02      	ldr	r2, [sp, #8]
 8010bc4:	2a00      	cmp	r2, #0
 8010bc6:	d109      	bne.n	8010bdc <_strtoul_l.constprop.0+0xe0>
 8010bc8:	b007      	add	sp, #28
 8010bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010bcc:	2f00      	cmp	r7, #0
 8010bce:	d000      	beq.n	8010bd2 <_strtoul_l.constprop.0+0xd6>
 8010bd0:	4240      	negs	r0, r0
 8010bd2:	9a02      	ldr	r2, [sp, #8]
 8010bd4:	2a00      	cmp	r2, #0
 8010bd6:	d0f7      	beq.n	8010bc8 <_strtoul_l.constprop.0+0xcc>
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	d001      	beq.n	8010be0 <_strtoul_l.constprop.0+0xe4>
 8010bdc:	1e6b      	subs	r3, r5, #1
 8010bde:	9301      	str	r3, [sp, #4]
 8010be0:	9b02      	ldr	r3, [sp, #8]
 8010be2:	9a01      	ldr	r2, [sp, #4]
 8010be4:	601a      	str	r2, [r3, #0]
 8010be6:	e7ef      	b.n	8010bc8 <_strtoul_l.constprop.0+0xcc>
 8010be8:	2430      	movs	r4, #48	; 0x30
 8010bea:	2e00      	cmp	r6, #0
 8010bec:	d1ad      	bne.n	8010b4a <_strtoul_l.constprop.0+0x4e>
 8010bee:	3608      	adds	r6, #8
 8010bf0:	e7ab      	b.n	8010b4a <_strtoul_l.constprop.0+0x4e>
 8010bf2:	2c30      	cmp	r4, #48	; 0x30
 8010bf4:	d0a1      	beq.n	8010b3a <_strtoul_l.constprop.0+0x3e>
 8010bf6:	260a      	movs	r6, #10
 8010bf8:	e7a7      	b.n	8010b4a <_strtoul_l.constprop.0+0x4e>
 8010bfa:	46c0      	nop			; (mov r8, r8)
 8010bfc:	08014039 	.word	0x08014039

08010c00 <_strtoul_r>:
 8010c00:	b510      	push	{r4, lr}
 8010c02:	f7ff ff7b 	bl	8010afc <_strtoul_l.constprop.0>
 8010c06:	bd10      	pop	{r4, pc}

08010c08 <_strtoll_l.constprop.0>:
 8010c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c0a:	b08d      	sub	sp, #52	; 0x34
 8010c0c:	9203      	str	r2, [sp, #12]
 8010c0e:	4a53      	ldr	r2, [pc, #332]	; (8010d5c <_strtoll_l.constprop.0+0x154>)
 8010c10:	001e      	movs	r6, r3
 8010c12:	9102      	str	r1, [sp, #8]
 8010c14:	000b      	movs	r3, r1
 8010c16:	4694      	mov	ip, r2
 8010c18:	2108      	movs	r1, #8
 8010c1a:	900a      	str	r0, [sp, #40]	; 0x28
 8010c1c:	001a      	movs	r2, r3
 8010c1e:	4660      	mov	r0, ip
 8010c20:	7814      	ldrb	r4, [r2, #0]
 8010c22:	3301      	adds	r3, #1
 8010c24:	5d00      	ldrb	r0, [r0, r4]
 8010c26:	001d      	movs	r5, r3
 8010c28:	0007      	movs	r7, r0
 8010c2a:	400f      	ands	r7, r1
 8010c2c:	4208      	tst	r0, r1
 8010c2e:	d1f5      	bne.n	8010c1c <_strtoll_l.constprop.0+0x14>
 8010c30:	2c2d      	cmp	r4, #45	; 0x2d
 8010c32:	d153      	bne.n	8010cdc <_strtoll_l.constprop.0+0xd4>
 8010c34:	781c      	ldrb	r4, [r3, #0]
 8010c36:	2301      	movs	r3, #1
 8010c38:	1c95      	adds	r5, r2, #2
 8010c3a:	9301      	str	r3, [sp, #4]
 8010c3c:	2e00      	cmp	r6, #0
 8010c3e:	d100      	bne.n	8010c42 <_strtoll_l.constprop.0+0x3a>
 8010c40:	e086      	b.n	8010d50 <_strtoll_l.constprop.0+0x148>
 8010c42:	2e10      	cmp	r6, #16
 8010c44:	d10a      	bne.n	8010c5c <_strtoll_l.constprop.0+0x54>
 8010c46:	2c30      	cmp	r4, #48	; 0x30
 8010c48:	d108      	bne.n	8010c5c <_strtoll_l.constprop.0+0x54>
 8010c4a:	2220      	movs	r2, #32
 8010c4c:	782b      	ldrb	r3, [r5, #0]
 8010c4e:	4393      	bics	r3, r2
 8010c50:	2b58      	cmp	r3, #88	; 0x58
 8010c52:	d000      	beq.n	8010c56 <_strtoll_l.constprop.0+0x4e>
 8010c54:	e076      	b.n	8010d44 <_strtoll_l.constprop.0+0x13c>
 8010c56:	2610      	movs	r6, #16
 8010c58:	786c      	ldrb	r4, [r5, #1]
 8010c5a:	3502      	adds	r5, #2
 8010c5c:	2001      	movs	r0, #1
 8010c5e:	2300      	movs	r3, #0
 8010c60:	493f      	ldr	r1, [pc, #252]	; (8010d60 <_strtoll_l.constprop.0+0x158>)
 8010c62:	9a01      	ldr	r2, [sp, #4]
 8010c64:	4240      	negs	r0, r0
 8010c66:	1812      	adds	r2, r2, r0
 8010c68:	414b      	adcs	r3, r1
 8010c6a:	9204      	str	r2, [sp, #16]
 8010c6c:	9305      	str	r3, [sp, #20]
 8010c6e:	9804      	ldr	r0, [sp, #16]
 8010c70:	9905      	ldr	r1, [sp, #20]
 8010c72:	17f3      	asrs	r3, r6, #31
 8010c74:	0032      	movs	r2, r6
 8010c76:	930b      	str	r3, [sp, #44]	; 0x2c
 8010c78:	f7ef fc14 	bl	80004a4 <__aeabi_uldivmod>
 8010c7c:	2300      	movs	r3, #0
 8010c7e:	000f      	movs	r7, r1
 8010c80:	9008      	str	r0, [sp, #32]
 8010c82:	2100      	movs	r1, #0
 8010c84:	2000      	movs	r0, #0
 8010c86:	9209      	str	r2, [sp, #36]	; 0x24
 8010c88:	0022      	movs	r2, r4
 8010c8a:	3a30      	subs	r2, #48	; 0x30
 8010c8c:	2a09      	cmp	r2, #9
 8010c8e:	d82b      	bhi.n	8010ce8 <_strtoll_l.constprop.0+0xe0>
 8010c90:	0014      	movs	r4, r2
 8010c92:	42a6      	cmp	r6, r4
 8010c94:	dd37      	ble.n	8010d06 <_strtoll_l.constprop.0+0xfe>
 8010c96:	1c5a      	adds	r2, r3, #1
 8010c98:	d01d      	beq.n	8010cd6 <_strtoll_l.constprop.0+0xce>
 8010c9a:	42b9      	cmp	r1, r7
 8010c9c:	d830      	bhi.n	8010d00 <_strtoll_l.constprop.0+0xf8>
 8010c9e:	d102      	bne.n	8010ca6 <_strtoll_l.constprop.0+0x9e>
 8010ca0:	9b08      	ldr	r3, [sp, #32]
 8010ca2:	4298      	cmp	r0, r3
 8010ca4:	d82c      	bhi.n	8010d00 <_strtoll_l.constprop.0+0xf8>
 8010ca6:	9b08      	ldr	r3, [sp, #32]
 8010ca8:	4283      	cmp	r3, r0
 8010caa:	d106      	bne.n	8010cba <_strtoll_l.constprop.0+0xb2>
 8010cac:	428f      	cmp	r7, r1
 8010cae:	d104      	bne.n	8010cba <_strtoll_l.constprop.0+0xb2>
 8010cb0:	2301      	movs	r3, #1
 8010cb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010cb4:	425b      	negs	r3, r3
 8010cb6:	42a2      	cmp	r2, r4
 8010cb8:	db0d      	blt.n	8010cd6 <_strtoll_l.constprop.0+0xce>
 8010cba:	000b      	movs	r3, r1
 8010cbc:	0002      	movs	r2, r0
 8010cbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010cc0:	0030      	movs	r0, r6
 8010cc2:	f7ef fc0f 	bl	80004e4 <__aeabi_lmul>
 8010cc6:	17e3      	asrs	r3, r4, #31
 8010cc8:	9406      	str	r4, [sp, #24]
 8010cca:	9307      	str	r3, [sp, #28]
 8010ccc:	9b06      	ldr	r3, [sp, #24]
 8010cce:	9c07      	ldr	r4, [sp, #28]
 8010cd0:	18c0      	adds	r0, r0, r3
 8010cd2:	4161      	adcs	r1, r4
 8010cd4:	2301      	movs	r3, #1
 8010cd6:	782c      	ldrb	r4, [r5, #0]
 8010cd8:	3501      	adds	r5, #1
 8010cda:	e7d5      	b.n	8010c88 <_strtoll_l.constprop.0+0x80>
 8010cdc:	9701      	str	r7, [sp, #4]
 8010cde:	2c2b      	cmp	r4, #43	; 0x2b
 8010ce0:	d1ac      	bne.n	8010c3c <_strtoll_l.constprop.0+0x34>
 8010ce2:	781c      	ldrb	r4, [r3, #0]
 8010ce4:	1c95      	adds	r5, r2, #2
 8010ce6:	e7a9      	b.n	8010c3c <_strtoll_l.constprop.0+0x34>
 8010ce8:	0022      	movs	r2, r4
 8010cea:	3a41      	subs	r2, #65	; 0x41
 8010cec:	2a19      	cmp	r2, #25
 8010cee:	d801      	bhi.n	8010cf4 <_strtoll_l.constprop.0+0xec>
 8010cf0:	3c37      	subs	r4, #55	; 0x37
 8010cf2:	e7ce      	b.n	8010c92 <_strtoll_l.constprop.0+0x8a>
 8010cf4:	0022      	movs	r2, r4
 8010cf6:	3a61      	subs	r2, #97	; 0x61
 8010cf8:	2a19      	cmp	r2, #25
 8010cfa:	d804      	bhi.n	8010d06 <_strtoll_l.constprop.0+0xfe>
 8010cfc:	3c57      	subs	r4, #87	; 0x57
 8010cfe:	e7c8      	b.n	8010c92 <_strtoll_l.constprop.0+0x8a>
 8010d00:	2301      	movs	r3, #1
 8010d02:	425b      	negs	r3, r3
 8010d04:	e7e7      	b.n	8010cd6 <_strtoll_l.constprop.0+0xce>
 8010d06:	1c5a      	adds	r2, r3, #1
 8010d08:	d109      	bne.n	8010d1e <_strtoll_l.constprop.0+0x116>
 8010d0a:	9804      	ldr	r0, [sp, #16]
 8010d0c:	9905      	ldr	r1, [sp, #20]
 8010d0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010d10:	3323      	adds	r3, #35	; 0x23
 8010d12:	6013      	str	r3, [r2, #0]
 8010d14:	9b03      	ldr	r3, [sp, #12]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d10e      	bne.n	8010d38 <_strtoll_l.constprop.0+0x130>
 8010d1a:	b00d      	add	sp, #52	; 0x34
 8010d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d1e:	9a01      	ldr	r2, [sp, #4]
 8010d20:	2a00      	cmp	r2, #0
 8010d22:	d004      	beq.n	8010d2e <_strtoll_l.constprop.0+0x126>
 8010d24:	0006      	movs	r6, r0
 8010d26:	000f      	movs	r7, r1
 8010d28:	2100      	movs	r1, #0
 8010d2a:	4270      	negs	r0, r6
 8010d2c:	41b9      	sbcs	r1, r7
 8010d2e:	9a03      	ldr	r2, [sp, #12]
 8010d30:	2a00      	cmp	r2, #0
 8010d32:	d0f2      	beq.n	8010d1a <_strtoll_l.constprop.0+0x112>
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d001      	beq.n	8010d3c <_strtoll_l.constprop.0+0x134>
 8010d38:	1e6b      	subs	r3, r5, #1
 8010d3a:	9302      	str	r3, [sp, #8]
 8010d3c:	9b03      	ldr	r3, [sp, #12]
 8010d3e:	9a02      	ldr	r2, [sp, #8]
 8010d40:	601a      	str	r2, [r3, #0]
 8010d42:	e7ea      	b.n	8010d1a <_strtoll_l.constprop.0+0x112>
 8010d44:	2430      	movs	r4, #48	; 0x30
 8010d46:	2e00      	cmp	r6, #0
 8010d48:	d000      	beq.n	8010d4c <_strtoll_l.constprop.0+0x144>
 8010d4a:	e787      	b.n	8010c5c <_strtoll_l.constprop.0+0x54>
 8010d4c:	3608      	adds	r6, #8
 8010d4e:	e785      	b.n	8010c5c <_strtoll_l.constprop.0+0x54>
 8010d50:	2c30      	cmp	r4, #48	; 0x30
 8010d52:	d100      	bne.n	8010d56 <_strtoll_l.constprop.0+0x14e>
 8010d54:	e779      	b.n	8010c4a <_strtoll_l.constprop.0+0x42>
 8010d56:	260a      	movs	r6, #10
 8010d58:	e780      	b.n	8010c5c <_strtoll_l.constprop.0+0x54>
 8010d5a:	46c0      	nop			; (mov r8, r8)
 8010d5c:	08014039 	.word	0x08014039
 8010d60:	7fffffff 	.word	0x7fffffff

08010d64 <_strtoll_r>:
 8010d64:	b510      	push	{r4, lr}
 8010d66:	f7ff ff4f 	bl	8010c08 <_strtoll_l.constprop.0>
 8010d6a:	bd10      	pop	{r4, pc}

08010d6c <_strtoull_l.constprop.0>:
 8010d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d6e:	b08b      	sub	sp, #44	; 0x2c
 8010d70:	9202      	str	r2, [sp, #8]
 8010d72:	4a54      	ldr	r2, [pc, #336]	; (8010ec4 <_strtoull_l.constprop.0+0x158>)
 8010d74:	001e      	movs	r6, r3
 8010d76:	9101      	str	r1, [sp, #4]
 8010d78:	000b      	movs	r3, r1
 8010d7a:	4694      	mov	ip, r2
 8010d7c:	2108      	movs	r1, #8
 8010d7e:	9009      	str	r0, [sp, #36]	; 0x24
 8010d80:	001a      	movs	r2, r3
 8010d82:	4660      	mov	r0, ip
 8010d84:	7814      	ldrb	r4, [r2, #0]
 8010d86:	3301      	adds	r3, #1
 8010d88:	5d00      	ldrb	r0, [r0, r4]
 8010d8a:	001d      	movs	r5, r3
 8010d8c:	0007      	movs	r7, r0
 8010d8e:	400f      	ands	r7, r1
 8010d90:	4208      	tst	r0, r1
 8010d92:	d1f5      	bne.n	8010d80 <_strtoull_l.constprop.0+0x14>
 8010d94:	2c2d      	cmp	r4, #45	; 0x2d
 8010d96:	d154      	bne.n	8010e42 <_strtoull_l.constprop.0+0xd6>
 8010d98:	781c      	ldrb	r4, [r3, #0]
 8010d9a:	2301      	movs	r3, #1
 8010d9c:	1c95      	adds	r5, r2, #2
 8010d9e:	9306      	str	r3, [sp, #24]
 8010da0:	2e00      	cmp	r6, #0
 8010da2:	d100      	bne.n	8010da6 <_strtoull_l.constprop.0+0x3a>
 8010da4:	e088      	b.n	8010eb8 <_strtoull_l.constprop.0+0x14c>
 8010da6:	2e10      	cmp	r6, #16
 8010da8:	d10a      	bne.n	8010dc0 <_strtoull_l.constprop.0+0x54>
 8010daa:	2c30      	cmp	r4, #48	; 0x30
 8010dac:	d108      	bne.n	8010dc0 <_strtoull_l.constprop.0+0x54>
 8010dae:	2220      	movs	r2, #32
 8010db0:	782b      	ldrb	r3, [r5, #0]
 8010db2:	4393      	bics	r3, r2
 8010db4:	2b58      	cmp	r3, #88	; 0x58
 8010db6:	d000      	beq.n	8010dba <_strtoull_l.constprop.0+0x4e>
 8010db8:	e078      	b.n	8010eac <_strtoull_l.constprop.0+0x140>
 8010dba:	2610      	movs	r6, #16
 8010dbc:	786c      	ldrb	r4, [r5, #1]
 8010dbe:	3502      	adds	r5, #2
 8010dc0:	17f7      	asrs	r7, r6, #31
 8010dc2:	0032      	movs	r2, r6
 8010dc4:	003b      	movs	r3, r7
 8010dc6:	2001      	movs	r0, #1
 8010dc8:	4240      	negs	r0, r0
 8010dca:	17c1      	asrs	r1, r0, #31
 8010dcc:	f7ef fb6a 	bl	80004a4 <__aeabi_uldivmod>
 8010dd0:	0032      	movs	r2, r6
 8010dd2:	9007      	str	r0, [sp, #28]
 8010dd4:	9103      	str	r1, [sp, #12]
 8010dd6:	003b      	movs	r3, r7
 8010dd8:	2001      	movs	r0, #1
 8010dda:	4240      	negs	r0, r0
 8010ddc:	17c1      	asrs	r1, r0, #31
 8010dde:	f7ef fb61 	bl	80004a4 <__aeabi_uldivmod>
 8010de2:	2300      	movs	r3, #0
 8010de4:	2000      	movs	r0, #0
 8010de6:	2100      	movs	r1, #0
 8010de8:	9208      	str	r2, [sp, #32]
 8010dea:	0022      	movs	r2, r4
 8010dec:	3a30      	subs	r2, #48	; 0x30
 8010dee:	2a09      	cmp	r2, #9
 8010df0:	d82d      	bhi.n	8010e4e <_strtoull_l.constprop.0+0xe2>
 8010df2:	0014      	movs	r4, r2
 8010df4:	42a6      	cmp	r6, r4
 8010df6:	dd39      	ble.n	8010e6c <_strtoull_l.constprop.0+0x100>
 8010df8:	1c5a      	adds	r2, r3, #1
 8010dfa:	d01f      	beq.n	8010e3c <_strtoull_l.constprop.0+0xd0>
 8010dfc:	9b03      	ldr	r3, [sp, #12]
 8010dfe:	4299      	cmp	r1, r3
 8010e00:	d831      	bhi.n	8010e66 <_strtoull_l.constprop.0+0xfa>
 8010e02:	d102      	bne.n	8010e0a <_strtoull_l.constprop.0+0x9e>
 8010e04:	9b07      	ldr	r3, [sp, #28]
 8010e06:	4298      	cmp	r0, r3
 8010e08:	d82d      	bhi.n	8010e66 <_strtoull_l.constprop.0+0xfa>
 8010e0a:	9b07      	ldr	r3, [sp, #28]
 8010e0c:	4283      	cmp	r3, r0
 8010e0e:	d107      	bne.n	8010e20 <_strtoull_l.constprop.0+0xb4>
 8010e10:	9b03      	ldr	r3, [sp, #12]
 8010e12:	428b      	cmp	r3, r1
 8010e14:	d104      	bne.n	8010e20 <_strtoull_l.constprop.0+0xb4>
 8010e16:	2301      	movs	r3, #1
 8010e18:	9a08      	ldr	r2, [sp, #32]
 8010e1a:	425b      	negs	r3, r3
 8010e1c:	42a2      	cmp	r2, r4
 8010e1e:	db0d      	blt.n	8010e3c <_strtoull_l.constprop.0+0xd0>
 8010e20:	000b      	movs	r3, r1
 8010e22:	0002      	movs	r2, r0
 8010e24:	0039      	movs	r1, r7
 8010e26:	0030      	movs	r0, r6
 8010e28:	f7ef fb5c 	bl	80004e4 <__aeabi_lmul>
 8010e2c:	17e3      	asrs	r3, r4, #31
 8010e2e:	9404      	str	r4, [sp, #16]
 8010e30:	9305      	str	r3, [sp, #20]
 8010e32:	9b04      	ldr	r3, [sp, #16]
 8010e34:	9c05      	ldr	r4, [sp, #20]
 8010e36:	18c0      	adds	r0, r0, r3
 8010e38:	4161      	adcs	r1, r4
 8010e3a:	2301      	movs	r3, #1
 8010e3c:	782c      	ldrb	r4, [r5, #0]
 8010e3e:	3501      	adds	r5, #1
 8010e40:	e7d3      	b.n	8010dea <_strtoull_l.constprop.0+0x7e>
 8010e42:	9706      	str	r7, [sp, #24]
 8010e44:	2c2b      	cmp	r4, #43	; 0x2b
 8010e46:	d1ab      	bne.n	8010da0 <_strtoull_l.constprop.0+0x34>
 8010e48:	781c      	ldrb	r4, [r3, #0]
 8010e4a:	1c95      	adds	r5, r2, #2
 8010e4c:	e7a8      	b.n	8010da0 <_strtoull_l.constprop.0+0x34>
 8010e4e:	0022      	movs	r2, r4
 8010e50:	3a41      	subs	r2, #65	; 0x41
 8010e52:	2a19      	cmp	r2, #25
 8010e54:	d801      	bhi.n	8010e5a <_strtoull_l.constprop.0+0xee>
 8010e56:	3c37      	subs	r4, #55	; 0x37
 8010e58:	e7cc      	b.n	8010df4 <_strtoull_l.constprop.0+0x88>
 8010e5a:	0022      	movs	r2, r4
 8010e5c:	3a61      	subs	r2, #97	; 0x61
 8010e5e:	2a19      	cmp	r2, #25
 8010e60:	d804      	bhi.n	8010e6c <_strtoull_l.constprop.0+0x100>
 8010e62:	3c57      	subs	r4, #87	; 0x57
 8010e64:	e7c6      	b.n	8010df4 <_strtoull_l.constprop.0+0x88>
 8010e66:	2301      	movs	r3, #1
 8010e68:	425b      	negs	r3, r3
 8010e6a:	e7e7      	b.n	8010e3c <_strtoull_l.constprop.0+0xd0>
 8010e6c:	1c5a      	adds	r2, r3, #1
 8010e6e:	d10a      	bne.n	8010e86 <_strtoull_l.constprop.0+0x11a>
 8010e70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010e72:	3323      	adds	r3, #35	; 0x23
 8010e74:	6013      	str	r3, [r2, #0]
 8010e76:	9b02      	ldr	r3, [sp, #8]
 8010e78:	2001      	movs	r0, #1
 8010e7a:	4240      	negs	r0, r0
 8010e7c:	17c1      	asrs	r1, r0, #31
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d10e      	bne.n	8010ea0 <_strtoull_l.constprop.0+0x134>
 8010e82:	b00b      	add	sp, #44	; 0x2c
 8010e84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e86:	9a06      	ldr	r2, [sp, #24]
 8010e88:	2a00      	cmp	r2, #0
 8010e8a:	d004      	beq.n	8010e96 <_strtoull_l.constprop.0+0x12a>
 8010e8c:	0006      	movs	r6, r0
 8010e8e:	000f      	movs	r7, r1
 8010e90:	2100      	movs	r1, #0
 8010e92:	4270      	negs	r0, r6
 8010e94:	41b9      	sbcs	r1, r7
 8010e96:	9a02      	ldr	r2, [sp, #8]
 8010e98:	2a00      	cmp	r2, #0
 8010e9a:	d0f2      	beq.n	8010e82 <_strtoull_l.constprop.0+0x116>
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d001      	beq.n	8010ea4 <_strtoull_l.constprop.0+0x138>
 8010ea0:	1e6b      	subs	r3, r5, #1
 8010ea2:	9301      	str	r3, [sp, #4]
 8010ea4:	9b02      	ldr	r3, [sp, #8]
 8010ea6:	9a01      	ldr	r2, [sp, #4]
 8010ea8:	601a      	str	r2, [r3, #0]
 8010eaa:	e7ea      	b.n	8010e82 <_strtoull_l.constprop.0+0x116>
 8010eac:	2430      	movs	r4, #48	; 0x30
 8010eae:	2e00      	cmp	r6, #0
 8010eb0:	d000      	beq.n	8010eb4 <_strtoull_l.constprop.0+0x148>
 8010eb2:	e785      	b.n	8010dc0 <_strtoull_l.constprop.0+0x54>
 8010eb4:	3608      	adds	r6, #8
 8010eb6:	e783      	b.n	8010dc0 <_strtoull_l.constprop.0+0x54>
 8010eb8:	2c30      	cmp	r4, #48	; 0x30
 8010eba:	d100      	bne.n	8010ebe <_strtoull_l.constprop.0+0x152>
 8010ebc:	e777      	b.n	8010dae <_strtoull_l.constprop.0+0x42>
 8010ebe:	260a      	movs	r6, #10
 8010ec0:	e77e      	b.n	8010dc0 <_strtoull_l.constprop.0+0x54>
 8010ec2:	46c0      	nop			; (mov r8, r8)
 8010ec4:	08014039 	.word	0x08014039

08010ec8 <_strtoull_r>:
 8010ec8:	b510      	push	{r4, lr}
 8010eca:	f7ff ff4f 	bl	8010d6c <_strtoull_l.constprop.0>
 8010ece:	bd10      	pop	{r4, pc}

08010ed0 <_mbrtowc_r>:
 8010ed0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010ed2:	0004      	movs	r4, r0
 8010ed4:	0010      	movs	r0, r2
 8010ed6:	4a0b      	ldr	r2, [pc, #44]	; (8010f04 <_mbrtowc_r+0x34>)
 8010ed8:	9d06      	ldr	r5, [sp, #24]
 8010eda:	32e4      	adds	r2, #228	; 0xe4
 8010edc:	6816      	ldr	r6, [r2, #0]
 8010ede:	2800      	cmp	r0, #0
 8010ee0:	d10c      	bne.n	8010efc <_mbrtowc_r+0x2c>
 8010ee2:	2301      	movs	r3, #1
 8010ee4:	0001      	movs	r1, r0
 8010ee6:	4a08      	ldr	r2, [pc, #32]	; (8010f08 <_mbrtowc_r+0x38>)
 8010ee8:	9500      	str	r5, [sp, #0]
 8010eea:	0020      	movs	r0, r4
 8010eec:	47b0      	blx	r6
 8010eee:	1c43      	adds	r3, r0, #1
 8010ef0:	d103      	bne.n	8010efa <_mbrtowc_r+0x2a>
 8010ef2:	2300      	movs	r3, #0
 8010ef4:	602b      	str	r3, [r5, #0]
 8010ef6:	338a      	adds	r3, #138	; 0x8a
 8010ef8:	6023      	str	r3, [r4, #0]
 8010efa:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8010efc:	0002      	movs	r2, r0
 8010efe:	9500      	str	r5, [sp, #0]
 8010f00:	e7f3      	b.n	8010eea <_mbrtowc_r+0x1a>
 8010f02:	46c0      	nop			; (mov r8, r8)
 8010f04:	20000444 	.word	0x20000444
 8010f08:	080143c3 	.word	0x080143c3

08010f0c <iswspace>:
 8010f0c:	b510      	push	{r4, lr}
 8010f0e:	2100      	movs	r1, #0
 8010f10:	f000 f802 	bl	8010f18 <iswspace_l>
 8010f14:	bd10      	pop	{r4, pc}
	...

08010f18 <iswspace_l>:
 8010f18:	0003      	movs	r3, r0
 8010f1a:	2000      	movs	r0, #0
 8010f1c:	2bff      	cmp	r3, #255	; 0xff
 8010f1e:	d803      	bhi.n	8010f28 <iswspace_l+0x10>
 8010f20:	4a02      	ldr	r2, [pc, #8]	; (8010f2c <iswspace_l+0x14>)
 8010f22:	5cd0      	ldrb	r0, [r2, r3]
 8010f24:	2308      	movs	r3, #8
 8010f26:	4018      	ands	r0, r3
 8010f28:	4770      	bx	lr
 8010f2a:	46c0      	nop			; (mov r8, r8)
 8010f2c:	08014039 	.word	0x08014039

08010f30 <fiprintf>:
 8010f30:	b40e      	push	{r1, r2, r3}
 8010f32:	b517      	push	{r0, r1, r2, r4, lr}
 8010f34:	4c05      	ldr	r4, [pc, #20]	; (8010f4c <fiprintf+0x1c>)
 8010f36:	ab05      	add	r3, sp, #20
 8010f38:	cb04      	ldmia	r3!, {r2}
 8010f3a:	0001      	movs	r1, r0
 8010f3c:	6820      	ldr	r0, [r4, #0]
 8010f3e:	9301      	str	r3, [sp, #4]
 8010f40:	f000 f954 	bl	80111ec <_vfiprintf_r>
 8010f44:	bc1e      	pop	{r1, r2, r3, r4}
 8010f46:	bc08      	pop	{r3}
 8010f48:	b003      	add	sp, #12
 8010f4a:	4718      	bx	r3
 8010f4c:	200006d0 	.word	0x200006d0

08010f50 <__ssprint_r>:
 8010f50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f52:	6813      	ldr	r3, [r2, #0]
 8010f54:	b087      	sub	sp, #28
 8010f56:	0017      	movs	r7, r2
 8010f58:	9303      	str	r3, [sp, #12]
 8010f5a:	6893      	ldr	r3, [r2, #8]
 8010f5c:	2200      	movs	r2, #0
 8010f5e:	000c      	movs	r4, r1
 8010f60:	9005      	str	r0, [sp, #20]
 8010f62:	9202      	str	r2, [sp, #8]
 8010f64:	9201      	str	r2, [sp, #4]
 8010f66:	4293      	cmp	r3, r2
 8010f68:	d10d      	bne.n	8010f86 <__ssprint_r+0x36>
 8010f6a:	2000      	movs	r0, #0
 8010f6c:	2300      	movs	r3, #0
 8010f6e:	607b      	str	r3, [r7, #4]
 8010f70:	b007      	add	sp, #28
 8010f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f74:	9b03      	ldr	r3, [sp, #12]
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	9302      	str	r3, [sp, #8]
 8010f7a:	9b03      	ldr	r3, [sp, #12]
 8010f7c:	685b      	ldr	r3, [r3, #4]
 8010f7e:	9301      	str	r3, [sp, #4]
 8010f80:	9b03      	ldr	r3, [sp, #12]
 8010f82:	3308      	adds	r3, #8
 8010f84:	9303      	str	r3, [sp, #12]
 8010f86:	9a01      	ldr	r2, [sp, #4]
 8010f88:	68a6      	ldr	r6, [r4, #8]
 8010f8a:	6823      	ldr	r3, [r4, #0]
 8010f8c:	2a00      	cmp	r2, #0
 8010f8e:	d0f1      	beq.n	8010f74 <__ssprint_r+0x24>
 8010f90:	42b2      	cmp	r2, r6
 8010f92:	d32e      	bcc.n	8010ff2 <__ssprint_r+0xa2>
 8010f94:	2190      	movs	r1, #144	; 0x90
 8010f96:	89a2      	ldrh	r2, [r4, #12]
 8010f98:	00c9      	lsls	r1, r1, #3
 8010f9a:	420a      	tst	r2, r1
 8010f9c:	d029      	beq.n	8010ff2 <__ssprint_r+0xa2>
 8010f9e:	2003      	movs	r0, #3
 8010fa0:	6921      	ldr	r1, [r4, #16]
 8010fa2:	1a5b      	subs	r3, r3, r1
 8010fa4:	9304      	str	r3, [sp, #16]
 8010fa6:	6963      	ldr	r3, [r4, #20]
 8010fa8:	4343      	muls	r3, r0
 8010faa:	0fdd      	lsrs	r5, r3, #31
 8010fac:	18ed      	adds	r5, r5, r3
 8010fae:	9b04      	ldr	r3, [sp, #16]
 8010fb0:	9801      	ldr	r0, [sp, #4]
 8010fb2:	3301      	adds	r3, #1
 8010fb4:	181b      	adds	r3, r3, r0
 8010fb6:	106d      	asrs	r5, r5, #1
 8010fb8:	42ab      	cmp	r3, r5
 8010fba:	d900      	bls.n	8010fbe <__ssprint_r+0x6e>
 8010fbc:	001d      	movs	r5, r3
 8010fbe:	0552      	lsls	r2, r2, #21
 8010fc0:	d532      	bpl.n	8011028 <__ssprint_r+0xd8>
 8010fc2:	0029      	movs	r1, r5
 8010fc4:	9805      	ldr	r0, [sp, #20]
 8010fc6:	f7f9 fa35 	bl	800a434 <_malloc_r>
 8010fca:	1e06      	subs	r6, r0, #0
 8010fcc:	d036      	beq.n	801103c <__ssprint_r+0xec>
 8010fce:	9a04      	ldr	r2, [sp, #16]
 8010fd0:	6921      	ldr	r1, [r4, #16]
 8010fd2:	f7fa fd94 	bl	800bafe <memcpy>
 8010fd6:	89a2      	ldrh	r2, [r4, #12]
 8010fd8:	4b1e      	ldr	r3, [pc, #120]	; (8011054 <__ssprint_r+0x104>)
 8010fda:	401a      	ands	r2, r3
 8010fdc:	2380      	movs	r3, #128	; 0x80
 8010fde:	4313      	orrs	r3, r2
 8010fe0:	81a3      	strh	r3, [r4, #12]
 8010fe2:	9b04      	ldr	r3, [sp, #16]
 8010fe4:	6126      	str	r6, [r4, #16]
 8010fe6:	18f6      	adds	r6, r6, r3
 8010fe8:	6026      	str	r6, [r4, #0]
 8010fea:	6165      	str	r5, [r4, #20]
 8010fec:	9e01      	ldr	r6, [sp, #4]
 8010fee:	1aed      	subs	r5, r5, r3
 8010ff0:	60a5      	str	r5, [r4, #8]
 8010ff2:	9b01      	ldr	r3, [sp, #4]
 8010ff4:	429e      	cmp	r6, r3
 8010ff6:	d900      	bls.n	8010ffa <__ssprint_r+0xaa>
 8010ff8:	001e      	movs	r6, r3
 8010ffa:	0032      	movs	r2, r6
 8010ffc:	9902      	ldr	r1, [sp, #8]
 8010ffe:	6820      	ldr	r0, [r4, #0]
 8011000:	f001 f86d 	bl	80120de <memmove>
 8011004:	9a01      	ldr	r2, [sp, #4]
 8011006:	68a3      	ldr	r3, [r4, #8]
 8011008:	4694      	mov	ip, r2
 801100a:	1b9b      	subs	r3, r3, r6
 801100c:	60a3      	str	r3, [r4, #8]
 801100e:	6823      	ldr	r3, [r4, #0]
 8011010:	199b      	adds	r3, r3, r6
 8011012:	6023      	str	r3, [r4, #0]
 8011014:	9b02      	ldr	r3, [sp, #8]
 8011016:	4463      	add	r3, ip
 8011018:	9302      	str	r3, [sp, #8]
 801101a:	68bb      	ldr	r3, [r7, #8]
 801101c:	1a9b      	subs	r3, r3, r2
 801101e:	60bb      	str	r3, [r7, #8]
 8011020:	d0a3      	beq.n	8010f6a <__ssprint_r+0x1a>
 8011022:	2300      	movs	r3, #0
 8011024:	9301      	str	r3, [sp, #4]
 8011026:	e7ae      	b.n	8010f86 <__ssprint_r+0x36>
 8011028:	002a      	movs	r2, r5
 801102a:	9805      	ldr	r0, [sp, #20]
 801102c:	f7ff fbc0 	bl	80107b0 <_realloc_r>
 8011030:	1e06      	subs	r6, r0, #0
 8011032:	d1d6      	bne.n	8010fe2 <__ssprint_r+0x92>
 8011034:	6921      	ldr	r1, [r4, #16]
 8011036:	9805      	ldr	r0, [sp, #20]
 8011038:	f7fa fddc 	bl	800bbf4 <_free_r>
 801103c:	230c      	movs	r3, #12
 801103e:	9a05      	ldr	r2, [sp, #20]
 8011040:	2001      	movs	r0, #1
 8011042:	6013      	str	r3, [r2, #0]
 8011044:	89a2      	ldrh	r2, [r4, #12]
 8011046:	3334      	adds	r3, #52	; 0x34
 8011048:	4313      	orrs	r3, r2
 801104a:	81a3      	strh	r3, [r4, #12]
 801104c:	2300      	movs	r3, #0
 801104e:	4240      	negs	r0, r0
 8011050:	60bb      	str	r3, [r7, #8]
 8011052:	e78b      	b.n	8010f6c <__ssprint_r+0x1c>
 8011054:	fffffb7f 	.word	0xfffffb7f

08011058 <_sungetc_r>:
 8011058:	b570      	push	{r4, r5, r6, lr}
 801105a:	0014      	movs	r4, r2
 801105c:	1c4b      	adds	r3, r1, #1
 801105e:	d103      	bne.n	8011068 <_sungetc_r+0x10>
 8011060:	2501      	movs	r5, #1
 8011062:	426d      	negs	r5, r5
 8011064:	0028      	movs	r0, r5
 8011066:	bd70      	pop	{r4, r5, r6, pc}
 8011068:	8993      	ldrh	r3, [r2, #12]
 801106a:	2220      	movs	r2, #32
 801106c:	4393      	bics	r3, r2
 801106e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8011070:	81a3      	strh	r3, [r4, #12]
 8011072:	b2ce      	uxtb	r6, r1
 8011074:	6863      	ldr	r3, [r4, #4]
 8011076:	b2cd      	uxtb	r5, r1
 8011078:	2a00      	cmp	r2, #0
 801107a:	d010      	beq.n	801109e <_sungetc_r+0x46>
 801107c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 801107e:	429a      	cmp	r2, r3
 8011080:	dd07      	ble.n	8011092 <_sungetc_r+0x3a>
 8011082:	6823      	ldr	r3, [r4, #0]
 8011084:	3b01      	subs	r3, #1
 8011086:	6023      	str	r3, [r4, #0]
 8011088:	701e      	strb	r6, [r3, #0]
 801108a:	6863      	ldr	r3, [r4, #4]
 801108c:	3301      	adds	r3, #1
 801108e:	6063      	str	r3, [r4, #4]
 8011090:	e7e8      	b.n	8011064 <_sungetc_r+0xc>
 8011092:	0021      	movs	r1, r4
 8011094:	f000 ff1a 	bl	8011ecc <__submore>
 8011098:	2800      	cmp	r0, #0
 801109a:	d0f2      	beq.n	8011082 <_sungetc_r+0x2a>
 801109c:	e7e0      	b.n	8011060 <_sungetc_r+0x8>
 801109e:	6921      	ldr	r1, [r4, #16]
 80110a0:	6822      	ldr	r2, [r4, #0]
 80110a2:	2900      	cmp	r1, #0
 80110a4:	d007      	beq.n	80110b6 <_sungetc_r+0x5e>
 80110a6:	4291      	cmp	r1, r2
 80110a8:	d205      	bcs.n	80110b6 <_sungetc_r+0x5e>
 80110aa:	1e51      	subs	r1, r2, #1
 80110ac:	7808      	ldrb	r0, [r1, #0]
 80110ae:	42a8      	cmp	r0, r5
 80110b0:	d101      	bne.n	80110b6 <_sungetc_r+0x5e>
 80110b2:	6021      	str	r1, [r4, #0]
 80110b4:	e7ea      	b.n	801108c <_sungetc_r+0x34>
 80110b6:	63e3      	str	r3, [r4, #60]	; 0x3c
 80110b8:	0023      	movs	r3, r4
 80110ba:	3340      	adds	r3, #64	; 0x40
 80110bc:	6323      	str	r3, [r4, #48]	; 0x30
 80110be:	2303      	movs	r3, #3
 80110c0:	6363      	str	r3, [r4, #52]	; 0x34
 80110c2:	0023      	movs	r3, r4
 80110c4:	3342      	adds	r3, #66	; 0x42
 80110c6:	63a2      	str	r2, [r4, #56]	; 0x38
 80110c8:	701e      	strb	r6, [r3, #0]
 80110ca:	6023      	str	r3, [r4, #0]
 80110cc:	2301      	movs	r3, #1
 80110ce:	e7de      	b.n	801108e <_sungetc_r+0x36>

080110d0 <__ssrefill_r>:
 80110d0:	b510      	push	{r4, lr}
 80110d2:	000c      	movs	r4, r1
 80110d4:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80110d6:	2900      	cmp	r1, #0
 80110d8:	d00e      	beq.n	80110f8 <__ssrefill_r+0x28>
 80110da:	0023      	movs	r3, r4
 80110dc:	3340      	adds	r3, #64	; 0x40
 80110de:	4299      	cmp	r1, r3
 80110e0:	d001      	beq.n	80110e6 <__ssrefill_r+0x16>
 80110e2:	f7fa fd87 	bl	800bbf4 <_free_r>
 80110e6:	2000      	movs	r0, #0
 80110e8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80110ea:	6320      	str	r0, [r4, #48]	; 0x30
 80110ec:	6063      	str	r3, [r4, #4]
 80110ee:	4283      	cmp	r3, r0
 80110f0:	d002      	beq.n	80110f8 <__ssrefill_r+0x28>
 80110f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80110f4:	6023      	str	r3, [r4, #0]
 80110f6:	bd10      	pop	{r4, pc}
 80110f8:	6923      	ldr	r3, [r4, #16]
 80110fa:	2001      	movs	r0, #1
 80110fc:	6023      	str	r3, [r4, #0]
 80110fe:	2300      	movs	r3, #0
 8011100:	89a2      	ldrh	r2, [r4, #12]
 8011102:	6063      	str	r3, [r4, #4]
 8011104:	3320      	adds	r3, #32
 8011106:	4313      	orrs	r3, r2
 8011108:	81a3      	strh	r3, [r4, #12]
 801110a:	4240      	negs	r0, r0
 801110c:	e7f3      	b.n	80110f6 <__ssrefill_r+0x26>

0801110e <_sfread_r>:
 801110e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011110:	0014      	movs	r4, r2
 8011112:	435c      	muls	r4, r3
 8011114:	b087      	sub	sp, #28
 8011116:	1e26      	subs	r6, r4, #0
 8011118:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801111a:	9005      	str	r0, [sp, #20]
 801111c:	9101      	str	r1, [sp, #4]
 801111e:	9202      	str	r2, [sp, #8]
 8011120:	9303      	str	r3, [sp, #12]
 8011122:	d11e      	bne.n	8011162 <_sfread_r+0x54>
 8011124:	0020      	movs	r0, r4
 8011126:	b007      	add	sp, #28
 8011128:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801112a:	003a      	movs	r2, r7
 801112c:	9801      	ldr	r0, [sp, #4]
 801112e:	f7fa fce6 	bl	800bafe <memcpy>
 8011132:	682b      	ldr	r3, [r5, #0]
 8011134:	0029      	movs	r1, r5
 8011136:	19db      	adds	r3, r3, r7
 8011138:	602b      	str	r3, [r5, #0]
 801113a:	2300      	movs	r3, #0
 801113c:	606b      	str	r3, [r5, #4]
 801113e:	9b01      	ldr	r3, [sp, #4]
 8011140:	9805      	ldr	r0, [sp, #20]
 8011142:	19db      	adds	r3, r3, r7
 8011144:	9301      	str	r3, [sp, #4]
 8011146:	1bf3      	subs	r3, r6, r7
 8011148:	9304      	str	r3, [sp, #16]
 801114a:	f7ff ffc1 	bl	80110d0 <__ssrefill_r>
 801114e:	2800      	cmp	r0, #0
 8011150:	d006      	beq.n	8011160 <_sfread_r+0x52>
 8011152:	193c      	adds	r4, r7, r4
 8011154:	1ba0      	subs	r0, r4, r6
 8011156:	9902      	ldr	r1, [sp, #8]
 8011158:	f7ee fff0 	bl	800013c <__udivsi3>
 801115c:	0004      	movs	r4, r0
 801115e:	e7e1      	b.n	8011124 <_sfread_r+0x16>
 8011160:	9e04      	ldr	r6, [sp, #16]
 8011162:	686f      	ldr	r7, [r5, #4]
 8011164:	6829      	ldr	r1, [r5, #0]
 8011166:	42b7      	cmp	r7, r6
 8011168:	d3df      	bcc.n	801112a <_sfread_r+0x1c>
 801116a:	0032      	movs	r2, r6
 801116c:	9801      	ldr	r0, [sp, #4]
 801116e:	f7fa fcc6 	bl	800bafe <memcpy>
 8011172:	686b      	ldr	r3, [r5, #4]
 8011174:	9c03      	ldr	r4, [sp, #12]
 8011176:	1b9b      	subs	r3, r3, r6
 8011178:	606b      	str	r3, [r5, #4]
 801117a:	682b      	ldr	r3, [r5, #0]
 801117c:	199b      	adds	r3, r3, r6
 801117e:	602b      	str	r3, [r5, #0]
 8011180:	e7d0      	b.n	8011124 <_sfread_r+0x16>

08011182 <__sprint_r>:
 8011182:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011184:	6893      	ldr	r3, [r2, #8]
 8011186:	b085      	sub	sp, #20
 8011188:	9001      	str	r0, [sp, #4]
 801118a:	000d      	movs	r5, r1
 801118c:	0014      	movs	r4, r2
 801118e:	1e18      	subs	r0, r3, #0
 8011190:	d018      	beq.n	80111c4 <__sprint_r+0x42>
 8011192:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8011194:	049b      	lsls	r3, r3, #18
 8011196:	d524      	bpl.n	80111e2 <__sprint_r+0x60>
 8011198:	6817      	ldr	r7, [r2, #0]
 801119a:	2600      	movs	r6, #0
 801119c:	683b      	ldr	r3, [r7, #0]
 801119e:	9302      	str	r3, [sp, #8]
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	9300      	str	r3, [sp, #0]
 80111a4:	089b      	lsrs	r3, r3, #2
 80111a6:	9303      	str	r3, [sp, #12]
 80111a8:	9b03      	ldr	r3, [sp, #12]
 80111aa:	42b3      	cmp	r3, r6
 80111ac:	dc0e      	bgt.n	80111cc <__sprint_r+0x4a>
 80111ae:	2203      	movs	r2, #3
 80111b0:	9b00      	ldr	r3, [sp, #0]
 80111b2:	68a0      	ldr	r0, [r4, #8]
 80111b4:	4393      	bics	r3, r2
 80111b6:	1ac0      	subs	r0, r0, r3
 80111b8:	60a0      	str	r0, [r4, #8]
 80111ba:	3708      	adds	r7, #8
 80111bc:	2800      	cmp	r0, #0
 80111be:	d1ec      	bne.n	801119a <__sprint_r+0x18>
 80111c0:	2300      	movs	r3, #0
 80111c2:	60a3      	str	r3, [r4, #8]
 80111c4:	2300      	movs	r3, #0
 80111c6:	6063      	str	r3, [r4, #4]
 80111c8:	b005      	add	sp, #20
 80111ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80111cc:	9902      	ldr	r1, [sp, #8]
 80111ce:	00b3      	lsls	r3, r6, #2
 80111d0:	58c9      	ldr	r1, [r1, r3]
 80111d2:	002a      	movs	r2, r5
 80111d4:	9801      	ldr	r0, [sp, #4]
 80111d6:	f000 ff59 	bl	801208c <_fputwc_r>
 80111da:	1c43      	adds	r3, r0, #1
 80111dc:	d0f0      	beq.n	80111c0 <__sprint_r+0x3e>
 80111de:	3601      	adds	r6, #1
 80111e0:	e7e2      	b.n	80111a8 <__sprint_r+0x26>
 80111e2:	9801      	ldr	r0, [sp, #4]
 80111e4:	f000 fd14 	bl	8011c10 <__sfvwrite_r>
 80111e8:	e7ea      	b.n	80111c0 <__sprint_r+0x3e>
	...

080111ec <_vfiprintf_r>:
 80111ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80111ee:	b0c1      	sub	sp, #260	; 0x104
 80111f0:	001c      	movs	r4, r3
 80111f2:	001f      	movs	r7, r3
 80111f4:	9006      	str	r0, [sp, #24]
 80111f6:	9103      	str	r1, [sp, #12]
 80111f8:	9207      	str	r2, [sp, #28]
 80111fa:	2800      	cmp	r0, #0
 80111fc:	d004      	beq.n	8011208 <_vfiprintf_r+0x1c>
 80111fe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011200:	2b00      	cmp	r3, #0
 8011202:	d101      	bne.n	8011208 <_vfiprintf_r+0x1c>
 8011204:	f7fa fa98 	bl	800b738 <__sinit>
 8011208:	9b03      	ldr	r3, [sp, #12]
 801120a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801120c:	07db      	lsls	r3, r3, #31
 801120e:	d407      	bmi.n	8011220 <_vfiprintf_r+0x34>
 8011210:	9b03      	ldr	r3, [sp, #12]
 8011212:	899b      	ldrh	r3, [r3, #12]
 8011214:	059b      	lsls	r3, r3, #22
 8011216:	d403      	bmi.n	8011220 <_vfiprintf_r+0x34>
 8011218:	9b03      	ldr	r3, [sp, #12]
 801121a:	6d98      	ldr	r0, [r3, #88]	; 0x58
 801121c:	f7fa fc62 	bl	800bae4 <__retarget_lock_acquire_recursive>
 8011220:	9b03      	ldr	r3, [sp, #12]
 8011222:	220c      	movs	r2, #12
 8011224:	5e9a      	ldrsh	r2, [r3, r2]
 8011226:	2380      	movs	r3, #128	; 0x80
 8011228:	019b      	lsls	r3, r3, #6
 801122a:	421a      	tst	r2, r3
 801122c:	d107      	bne.n	801123e <_vfiprintf_r+0x52>
 801122e:	4313      	orrs	r3, r2
 8011230:	9a03      	ldr	r2, [sp, #12]
 8011232:	8193      	strh	r3, [r2, #12]
 8011234:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8011236:	4aa3      	ldr	r2, [pc, #652]	; (80114c4 <_vfiprintf_r+0x2d8>)
 8011238:	4013      	ands	r3, r2
 801123a:	9a03      	ldr	r2, [sp, #12]
 801123c:	6653      	str	r3, [r2, #100]	; 0x64
 801123e:	9b03      	ldr	r3, [sp, #12]
 8011240:	899b      	ldrh	r3, [r3, #12]
 8011242:	071b      	lsls	r3, r3, #28
 8011244:	d503      	bpl.n	801124e <_vfiprintf_r+0x62>
 8011246:	9b03      	ldr	r3, [sp, #12]
 8011248:	691b      	ldr	r3, [r3, #16]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d118      	bne.n	8011280 <_vfiprintf_r+0x94>
 801124e:	9903      	ldr	r1, [sp, #12]
 8011250:	9806      	ldr	r0, [sp, #24]
 8011252:	f000 fe79 	bl	8011f48 <__swsetup_r>
 8011256:	2800      	cmp	r0, #0
 8011258:	d012      	beq.n	8011280 <_vfiprintf_r+0x94>
 801125a:	9b03      	ldr	r3, [sp, #12]
 801125c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801125e:	07db      	lsls	r3, r3, #31
 8011260:	d505      	bpl.n	801126e <_vfiprintf_r+0x82>
 8011262:	2301      	movs	r3, #1
 8011264:	425b      	negs	r3, r3
 8011266:	9308      	str	r3, [sp, #32]
 8011268:	9808      	ldr	r0, [sp, #32]
 801126a:	b041      	add	sp, #260	; 0x104
 801126c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801126e:	9b03      	ldr	r3, [sp, #12]
 8011270:	899b      	ldrh	r3, [r3, #12]
 8011272:	059b      	lsls	r3, r3, #22
 8011274:	d4f5      	bmi.n	8011262 <_vfiprintf_r+0x76>
 8011276:	9b03      	ldr	r3, [sp, #12]
 8011278:	6d98      	ldr	r0, [r3, #88]	; 0x58
 801127a:	f7fa fc34 	bl	800bae6 <__retarget_lock_release_recursive>
 801127e:	e7f0      	b.n	8011262 <_vfiprintf_r+0x76>
 8011280:	221a      	movs	r2, #26
 8011282:	9b03      	ldr	r3, [sp, #12]
 8011284:	899b      	ldrh	r3, [r3, #12]
 8011286:	401a      	ands	r2, r3
 8011288:	2a0a      	cmp	r2, #10
 801128a:	d116      	bne.n	80112ba <_vfiprintf_r+0xce>
 801128c:	9a03      	ldr	r2, [sp, #12]
 801128e:	210e      	movs	r1, #14
 8011290:	5e52      	ldrsh	r2, [r2, r1]
 8011292:	2a00      	cmp	r2, #0
 8011294:	db11      	blt.n	80112ba <_vfiprintf_r+0xce>
 8011296:	9a03      	ldr	r2, [sp, #12]
 8011298:	6e52      	ldr	r2, [r2, #100]	; 0x64
 801129a:	07d2      	lsls	r2, r2, #31
 801129c:	d405      	bmi.n	80112aa <_vfiprintf_r+0xbe>
 801129e:	059b      	lsls	r3, r3, #22
 80112a0:	d403      	bmi.n	80112aa <_vfiprintf_r+0xbe>
 80112a2:	9b03      	ldr	r3, [sp, #12]
 80112a4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80112a6:	f7fa fc1e 	bl	800bae6 <__retarget_lock_release_recursive>
 80112aa:	0023      	movs	r3, r4
 80112ac:	9a07      	ldr	r2, [sp, #28]
 80112ae:	9903      	ldr	r1, [sp, #12]
 80112b0:	9806      	ldr	r0, [sp, #24]
 80112b2:	f000 fc69 	bl	8011b88 <__sbprintf>
 80112b6:	9008      	str	r0, [sp, #32]
 80112b8:	e7d6      	b.n	8011268 <_vfiprintf_r+0x7c>
 80112ba:	2300      	movs	r3, #0
 80112bc:	ad17      	add	r5, sp, #92	; 0x5c
 80112be:	9514      	str	r5, [sp, #80]	; 0x50
 80112c0:	9316      	str	r3, [sp, #88]	; 0x58
 80112c2:	9315      	str	r3, [sp, #84]	; 0x54
 80112c4:	930c      	str	r3, [sp, #48]	; 0x30
 80112c6:	930d      	str	r3, [sp, #52]	; 0x34
 80112c8:	930e      	str	r3, [sp, #56]	; 0x38
 80112ca:	930f      	str	r3, [sp, #60]	; 0x3c
 80112cc:	9308      	str	r3, [sp, #32]
 80112ce:	9c07      	ldr	r4, [sp, #28]
 80112d0:	7823      	ldrb	r3, [r4, #0]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d002      	beq.n	80112dc <_vfiprintf_r+0xf0>
 80112d6:	2b25      	cmp	r3, #37	; 0x25
 80112d8:	d000      	beq.n	80112dc <_vfiprintf_r+0xf0>
 80112da:	e08d      	b.n	80113f8 <_vfiprintf_r+0x20c>
 80112dc:	9b07      	ldr	r3, [sp, #28]
 80112de:	1ae6      	subs	r6, r4, r3
 80112e0:	429c      	cmp	r4, r3
 80112e2:	d016      	beq.n	8011312 <_vfiprintf_r+0x126>
 80112e4:	602b      	str	r3, [r5, #0]
 80112e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80112e8:	606e      	str	r6, [r5, #4]
 80112ea:	199b      	adds	r3, r3, r6
 80112ec:	9316      	str	r3, [sp, #88]	; 0x58
 80112ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80112f0:	3508      	adds	r5, #8
 80112f2:	3301      	adds	r3, #1
 80112f4:	9315      	str	r3, [sp, #84]	; 0x54
 80112f6:	2b07      	cmp	r3, #7
 80112f8:	dd08      	ble.n	801130c <_vfiprintf_r+0x120>
 80112fa:	9903      	ldr	r1, [sp, #12]
 80112fc:	9806      	ldr	r0, [sp, #24]
 80112fe:	aa14      	add	r2, sp, #80	; 0x50
 8011300:	f7ff ff3f 	bl	8011182 <__sprint_r>
 8011304:	2800      	cmp	r0, #0
 8011306:	d000      	beq.n	801130a <_vfiprintf_r+0x11e>
 8011308:	e3d9      	b.n	8011abe <_vfiprintf_r+0x8d2>
 801130a:	ad17      	add	r5, sp, #92	; 0x5c
 801130c:	9b08      	ldr	r3, [sp, #32]
 801130e:	199b      	adds	r3, r3, r6
 8011310:	9308      	str	r3, [sp, #32]
 8011312:	7823      	ldrb	r3, [r4, #0]
 8011314:	2b00      	cmp	r3, #0
 8011316:	d101      	bne.n	801131c <_vfiprintf_r+0x130>
 8011318:	f000 fbf6 	bl	8011b08 <_vfiprintf_r+0x91c>
 801131c:	2200      	movs	r2, #0
 801131e:	a912      	add	r1, sp, #72	; 0x48
 8011320:	70ca      	strb	r2, [r1, #3]
 8011322:	2101      	movs	r1, #1
 8011324:	1c63      	adds	r3, r4, #1
 8011326:	0014      	movs	r4, r2
 8011328:	4249      	negs	r1, r1
 801132a:	9105      	str	r1, [sp, #20]
 801132c:	9209      	str	r2, [sp, #36]	; 0x24
 801132e:	1c5a      	adds	r2, r3, #1
 8011330:	781b      	ldrb	r3, [r3, #0]
 8011332:	9207      	str	r2, [sp, #28]
 8011334:	0018      	movs	r0, r3
 8011336:	3820      	subs	r0, #32
 8011338:	285a      	cmp	r0, #90	; 0x5a
 801133a:	d900      	bls.n	801133e <_vfiprintf_r+0x152>
 801133c:	e362      	b.n	8011a04 <_vfiprintf_r+0x818>
 801133e:	f7ee fef3 	bl	8000128 <__gnu_thumb1_case_uhi>
 8011342:	0078      	.short	0x0078
 8011344:	03610361 	.word	0x03610361
 8011348:	03610081 	.word	0x03610081
 801134c:	03610361 	.word	0x03610361
 8011350:	0361005d 	.word	0x0361005d
 8011354:	00830361 	.word	0x00830361
 8011358:	0361008b 	.word	0x0361008b
 801135c:	008f0089 	.word	0x008f0089
 8011360:	00ad0361 	.word	0x00ad0361
 8011364:	00af00af 	.word	0x00af00af
 8011368:	00af00af 	.word	0x00af00af
 801136c:	00af00af 	.word	0x00af00af
 8011370:	00af00af 	.word	0x00af00af
 8011374:	036100af 	.word	0x036100af
 8011378:	03610361 	.word	0x03610361
 801137c:	03610361 	.word	0x03610361
 8011380:	03610361 	.word	0x03610361
 8011384:	03610361 	.word	0x03610361
 8011388:	00e600da 	.word	0x00e600da
 801138c:	03610361 	.word	0x03610361
 8011390:	03610361 	.word	0x03610361
 8011394:	03610361 	.word	0x03610361
 8011398:	03610361 	.word	0x03610361
 801139c:	03610361 	.word	0x03610361
 80113a0:	03610143 	.word	0x03610143
 80113a4:	03610361 	.word	0x03610361
 80113a8:	03610182 	.word	0x03610182
 80113ac:	0361027c 	.word	0x0361027c
 80113b0:	02ae0361 	.word	0x02ae0361
 80113b4:	03610361 	.word	0x03610361
 80113b8:	03610361 	.word	0x03610361
 80113bc:	03610361 	.word	0x03610361
 80113c0:	03610361 	.word	0x03610361
 80113c4:	03610361 	.word	0x03610361
 80113c8:	00e800da 	.word	0x00e800da
 80113cc:	03610361 	.word	0x03610361
 80113d0:	00c30361 	.word	0x00c30361
 80113d4:	00d600e8 	.word	0x00d600e8
 80113d8:	00cf0361 	.word	0x00cf0361
 80113dc:	01260361 	.word	0x01260361
 80113e0:	01740145 	.word	0x01740145
 80113e4:	036100d6 	.word	0x036100d6
 80113e8:	007f0182 	.word	0x007f0182
 80113ec:	0361027e 	.word	0x0361027e
 80113f0:	02cd0361 	.word	0x02cd0361
 80113f4:	007f0361 	.word	0x007f0361
 80113f8:	3401      	adds	r4, #1
 80113fa:	e769      	b.n	80112d0 <_vfiprintf_r+0xe4>
 80113fc:	9806      	ldr	r0, [sp, #24]
 80113fe:	f7fe fa47 	bl	800f890 <_localeconv_r>
 8011402:	6843      	ldr	r3, [r0, #4]
 8011404:	0018      	movs	r0, r3
 8011406:	930f      	str	r3, [sp, #60]	; 0x3c
 8011408:	f7ee fe7c 	bl	8000104 <strlen>
 801140c:	900e      	str	r0, [sp, #56]	; 0x38
 801140e:	9806      	ldr	r0, [sp, #24]
 8011410:	f7fe fa3e 	bl	800f890 <_localeconv_r>
 8011414:	6883      	ldr	r3, [r0, #8]
 8011416:	930d      	str	r3, [sp, #52]	; 0x34
 8011418:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801141a:	2b00      	cmp	r3, #0
 801141c:	d010      	beq.n	8011440 <_vfiprintf_r+0x254>
 801141e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011420:	2b00      	cmp	r3, #0
 8011422:	d00d      	beq.n	8011440 <_vfiprintf_r+0x254>
 8011424:	781b      	ldrb	r3, [r3, #0]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d00a      	beq.n	8011440 <_vfiprintf_r+0x254>
 801142a:	2380      	movs	r3, #128	; 0x80
 801142c:	00db      	lsls	r3, r3, #3
 801142e:	431c      	orrs	r4, r3
 8011430:	e006      	b.n	8011440 <_vfiprintf_r+0x254>
 8011432:	ab12      	add	r3, sp, #72	; 0x48
 8011434:	78da      	ldrb	r2, [r3, #3]
 8011436:	3303      	adds	r3, #3
 8011438:	2a00      	cmp	r2, #0
 801143a:	d101      	bne.n	8011440 <_vfiprintf_r+0x254>
 801143c:	3220      	adds	r2, #32
 801143e:	701a      	strb	r2, [r3, #0]
 8011440:	9b07      	ldr	r3, [sp, #28]
 8011442:	e774      	b.n	801132e <_vfiprintf_r+0x142>
 8011444:	2301      	movs	r3, #1
 8011446:	e7f2      	b.n	801142e <_vfiprintf_r+0x242>
 8011448:	cf08      	ldmia	r7!, {r3}
 801144a:	9309      	str	r3, [sp, #36]	; 0x24
 801144c:	2b00      	cmp	r3, #0
 801144e:	daf7      	bge.n	8011440 <_vfiprintf_r+0x254>
 8011450:	425b      	negs	r3, r3
 8011452:	9309      	str	r3, [sp, #36]	; 0x24
 8011454:	2304      	movs	r3, #4
 8011456:	e7ea      	b.n	801142e <_vfiprintf_r+0x242>
 8011458:	222b      	movs	r2, #43	; 0x2b
 801145a:	ab12      	add	r3, sp, #72	; 0x48
 801145c:	70da      	strb	r2, [r3, #3]
 801145e:	e7ef      	b.n	8011440 <_vfiprintf_r+0x254>
 8011460:	9b07      	ldr	r3, [sp, #28]
 8011462:	1c5a      	adds	r2, r3, #1
 8011464:	781b      	ldrb	r3, [r3, #0]
 8011466:	2b2a      	cmp	r3, #42	; 0x2a
 8011468:	d00f      	beq.n	801148a <_vfiprintf_r+0x29e>
 801146a:	2100      	movs	r1, #0
 801146c:	9105      	str	r1, [sp, #20]
 801146e:	0019      	movs	r1, r3
 8011470:	3930      	subs	r1, #48	; 0x30
 8011472:	9207      	str	r2, [sp, #28]
 8011474:	2909      	cmp	r1, #9
 8011476:	d900      	bls.n	801147a <_vfiprintf_r+0x28e>
 8011478:	e75c      	b.n	8011334 <_vfiprintf_r+0x148>
 801147a:	200a      	movs	r0, #10
 801147c:	9b05      	ldr	r3, [sp, #20]
 801147e:	4343      	muls	r3, r0
 8011480:	185b      	adds	r3, r3, r1
 8011482:	9305      	str	r3, [sp, #20]
 8011484:	7813      	ldrb	r3, [r2, #0]
 8011486:	3201      	adds	r2, #1
 8011488:	e7f1      	b.n	801146e <_vfiprintf_r+0x282>
 801148a:	cf08      	ldmia	r7!, {r3}
 801148c:	9305      	str	r3, [sp, #20]
 801148e:	2b00      	cmp	r3, #0
 8011490:	da02      	bge.n	8011498 <_vfiprintf_r+0x2ac>
 8011492:	2301      	movs	r3, #1
 8011494:	425b      	negs	r3, r3
 8011496:	9305      	str	r3, [sp, #20]
 8011498:	9207      	str	r2, [sp, #28]
 801149a:	e7d1      	b.n	8011440 <_vfiprintf_r+0x254>
 801149c:	2380      	movs	r3, #128	; 0x80
 801149e:	e7c6      	b.n	801142e <_vfiprintf_r+0x242>
 80114a0:	2100      	movs	r1, #0
 80114a2:	9a07      	ldr	r2, [sp, #28]
 80114a4:	9109      	str	r1, [sp, #36]	; 0x24
 80114a6:	200a      	movs	r0, #10
 80114a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80114aa:	3b30      	subs	r3, #48	; 0x30
 80114ac:	4341      	muls	r1, r0
 80114ae:	185b      	adds	r3, r3, r1
 80114b0:	9309      	str	r3, [sp, #36]	; 0x24
 80114b2:	0013      	movs	r3, r2
 80114b4:	781b      	ldrb	r3, [r3, #0]
 80114b6:	3201      	adds	r2, #1
 80114b8:	0019      	movs	r1, r3
 80114ba:	3930      	subs	r1, #48	; 0x30
 80114bc:	9207      	str	r2, [sp, #28]
 80114be:	2909      	cmp	r1, #9
 80114c0:	d9f1      	bls.n	80114a6 <_vfiprintf_r+0x2ba>
 80114c2:	e737      	b.n	8011334 <_vfiprintf_r+0x148>
 80114c4:	ffffdfff 	.word	0xffffdfff
 80114c8:	9b07      	ldr	r3, [sp, #28]
 80114ca:	781b      	ldrb	r3, [r3, #0]
 80114cc:	2b68      	cmp	r3, #104	; 0x68
 80114ce:	d105      	bne.n	80114dc <_vfiprintf_r+0x2f0>
 80114d0:	9b07      	ldr	r3, [sp, #28]
 80114d2:	3301      	adds	r3, #1
 80114d4:	9307      	str	r3, [sp, #28]
 80114d6:	2380      	movs	r3, #128	; 0x80
 80114d8:	009b      	lsls	r3, r3, #2
 80114da:	e7a8      	b.n	801142e <_vfiprintf_r+0x242>
 80114dc:	2340      	movs	r3, #64	; 0x40
 80114de:	e7a6      	b.n	801142e <_vfiprintf_r+0x242>
 80114e0:	9b07      	ldr	r3, [sp, #28]
 80114e2:	781b      	ldrb	r3, [r3, #0]
 80114e4:	2b6c      	cmp	r3, #108	; 0x6c
 80114e6:	d104      	bne.n	80114f2 <_vfiprintf_r+0x306>
 80114e8:	9b07      	ldr	r3, [sp, #28]
 80114ea:	3301      	adds	r3, #1
 80114ec:	9307      	str	r3, [sp, #28]
 80114ee:	2320      	movs	r3, #32
 80114f0:	e79d      	b.n	801142e <_vfiprintf_r+0x242>
 80114f2:	2310      	movs	r3, #16
 80114f4:	e79b      	b.n	801142e <_vfiprintf_r+0x242>
 80114f6:	003a      	movs	r2, r7
 80114f8:	ca08      	ldmia	r2!, {r3}
 80114fa:	ae27      	add	r6, sp, #156	; 0x9c
 80114fc:	7033      	strb	r3, [r6, #0]
 80114fe:	2300      	movs	r3, #0
 8011500:	9204      	str	r2, [sp, #16]
 8011502:	aa12      	add	r2, sp, #72	; 0x48
 8011504:	70d3      	strb	r3, [r2, #3]
 8011506:	2201      	movs	r2, #1
 8011508:	930b      	str	r3, [sp, #44]	; 0x2c
 801150a:	9205      	str	r2, [sp, #20]
 801150c:	e0b0      	b.n	8011670 <_vfiprintf_r+0x484>
 801150e:	2310      	movs	r3, #16
 8011510:	431c      	orrs	r4, r3
 8011512:	06a3      	lsls	r3, r4, #26
 8011514:	d52a      	bpl.n	801156c <_vfiprintf_r+0x380>
 8011516:	2307      	movs	r3, #7
 8011518:	3707      	adds	r7, #7
 801151a:	439f      	bics	r7, r3
 801151c:	0039      	movs	r1, r7
 801151e:	c90c      	ldmia	r1!, {r2, r3}
 8011520:	9200      	str	r2, [sp, #0]
 8011522:	9301      	str	r3, [sp, #4]
 8011524:	9104      	str	r1, [sp, #16]
 8011526:	9a01      	ldr	r2, [sp, #4]
 8011528:	2301      	movs	r3, #1
 801152a:	2a00      	cmp	r2, #0
 801152c:	da09      	bge.n	8011542 <_vfiprintf_r+0x356>
 801152e:	9e00      	ldr	r6, [sp, #0]
 8011530:	9f01      	ldr	r7, [sp, #4]
 8011532:	2200      	movs	r2, #0
 8011534:	4271      	negs	r1, r6
 8011536:	41ba      	sbcs	r2, r7
 8011538:	9100      	str	r1, [sp, #0]
 801153a:	9201      	str	r2, [sp, #4]
 801153c:	212d      	movs	r1, #45	; 0x2d
 801153e:	aa12      	add	r2, sp, #72	; 0x48
 8011540:	70d1      	strb	r1, [r2, #3]
 8011542:	9901      	ldr	r1, [sp, #4]
 8011544:	9a00      	ldr	r2, [sp, #0]
 8011546:	430a      	orrs	r2, r1
 8011548:	9905      	ldr	r1, [sp, #20]
 801154a:	3101      	adds	r1, #1
 801154c:	d100      	bne.n	8011550 <_vfiprintf_r+0x364>
 801154e:	e2e9      	b.n	8011b24 <_vfiprintf_r+0x938>
 8011550:	2180      	movs	r1, #128	; 0x80
 8011552:	0027      	movs	r7, r4
 8011554:	438f      	bics	r7, r1
 8011556:	2a00      	cmp	r2, #0
 8011558:	d000      	beq.n	801155c <_vfiprintf_r+0x370>
 801155a:	e2e7      	b.n	8011b2c <_vfiprintf_r+0x940>
 801155c:	9a05      	ldr	r2, [sp, #20]
 801155e:	2a00      	cmp	r2, #0
 8011560:	d100      	bne.n	8011564 <_vfiprintf_r+0x378>
 8011562:	e243      	b.n	80119ec <_vfiprintf_r+0x800>
 8011564:	2b01      	cmp	r3, #1
 8011566:	d000      	beq.n	801156a <_vfiprintf_r+0x37e>
 8011568:	e2e3      	b.n	8011b32 <_vfiprintf_r+0x946>
 801156a:	e1e7      	b.n	801193c <_vfiprintf_r+0x750>
 801156c:	003a      	movs	r2, r7
 801156e:	ca08      	ldmia	r2!, {r3}
 8011570:	9204      	str	r2, [sp, #16]
 8011572:	06e2      	lsls	r2, r4, #27
 8011574:	d503      	bpl.n	801157e <_vfiprintf_r+0x392>
 8011576:	9300      	str	r3, [sp, #0]
 8011578:	17db      	asrs	r3, r3, #31
 801157a:	9301      	str	r3, [sp, #4]
 801157c:	e7d3      	b.n	8011526 <_vfiprintf_r+0x33a>
 801157e:	0662      	lsls	r2, r4, #25
 8011580:	d501      	bpl.n	8011586 <_vfiprintf_r+0x39a>
 8011582:	b21b      	sxth	r3, r3
 8011584:	e7f7      	b.n	8011576 <_vfiprintf_r+0x38a>
 8011586:	05a2      	lsls	r2, r4, #22
 8011588:	d5f5      	bpl.n	8011576 <_vfiprintf_r+0x38a>
 801158a:	b25b      	sxtb	r3, r3
 801158c:	e7f3      	b.n	8011576 <_vfiprintf_r+0x38a>
 801158e:	1d3b      	adds	r3, r7, #4
 8011590:	9304      	str	r3, [sp, #16]
 8011592:	06a3      	lsls	r3, r4, #26
 8011594:	d506      	bpl.n	80115a4 <_vfiprintf_r+0x3b8>
 8011596:	683b      	ldr	r3, [r7, #0]
 8011598:	9a08      	ldr	r2, [sp, #32]
 801159a:	601a      	str	r2, [r3, #0]
 801159c:	17d2      	asrs	r2, r2, #31
 801159e:	605a      	str	r2, [r3, #4]
 80115a0:	9f04      	ldr	r7, [sp, #16]
 80115a2:	e694      	b.n	80112ce <_vfiprintf_r+0xe2>
 80115a4:	06e3      	lsls	r3, r4, #27
 80115a6:	d503      	bpl.n	80115b0 <_vfiprintf_r+0x3c4>
 80115a8:	683b      	ldr	r3, [r7, #0]
 80115aa:	9a08      	ldr	r2, [sp, #32]
 80115ac:	601a      	str	r2, [r3, #0]
 80115ae:	e7f7      	b.n	80115a0 <_vfiprintf_r+0x3b4>
 80115b0:	0663      	lsls	r3, r4, #25
 80115b2:	d503      	bpl.n	80115bc <_vfiprintf_r+0x3d0>
 80115b4:	683b      	ldr	r3, [r7, #0]
 80115b6:	9a08      	ldr	r2, [sp, #32]
 80115b8:	801a      	strh	r2, [r3, #0]
 80115ba:	e7f1      	b.n	80115a0 <_vfiprintf_r+0x3b4>
 80115bc:	05a4      	lsls	r4, r4, #22
 80115be:	d5f3      	bpl.n	80115a8 <_vfiprintf_r+0x3bc>
 80115c0:	683b      	ldr	r3, [r7, #0]
 80115c2:	9a08      	ldr	r2, [sp, #32]
 80115c4:	701a      	strb	r2, [r3, #0]
 80115c6:	e7eb      	b.n	80115a0 <_vfiprintf_r+0x3b4>
 80115c8:	2310      	movs	r3, #16
 80115ca:	431c      	orrs	r4, r3
 80115cc:	2320      	movs	r3, #32
 80115ce:	0020      	movs	r0, r4
 80115d0:	4018      	ands	r0, r3
 80115d2:	421c      	tst	r4, r3
 80115d4:	d00d      	beq.n	80115f2 <_vfiprintf_r+0x406>
 80115d6:	3b19      	subs	r3, #25
 80115d8:	3707      	adds	r7, #7
 80115da:	439f      	bics	r7, r3
 80115dc:	0039      	movs	r1, r7
 80115de:	c90c      	ldmia	r1!, {r2, r3}
 80115e0:	9200      	str	r2, [sp, #0]
 80115e2:	9301      	str	r3, [sp, #4]
 80115e4:	9104      	str	r1, [sp, #16]
 80115e6:	4bcc      	ldr	r3, [pc, #816]	; (8011918 <_vfiprintf_r+0x72c>)
 80115e8:	401c      	ands	r4, r3
 80115ea:	2300      	movs	r3, #0
 80115ec:	2100      	movs	r1, #0
 80115ee:	aa12      	add	r2, sp, #72	; 0x48
 80115f0:	e7a6      	b.n	8011540 <_vfiprintf_r+0x354>
 80115f2:	003a      	movs	r2, r7
 80115f4:	ca08      	ldmia	r2!, {r3}
 80115f6:	0021      	movs	r1, r4
 80115f8:	9204      	str	r2, [sp, #16]
 80115fa:	2210      	movs	r2, #16
 80115fc:	4011      	ands	r1, r2
 80115fe:	4214      	tst	r4, r2
 8011600:	d002      	beq.n	8011608 <_vfiprintf_r+0x41c>
 8011602:	9300      	str	r3, [sp, #0]
 8011604:	9001      	str	r0, [sp, #4]
 8011606:	e7ee      	b.n	80115e6 <_vfiprintf_r+0x3fa>
 8011608:	2240      	movs	r2, #64	; 0x40
 801160a:	0020      	movs	r0, r4
 801160c:	4010      	ands	r0, r2
 801160e:	4214      	tst	r4, r2
 8011610:	d003      	beq.n	801161a <_vfiprintf_r+0x42e>
 8011612:	b29b      	uxth	r3, r3
 8011614:	9300      	str	r3, [sp, #0]
 8011616:	9101      	str	r1, [sp, #4]
 8011618:	e7e5      	b.n	80115e6 <_vfiprintf_r+0x3fa>
 801161a:	2280      	movs	r2, #128	; 0x80
 801161c:	0021      	movs	r1, r4
 801161e:	0092      	lsls	r2, r2, #2
 8011620:	4011      	ands	r1, r2
 8011622:	4214      	tst	r4, r2
 8011624:	d0f6      	beq.n	8011614 <_vfiprintf_r+0x428>
 8011626:	b2db      	uxtb	r3, r3
 8011628:	e7eb      	b.n	8011602 <_vfiprintf_r+0x416>
 801162a:	003b      	movs	r3, r7
 801162c:	cb04      	ldmia	r3!, {r2}
 801162e:	49bb      	ldr	r1, [pc, #748]	; (801191c <_vfiprintf_r+0x730>)
 8011630:	9304      	str	r3, [sp, #16]
 8011632:	2300      	movs	r3, #0
 8011634:	9200      	str	r2, [sp, #0]
 8011636:	aa13      	add	r2, sp, #76	; 0x4c
 8011638:	8011      	strh	r1, [r2, #0]
 801163a:	4ab9      	ldr	r2, [pc, #740]	; (8011920 <_vfiprintf_r+0x734>)
 801163c:	9301      	str	r3, [sp, #4]
 801163e:	3302      	adds	r3, #2
 8011640:	431c      	orrs	r4, r3
 8011642:	920c      	str	r2, [sp, #48]	; 0x30
 8011644:	e7d2      	b.n	80115ec <_vfiprintf_r+0x400>
 8011646:	003b      	movs	r3, r7
 8011648:	2700      	movs	r7, #0
 801164a:	cb40      	ldmia	r3!, {r6}
 801164c:	9304      	str	r3, [sp, #16]
 801164e:	ab12      	add	r3, sp, #72	; 0x48
 8011650:	70df      	strb	r7, [r3, #3]
 8011652:	9b05      	ldr	r3, [sp, #20]
 8011654:	3301      	adds	r3, #1
 8011656:	d100      	bne.n	801165a <_vfiprintf_r+0x46e>
 8011658:	e0ea      	b.n	8011830 <_vfiprintf_r+0x644>
 801165a:	0039      	movs	r1, r7
 801165c:	0030      	movs	r0, r6
 801165e:	9a05      	ldr	r2, [sp, #20]
 8011660:	f7fe f92e 	bl	800f8c0 <memchr>
 8011664:	900b      	str	r0, [sp, #44]	; 0x2c
 8011666:	42b8      	cmp	r0, r7
 8011668:	d002      	beq.n	8011670 <_vfiprintf_r+0x484>
 801166a:	1b83      	subs	r3, r0, r6
 801166c:	9305      	str	r3, [sp, #20]
 801166e:	970b      	str	r7, [sp, #44]	; 0x2c
 8011670:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011672:	9a05      	ldr	r2, [sp, #20]
 8011674:	930a      	str	r3, [sp, #40]	; 0x28
 8011676:	4293      	cmp	r3, r2
 8011678:	da00      	bge.n	801167c <_vfiprintf_r+0x490>
 801167a:	920a      	str	r2, [sp, #40]	; 0x28
 801167c:	ab12      	add	r3, sp, #72	; 0x48
 801167e:	3303      	adds	r3, #3
 8011680:	781b      	ldrb	r3, [r3, #0]
 8011682:	1e5a      	subs	r2, r3, #1
 8011684:	4193      	sbcs	r3, r2
 8011686:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011688:	18d3      	adds	r3, r2, r3
 801168a:	930a      	str	r3, [sp, #40]	; 0x28
 801168c:	0022      	movs	r2, r4
 801168e:	2302      	movs	r3, #2
 8011690:	401a      	ands	r2, r3
 8011692:	9210      	str	r2, [sp, #64]	; 0x40
 8011694:	421c      	tst	r4, r3
 8011696:	d002      	beq.n	801169e <_vfiprintf_r+0x4b2>
 8011698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801169a:	3302      	adds	r3, #2
 801169c:	930a      	str	r3, [sp, #40]	; 0x28
 801169e:	2384      	movs	r3, #132	; 0x84
 80116a0:	0022      	movs	r2, r4
 80116a2:	401a      	ands	r2, r3
 80116a4:	9211      	str	r2, [sp, #68]	; 0x44
 80116a6:	421c      	tst	r4, r3
 80116a8:	d11e      	bne.n	80116e8 <_vfiprintf_r+0x4fc>
 80116aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80116ae:	1a9f      	subs	r7, r3, r2
 80116b0:	2f00      	cmp	r7, #0
 80116b2:	dd19      	ble.n	80116e8 <_vfiprintf_r+0x4fc>
 80116b4:	0029      	movs	r1, r5
 80116b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80116b8:	489a      	ldr	r0, [pc, #616]	; (8011924 <_vfiprintf_r+0x738>)
 80116ba:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80116bc:	3301      	adds	r3, #1
 80116be:	3108      	adds	r1, #8
 80116c0:	6028      	str	r0, [r5, #0]
 80116c2:	2f10      	cmp	r7, #16
 80116c4:	dd00      	ble.n	80116c8 <_vfiprintf_r+0x4dc>
 80116c6:	e1a7      	b.n	8011a18 <_vfiprintf_r+0x82c>
 80116c8:	606f      	str	r7, [r5, #4]
 80116ca:	18bf      	adds	r7, r7, r2
 80116cc:	000d      	movs	r5, r1
 80116ce:	9716      	str	r7, [sp, #88]	; 0x58
 80116d0:	9315      	str	r3, [sp, #84]	; 0x54
 80116d2:	2b07      	cmp	r3, #7
 80116d4:	dd08      	ble.n	80116e8 <_vfiprintf_r+0x4fc>
 80116d6:	9903      	ldr	r1, [sp, #12]
 80116d8:	9806      	ldr	r0, [sp, #24]
 80116da:	aa14      	add	r2, sp, #80	; 0x50
 80116dc:	f7ff fd51 	bl	8011182 <__sprint_r>
 80116e0:	2800      	cmp	r0, #0
 80116e2:	d000      	beq.n	80116e6 <_vfiprintf_r+0x4fa>
 80116e4:	e1eb      	b.n	8011abe <_vfiprintf_r+0x8d2>
 80116e6:	ad17      	add	r5, sp, #92	; 0x5c
 80116e8:	a912      	add	r1, sp, #72	; 0x48
 80116ea:	78c8      	ldrb	r0, [r1, #3]
 80116ec:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80116ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80116f0:	3103      	adds	r1, #3
 80116f2:	2800      	cmp	r0, #0
 80116f4:	d012      	beq.n	801171c <_vfiprintf_r+0x530>
 80116f6:	6029      	str	r1, [r5, #0]
 80116f8:	2101      	movs	r1, #1
 80116fa:	3301      	adds	r3, #1
 80116fc:	1852      	adds	r2, r2, r1
 80116fe:	6069      	str	r1, [r5, #4]
 8011700:	9216      	str	r2, [sp, #88]	; 0x58
 8011702:	9315      	str	r3, [sp, #84]	; 0x54
 8011704:	3508      	adds	r5, #8
 8011706:	2b07      	cmp	r3, #7
 8011708:	dd08      	ble.n	801171c <_vfiprintf_r+0x530>
 801170a:	9903      	ldr	r1, [sp, #12]
 801170c:	9806      	ldr	r0, [sp, #24]
 801170e:	aa14      	add	r2, sp, #80	; 0x50
 8011710:	f7ff fd37 	bl	8011182 <__sprint_r>
 8011714:	2800      	cmp	r0, #0
 8011716:	d000      	beq.n	801171a <_vfiprintf_r+0x52e>
 8011718:	e1d1      	b.n	8011abe <_vfiprintf_r+0x8d2>
 801171a:	ad17      	add	r5, sp, #92	; 0x5c
 801171c:	9910      	ldr	r1, [sp, #64]	; 0x40
 801171e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011720:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011722:	2900      	cmp	r1, #0
 8011724:	d013      	beq.n	801174e <_vfiprintf_r+0x562>
 8011726:	a913      	add	r1, sp, #76	; 0x4c
 8011728:	6029      	str	r1, [r5, #0]
 801172a:	2102      	movs	r1, #2
 801172c:	3301      	adds	r3, #1
 801172e:	1852      	adds	r2, r2, r1
 8011730:	6069      	str	r1, [r5, #4]
 8011732:	9216      	str	r2, [sp, #88]	; 0x58
 8011734:	9315      	str	r3, [sp, #84]	; 0x54
 8011736:	3508      	adds	r5, #8
 8011738:	2b07      	cmp	r3, #7
 801173a:	dd08      	ble.n	801174e <_vfiprintf_r+0x562>
 801173c:	9903      	ldr	r1, [sp, #12]
 801173e:	9806      	ldr	r0, [sp, #24]
 8011740:	aa14      	add	r2, sp, #80	; 0x50
 8011742:	f7ff fd1e 	bl	8011182 <__sprint_r>
 8011746:	2800      	cmp	r0, #0
 8011748:	d000      	beq.n	801174c <_vfiprintf_r+0x560>
 801174a:	e1b8      	b.n	8011abe <_vfiprintf_r+0x8d2>
 801174c:	ad17      	add	r5, sp, #92	; 0x5c
 801174e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011750:	2b80      	cmp	r3, #128	; 0x80
 8011752:	d11e      	bne.n	8011792 <_vfiprintf_r+0x5a6>
 8011754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011756:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011758:	1a9f      	subs	r7, r3, r2
 801175a:	2f00      	cmp	r7, #0
 801175c:	dd19      	ble.n	8011792 <_vfiprintf_r+0x5a6>
 801175e:	0029      	movs	r1, r5
 8011760:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011762:	4871      	ldr	r0, [pc, #452]	; (8011928 <_vfiprintf_r+0x73c>)
 8011764:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011766:	3301      	adds	r3, #1
 8011768:	3108      	adds	r1, #8
 801176a:	6028      	str	r0, [r5, #0]
 801176c:	2f10      	cmp	r7, #16
 801176e:	dd00      	ble.n	8011772 <_vfiprintf_r+0x586>
 8011770:	e164      	b.n	8011a3c <_vfiprintf_r+0x850>
 8011772:	606f      	str	r7, [r5, #4]
 8011774:	18bf      	adds	r7, r7, r2
 8011776:	000d      	movs	r5, r1
 8011778:	9716      	str	r7, [sp, #88]	; 0x58
 801177a:	9315      	str	r3, [sp, #84]	; 0x54
 801177c:	2b07      	cmp	r3, #7
 801177e:	dd08      	ble.n	8011792 <_vfiprintf_r+0x5a6>
 8011780:	9903      	ldr	r1, [sp, #12]
 8011782:	9806      	ldr	r0, [sp, #24]
 8011784:	aa14      	add	r2, sp, #80	; 0x50
 8011786:	f7ff fcfc 	bl	8011182 <__sprint_r>
 801178a:	2800      	cmp	r0, #0
 801178c:	d000      	beq.n	8011790 <_vfiprintf_r+0x5a4>
 801178e:	e196      	b.n	8011abe <_vfiprintf_r+0x8d2>
 8011790:	ad17      	add	r5, sp, #92	; 0x5c
 8011792:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011794:	9a05      	ldr	r2, [sp, #20]
 8011796:	1a9f      	subs	r7, r3, r2
 8011798:	2f00      	cmp	r7, #0
 801179a:	dd19      	ble.n	80117d0 <_vfiprintf_r+0x5e4>
 801179c:	0029      	movs	r1, r5
 801179e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80117a0:	4861      	ldr	r0, [pc, #388]	; (8011928 <_vfiprintf_r+0x73c>)
 80117a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80117a4:	3301      	adds	r3, #1
 80117a6:	3108      	adds	r1, #8
 80117a8:	6028      	str	r0, [r5, #0]
 80117aa:	2f10      	cmp	r7, #16
 80117ac:	dd00      	ble.n	80117b0 <_vfiprintf_r+0x5c4>
 80117ae:	e157      	b.n	8011a60 <_vfiprintf_r+0x874>
 80117b0:	606f      	str	r7, [r5, #4]
 80117b2:	18bf      	adds	r7, r7, r2
 80117b4:	000d      	movs	r5, r1
 80117b6:	9716      	str	r7, [sp, #88]	; 0x58
 80117b8:	9315      	str	r3, [sp, #84]	; 0x54
 80117ba:	2b07      	cmp	r3, #7
 80117bc:	dd08      	ble.n	80117d0 <_vfiprintf_r+0x5e4>
 80117be:	9903      	ldr	r1, [sp, #12]
 80117c0:	9806      	ldr	r0, [sp, #24]
 80117c2:	aa14      	add	r2, sp, #80	; 0x50
 80117c4:	f7ff fcdd 	bl	8011182 <__sprint_r>
 80117c8:	2800      	cmp	r0, #0
 80117ca:	d000      	beq.n	80117ce <_vfiprintf_r+0x5e2>
 80117cc:	e177      	b.n	8011abe <_vfiprintf_r+0x8d2>
 80117ce:	ad17      	add	r5, sp, #92	; 0x5c
 80117d0:	9b05      	ldr	r3, [sp, #20]
 80117d2:	9a05      	ldr	r2, [sp, #20]
 80117d4:	606b      	str	r3, [r5, #4]
 80117d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80117d8:	602e      	str	r6, [r5, #0]
 80117da:	189b      	adds	r3, r3, r2
 80117dc:	9316      	str	r3, [sp, #88]	; 0x58
 80117de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80117e0:	3508      	adds	r5, #8
 80117e2:	3301      	adds	r3, #1
 80117e4:	9315      	str	r3, [sp, #84]	; 0x54
 80117e6:	2b07      	cmp	r3, #7
 80117e8:	dd08      	ble.n	80117fc <_vfiprintf_r+0x610>
 80117ea:	9903      	ldr	r1, [sp, #12]
 80117ec:	9806      	ldr	r0, [sp, #24]
 80117ee:	aa14      	add	r2, sp, #80	; 0x50
 80117f0:	f7ff fcc7 	bl	8011182 <__sprint_r>
 80117f4:	2800      	cmp	r0, #0
 80117f6:	d000      	beq.n	80117fa <_vfiprintf_r+0x60e>
 80117f8:	e161      	b.n	8011abe <_vfiprintf_r+0x8d2>
 80117fa:	ad17      	add	r5, sp, #92	; 0x5c
 80117fc:	0764      	lsls	r4, r4, #29
 80117fe:	d500      	bpl.n	8011802 <_vfiprintf_r+0x616>
 8011800:	e140      	b.n	8011a84 <_vfiprintf_r+0x898>
 8011802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011804:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011806:	4293      	cmp	r3, r2
 8011808:	da00      	bge.n	801180c <_vfiprintf_r+0x620>
 801180a:	0013      	movs	r3, r2
 801180c:	9a08      	ldr	r2, [sp, #32]
 801180e:	18d3      	adds	r3, r2, r3
 8011810:	9308      	str	r3, [sp, #32]
 8011812:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011814:	2b00      	cmp	r3, #0
 8011816:	d007      	beq.n	8011828 <_vfiprintf_r+0x63c>
 8011818:	9903      	ldr	r1, [sp, #12]
 801181a:	9806      	ldr	r0, [sp, #24]
 801181c:	aa14      	add	r2, sp, #80	; 0x50
 801181e:	f7ff fcb0 	bl	8011182 <__sprint_r>
 8011822:	2800      	cmp	r0, #0
 8011824:	d000      	beq.n	8011828 <_vfiprintf_r+0x63c>
 8011826:	e14a      	b.n	8011abe <_vfiprintf_r+0x8d2>
 8011828:	2300      	movs	r3, #0
 801182a:	ad17      	add	r5, sp, #92	; 0x5c
 801182c:	9315      	str	r3, [sp, #84]	; 0x54
 801182e:	e6b7      	b.n	80115a0 <_vfiprintf_r+0x3b4>
 8011830:	0030      	movs	r0, r6
 8011832:	f7ee fc67 	bl	8000104 <strlen>
 8011836:	9005      	str	r0, [sp, #20]
 8011838:	e719      	b.n	801166e <_vfiprintf_r+0x482>
 801183a:	2310      	movs	r3, #16
 801183c:	431c      	orrs	r4, r3
 801183e:	2320      	movs	r3, #32
 8011840:	0020      	movs	r0, r4
 8011842:	4018      	ands	r0, r3
 8011844:	421c      	tst	r4, r3
 8011846:	d009      	beq.n	801185c <_vfiprintf_r+0x670>
 8011848:	3b19      	subs	r3, #25
 801184a:	3707      	adds	r7, #7
 801184c:	439f      	bics	r7, r3
 801184e:	0039      	movs	r1, r7
 8011850:	c90c      	ldmia	r1!, {r2, r3}
 8011852:	9200      	str	r2, [sp, #0]
 8011854:	9301      	str	r3, [sp, #4]
 8011856:	9104      	str	r1, [sp, #16]
 8011858:	2301      	movs	r3, #1
 801185a:	e6c7      	b.n	80115ec <_vfiprintf_r+0x400>
 801185c:	003b      	movs	r3, r7
 801185e:	cb04      	ldmia	r3!, {r2}
 8011860:	0021      	movs	r1, r4
 8011862:	9304      	str	r3, [sp, #16]
 8011864:	2310      	movs	r3, #16
 8011866:	4019      	ands	r1, r3
 8011868:	421c      	tst	r4, r3
 801186a:	d003      	beq.n	8011874 <_vfiprintf_r+0x688>
 801186c:	9200      	str	r2, [sp, #0]
 801186e:	9001      	str	r0, [sp, #4]
 8011870:	3b0f      	subs	r3, #15
 8011872:	e6bb      	b.n	80115ec <_vfiprintf_r+0x400>
 8011874:	2340      	movs	r3, #64	; 0x40
 8011876:	0020      	movs	r0, r4
 8011878:	4018      	ands	r0, r3
 801187a:	421c      	tst	r4, r3
 801187c:	d003      	beq.n	8011886 <_vfiprintf_r+0x69a>
 801187e:	b293      	uxth	r3, r2
 8011880:	9300      	str	r3, [sp, #0]
 8011882:	9101      	str	r1, [sp, #4]
 8011884:	e7e8      	b.n	8011858 <_vfiprintf_r+0x66c>
 8011886:	2380      	movs	r3, #128	; 0x80
 8011888:	0021      	movs	r1, r4
 801188a:	009b      	lsls	r3, r3, #2
 801188c:	4019      	ands	r1, r3
 801188e:	421c      	tst	r4, r3
 8011890:	d003      	beq.n	801189a <_vfiprintf_r+0x6ae>
 8011892:	b2d3      	uxtb	r3, r2
 8011894:	9300      	str	r3, [sp, #0]
 8011896:	9001      	str	r0, [sp, #4]
 8011898:	e7de      	b.n	8011858 <_vfiprintf_r+0x66c>
 801189a:	9200      	str	r2, [sp, #0]
 801189c:	e7f1      	b.n	8011882 <_vfiprintf_r+0x696>
 801189e:	4a23      	ldr	r2, [pc, #140]	; (801192c <_vfiprintf_r+0x740>)
 80118a0:	0020      	movs	r0, r4
 80118a2:	920c      	str	r2, [sp, #48]	; 0x30
 80118a4:	2220      	movs	r2, #32
 80118a6:	4010      	ands	r0, r2
 80118a8:	4214      	tst	r4, r2
 80118aa:	d019      	beq.n	80118e0 <_vfiprintf_r+0x6f4>
 80118ac:	3a19      	subs	r2, #25
 80118ae:	3707      	adds	r7, #7
 80118b0:	4397      	bics	r7, r2
 80118b2:	0038      	movs	r0, r7
 80118b4:	c806      	ldmia	r0!, {r1, r2}
 80118b6:	9100      	str	r1, [sp, #0]
 80118b8:	9201      	str	r2, [sp, #4]
 80118ba:	9004      	str	r0, [sp, #16]
 80118bc:	07e2      	lsls	r2, r4, #31
 80118be:	d509      	bpl.n	80118d4 <_vfiprintf_r+0x6e8>
 80118c0:	9a00      	ldr	r2, [sp, #0]
 80118c2:	9901      	ldr	r1, [sp, #4]
 80118c4:	430a      	orrs	r2, r1
 80118c6:	d005      	beq.n	80118d4 <_vfiprintf_r+0x6e8>
 80118c8:	aa13      	add	r2, sp, #76	; 0x4c
 80118ca:	2130      	movs	r1, #48	; 0x30
 80118cc:	7053      	strb	r3, [r2, #1]
 80118ce:	2302      	movs	r3, #2
 80118d0:	7011      	strb	r1, [r2, #0]
 80118d2:	431c      	orrs	r4, r3
 80118d4:	4b10      	ldr	r3, [pc, #64]	; (8011918 <_vfiprintf_r+0x72c>)
 80118d6:	401c      	ands	r4, r3
 80118d8:	2302      	movs	r3, #2
 80118da:	e687      	b.n	80115ec <_vfiprintf_r+0x400>
 80118dc:	4a10      	ldr	r2, [pc, #64]	; (8011920 <_vfiprintf_r+0x734>)
 80118de:	e7df      	b.n	80118a0 <_vfiprintf_r+0x6b4>
 80118e0:	0039      	movs	r1, r7
 80118e2:	c904      	ldmia	r1!, {r2}
 80118e4:	0026      	movs	r6, r4
 80118e6:	9104      	str	r1, [sp, #16]
 80118e8:	2110      	movs	r1, #16
 80118ea:	400e      	ands	r6, r1
 80118ec:	420c      	tst	r4, r1
 80118ee:	d002      	beq.n	80118f6 <_vfiprintf_r+0x70a>
 80118f0:	9200      	str	r2, [sp, #0]
 80118f2:	9001      	str	r0, [sp, #4]
 80118f4:	e7e2      	b.n	80118bc <_vfiprintf_r+0x6d0>
 80118f6:	2140      	movs	r1, #64	; 0x40
 80118f8:	0020      	movs	r0, r4
 80118fa:	4008      	ands	r0, r1
 80118fc:	420c      	tst	r4, r1
 80118fe:	d003      	beq.n	8011908 <_vfiprintf_r+0x71c>
 8011900:	b292      	uxth	r2, r2
 8011902:	9200      	str	r2, [sp, #0]
 8011904:	9601      	str	r6, [sp, #4]
 8011906:	e7d9      	b.n	80118bc <_vfiprintf_r+0x6d0>
 8011908:	2180      	movs	r1, #128	; 0x80
 801190a:	0026      	movs	r6, r4
 801190c:	0089      	lsls	r1, r1, #2
 801190e:	400e      	ands	r6, r1
 8011910:	420c      	tst	r4, r1
 8011912:	d0f6      	beq.n	8011902 <_vfiprintf_r+0x716>
 8011914:	b2d2      	uxtb	r2, r2
 8011916:	e7eb      	b.n	80118f0 <_vfiprintf_r+0x704>
 8011918:	fffffbff 	.word	0xfffffbff
 801191c:	00007830 	.word	0x00007830
 8011920:	0801431c 	.word	0x0801431c
 8011924:	08014429 	.word	0x08014429
 8011928:	08014439 	.word	0x08014439
 801192c:	0801432d 	.word	0x0801432d
 8011930:	9b01      	ldr	r3, [sp, #4]
 8011932:	2b00      	cmp	r3, #0
 8011934:	d109      	bne.n	801194a <_vfiprintf_r+0x75e>
 8011936:	9b00      	ldr	r3, [sp, #0]
 8011938:	2b09      	cmp	r3, #9
 801193a:	d806      	bhi.n	801194a <_vfiprintf_r+0x75e>
 801193c:	26b7      	movs	r6, #183	; 0xb7
 801193e:	ab12      	add	r3, sp, #72	; 0x48
 8011940:	18f6      	adds	r6, r6, r3
 8011942:	9b00      	ldr	r3, [sp, #0]
 8011944:	3330      	adds	r3, #48	; 0x30
 8011946:	7033      	strb	r3, [r6, #0]
 8011948:	e115      	b.n	8011b76 <_vfiprintf_r+0x98a>
 801194a:	2380      	movs	r3, #128	; 0x80
 801194c:	2400      	movs	r4, #0
 801194e:	00db      	lsls	r3, r3, #3
 8011950:	403b      	ands	r3, r7
 8011952:	ae40      	add	r6, sp, #256	; 0x100
 8011954:	930a      	str	r3, [sp, #40]	; 0x28
 8011956:	220a      	movs	r2, #10
 8011958:	9800      	ldr	r0, [sp, #0]
 801195a:	9901      	ldr	r1, [sp, #4]
 801195c:	2300      	movs	r3, #0
 801195e:	f7ee fda1 	bl	80004a4 <__aeabi_uldivmod>
 8011962:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011964:	3e01      	subs	r6, #1
 8011966:	3230      	adds	r2, #48	; 0x30
 8011968:	900b      	str	r0, [sp, #44]	; 0x2c
 801196a:	9110      	str	r1, [sp, #64]	; 0x40
 801196c:	7032      	strb	r2, [r6, #0]
 801196e:	3401      	adds	r4, #1
 8011970:	2b00      	cmp	r3, #0
 8011972:	d01a      	beq.n	80119aa <_vfiprintf_r+0x7be>
 8011974:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011976:	781b      	ldrb	r3, [r3, #0]
 8011978:	42a3      	cmp	r3, r4
 801197a:	d116      	bne.n	80119aa <_vfiprintf_r+0x7be>
 801197c:	2cff      	cmp	r4, #255	; 0xff
 801197e:	d014      	beq.n	80119aa <_vfiprintf_r+0x7be>
 8011980:	9b01      	ldr	r3, [sp, #4]
 8011982:	2b00      	cmp	r3, #0
 8011984:	d102      	bne.n	801198c <_vfiprintf_r+0x7a0>
 8011986:	9b00      	ldr	r3, [sp, #0]
 8011988:	2b09      	cmp	r3, #9
 801198a:	d90e      	bls.n	80119aa <_vfiprintf_r+0x7be>
 801198c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801198e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011990:	1af6      	subs	r6, r6, r3
 8011992:	001a      	movs	r2, r3
 8011994:	0030      	movs	r0, r6
 8011996:	f7f9 ffe6 	bl	800b966 <strncpy>
 801199a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801199c:	2400      	movs	r4, #0
 801199e:	785b      	ldrb	r3, [r3, #1]
 80119a0:	1e5a      	subs	r2, r3, #1
 80119a2:	4193      	sbcs	r3, r2
 80119a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80119a6:	18d3      	adds	r3, r2, r3
 80119a8:	930d      	str	r3, [sp, #52]	; 0x34
 80119aa:	9b01      	ldr	r3, [sp, #4]
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d103      	bne.n	80119b8 <_vfiprintf_r+0x7cc>
 80119b0:	9b00      	ldr	r3, [sp, #0]
 80119b2:	2b09      	cmp	r3, #9
 80119b4:	d800      	bhi.n	80119b8 <_vfiprintf_r+0x7cc>
 80119b6:	e0de      	b.n	8011b76 <_vfiprintf_r+0x98a>
 80119b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80119ba:	9300      	str	r3, [sp, #0]
 80119bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80119be:	9301      	str	r3, [sp, #4]
 80119c0:	e7c9      	b.n	8011956 <_vfiprintf_r+0x76a>
 80119c2:	200f      	movs	r0, #15
 80119c4:	9b00      	ldr	r3, [sp, #0]
 80119c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80119c8:	4003      	ands	r3, r0
 80119ca:	5cd3      	ldrb	r3, [r2, r3]
 80119cc:	3e01      	subs	r6, #1
 80119ce:	7033      	strb	r3, [r6, #0]
 80119d0:	9b01      	ldr	r3, [sp, #4]
 80119d2:	0719      	lsls	r1, r3, #28
 80119d4:	9b00      	ldr	r3, [sp, #0]
 80119d6:	091a      	lsrs	r2, r3, #4
 80119d8:	9b01      	ldr	r3, [sp, #4]
 80119da:	4311      	orrs	r1, r2
 80119dc:	091b      	lsrs	r3, r3, #4
 80119de:	9301      	str	r3, [sp, #4]
 80119e0:	000b      	movs	r3, r1
 80119e2:	9a01      	ldr	r2, [sp, #4]
 80119e4:	9100      	str	r1, [sp, #0]
 80119e6:	4313      	orrs	r3, r2
 80119e8:	d1ec      	bne.n	80119c4 <_vfiprintf_r+0x7d8>
 80119ea:	e0c4      	b.n	8011b76 <_vfiprintf_r+0x98a>
 80119ec:	ae40      	add	r6, sp, #256	; 0x100
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d000      	beq.n	80119f4 <_vfiprintf_r+0x808>
 80119f2:	e0c0      	b.n	8011b76 <_vfiprintf_r+0x98a>
 80119f4:	07e4      	lsls	r4, r4, #31
 80119f6:	d400      	bmi.n	80119fa <_vfiprintf_r+0x80e>
 80119f8:	e0bd      	b.n	8011b76 <_vfiprintf_r+0x98a>
 80119fa:	26b7      	movs	r6, #183	; 0xb7
 80119fc:	ab12      	add	r3, sp, #72	; 0x48
 80119fe:	18f6      	adds	r6, r6, r3
 8011a00:	2330      	movs	r3, #48	; 0x30
 8011a02:	e7a0      	b.n	8011946 <_vfiprintf_r+0x75a>
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d100      	bne.n	8011a0a <_vfiprintf_r+0x81e>
 8011a08:	e07e      	b.n	8011b08 <_vfiprintf_r+0x91c>
 8011a0a:	ae27      	add	r6, sp, #156	; 0x9c
 8011a0c:	7033      	strb	r3, [r6, #0]
 8011a0e:	2300      	movs	r3, #0
 8011a10:	aa12      	add	r2, sp, #72	; 0x48
 8011a12:	70d3      	strb	r3, [r2, #3]
 8011a14:	9704      	str	r7, [sp, #16]
 8011a16:	e576      	b.n	8011506 <_vfiprintf_r+0x31a>
 8011a18:	2010      	movs	r0, #16
 8011a1a:	1812      	adds	r2, r2, r0
 8011a1c:	6068      	str	r0, [r5, #4]
 8011a1e:	9216      	str	r2, [sp, #88]	; 0x58
 8011a20:	9315      	str	r3, [sp, #84]	; 0x54
 8011a22:	2b07      	cmp	r3, #7
 8011a24:	dd07      	ble.n	8011a36 <_vfiprintf_r+0x84a>
 8011a26:	9903      	ldr	r1, [sp, #12]
 8011a28:	9806      	ldr	r0, [sp, #24]
 8011a2a:	aa14      	add	r2, sp, #80	; 0x50
 8011a2c:	f7ff fba9 	bl	8011182 <__sprint_r>
 8011a30:	2800      	cmp	r0, #0
 8011a32:	d144      	bne.n	8011abe <_vfiprintf_r+0x8d2>
 8011a34:	a917      	add	r1, sp, #92	; 0x5c
 8011a36:	000d      	movs	r5, r1
 8011a38:	3f10      	subs	r7, #16
 8011a3a:	e63b      	b.n	80116b4 <_vfiprintf_r+0x4c8>
 8011a3c:	2010      	movs	r0, #16
 8011a3e:	1812      	adds	r2, r2, r0
 8011a40:	6068      	str	r0, [r5, #4]
 8011a42:	9216      	str	r2, [sp, #88]	; 0x58
 8011a44:	9315      	str	r3, [sp, #84]	; 0x54
 8011a46:	2b07      	cmp	r3, #7
 8011a48:	dd07      	ble.n	8011a5a <_vfiprintf_r+0x86e>
 8011a4a:	9903      	ldr	r1, [sp, #12]
 8011a4c:	9806      	ldr	r0, [sp, #24]
 8011a4e:	aa14      	add	r2, sp, #80	; 0x50
 8011a50:	f7ff fb97 	bl	8011182 <__sprint_r>
 8011a54:	2800      	cmp	r0, #0
 8011a56:	d132      	bne.n	8011abe <_vfiprintf_r+0x8d2>
 8011a58:	a917      	add	r1, sp, #92	; 0x5c
 8011a5a:	000d      	movs	r5, r1
 8011a5c:	3f10      	subs	r7, #16
 8011a5e:	e67e      	b.n	801175e <_vfiprintf_r+0x572>
 8011a60:	2010      	movs	r0, #16
 8011a62:	1812      	adds	r2, r2, r0
 8011a64:	6068      	str	r0, [r5, #4]
 8011a66:	9216      	str	r2, [sp, #88]	; 0x58
 8011a68:	9315      	str	r3, [sp, #84]	; 0x54
 8011a6a:	2b07      	cmp	r3, #7
 8011a6c:	dd07      	ble.n	8011a7e <_vfiprintf_r+0x892>
 8011a6e:	9903      	ldr	r1, [sp, #12]
 8011a70:	9806      	ldr	r0, [sp, #24]
 8011a72:	aa14      	add	r2, sp, #80	; 0x50
 8011a74:	f7ff fb85 	bl	8011182 <__sprint_r>
 8011a78:	2800      	cmp	r0, #0
 8011a7a:	d120      	bne.n	8011abe <_vfiprintf_r+0x8d2>
 8011a7c:	a917      	add	r1, sp, #92	; 0x5c
 8011a7e:	000d      	movs	r5, r1
 8011a80:	3f10      	subs	r7, #16
 8011a82:	e68b      	b.n	801179c <_vfiprintf_r+0x5b0>
 8011a84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011a88:	2610      	movs	r6, #16
 8011a8a:	1a9c      	subs	r4, r3, r2
 8011a8c:	2c00      	cmp	r4, #0
 8011a8e:	dc00      	bgt.n	8011a92 <_vfiprintf_r+0x8a6>
 8011a90:	e6b7      	b.n	8011802 <_vfiprintf_r+0x616>
 8011a92:	9915      	ldr	r1, [sp, #84]	; 0x54
 8011a94:	4a3b      	ldr	r2, [pc, #236]	; (8011b84 <_vfiprintf_r+0x998>)
 8011a96:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011a98:	3101      	adds	r1, #1
 8011a9a:	602a      	str	r2, [r5, #0]
 8011a9c:	2c10      	cmp	r4, #16
 8011a9e:	dc22      	bgt.n	8011ae6 <_vfiprintf_r+0x8fa>
 8011aa0:	606c      	str	r4, [r5, #4]
 8011aa2:	18e4      	adds	r4, r4, r3
 8011aa4:	9416      	str	r4, [sp, #88]	; 0x58
 8011aa6:	9115      	str	r1, [sp, #84]	; 0x54
 8011aa8:	2907      	cmp	r1, #7
 8011aaa:	dc00      	bgt.n	8011aae <_vfiprintf_r+0x8c2>
 8011aac:	e6a9      	b.n	8011802 <_vfiprintf_r+0x616>
 8011aae:	9903      	ldr	r1, [sp, #12]
 8011ab0:	9806      	ldr	r0, [sp, #24]
 8011ab2:	aa14      	add	r2, sp, #80	; 0x50
 8011ab4:	f7ff fb65 	bl	8011182 <__sprint_r>
 8011ab8:	2800      	cmp	r0, #0
 8011aba:	d100      	bne.n	8011abe <_vfiprintf_r+0x8d2>
 8011abc:	e6a1      	b.n	8011802 <_vfiprintf_r+0x616>
 8011abe:	9b03      	ldr	r3, [sp, #12]
 8011ac0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011ac2:	07db      	lsls	r3, r3, #31
 8011ac4:	d407      	bmi.n	8011ad6 <_vfiprintf_r+0x8ea>
 8011ac6:	9b03      	ldr	r3, [sp, #12]
 8011ac8:	899b      	ldrh	r3, [r3, #12]
 8011aca:	059b      	lsls	r3, r3, #22
 8011acc:	d403      	bmi.n	8011ad6 <_vfiprintf_r+0x8ea>
 8011ace:	9b03      	ldr	r3, [sp, #12]
 8011ad0:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011ad2:	f7fa f808 	bl	800bae6 <__retarget_lock_release_recursive>
 8011ad6:	9b03      	ldr	r3, [sp, #12]
 8011ad8:	899b      	ldrh	r3, [r3, #12]
 8011ada:	065b      	lsls	r3, r3, #25
 8011adc:	d401      	bmi.n	8011ae2 <_vfiprintf_r+0x8f6>
 8011ade:	f7ff fbc3 	bl	8011268 <_vfiprintf_r+0x7c>
 8011ae2:	f7ff fbbe 	bl	8011262 <_vfiprintf_r+0x76>
 8011ae6:	3310      	adds	r3, #16
 8011ae8:	606e      	str	r6, [r5, #4]
 8011aea:	9316      	str	r3, [sp, #88]	; 0x58
 8011aec:	9115      	str	r1, [sp, #84]	; 0x54
 8011aee:	3508      	adds	r5, #8
 8011af0:	2907      	cmp	r1, #7
 8011af2:	dd07      	ble.n	8011b04 <_vfiprintf_r+0x918>
 8011af4:	9903      	ldr	r1, [sp, #12]
 8011af6:	9806      	ldr	r0, [sp, #24]
 8011af8:	aa14      	add	r2, sp, #80	; 0x50
 8011afa:	f7ff fb42 	bl	8011182 <__sprint_r>
 8011afe:	2800      	cmp	r0, #0
 8011b00:	d1dd      	bne.n	8011abe <_vfiprintf_r+0x8d2>
 8011b02:	ad17      	add	r5, sp, #92	; 0x5c
 8011b04:	3c10      	subs	r4, #16
 8011b06:	e7c4      	b.n	8011a92 <_vfiprintf_r+0x8a6>
 8011b08:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d102      	bne.n	8011b14 <_vfiprintf_r+0x928>
 8011b0e:	2300      	movs	r3, #0
 8011b10:	9315      	str	r3, [sp, #84]	; 0x54
 8011b12:	e7d4      	b.n	8011abe <_vfiprintf_r+0x8d2>
 8011b14:	9903      	ldr	r1, [sp, #12]
 8011b16:	9806      	ldr	r0, [sp, #24]
 8011b18:	aa14      	add	r2, sp, #80	; 0x50
 8011b1a:	f7ff fb32 	bl	8011182 <__sprint_r>
 8011b1e:	2800      	cmp	r0, #0
 8011b20:	d0f5      	beq.n	8011b0e <_vfiprintf_r+0x922>
 8011b22:	e7cc      	b.n	8011abe <_vfiprintf_r+0x8d2>
 8011b24:	0027      	movs	r7, r4
 8011b26:	2a00      	cmp	r2, #0
 8011b28:	d100      	bne.n	8011b2c <_vfiprintf_r+0x940>
 8011b2a:	e51b      	b.n	8011564 <_vfiprintf_r+0x378>
 8011b2c:	2b01      	cmp	r3, #1
 8011b2e:	d100      	bne.n	8011b32 <_vfiprintf_r+0x946>
 8011b30:	e6fe      	b.n	8011930 <_vfiprintf_r+0x744>
 8011b32:	ae40      	add	r6, sp, #256	; 0x100
 8011b34:	2b02      	cmp	r3, #2
 8011b36:	d100      	bne.n	8011b3a <_vfiprintf_r+0x94e>
 8011b38:	e743      	b.n	80119c2 <_vfiprintf_r+0x7d6>
 8011b3a:	2307      	movs	r3, #7
 8011b3c:	469c      	mov	ip, r3
 8011b3e:	4663      	mov	r3, ip
 8011b40:	9900      	ldr	r1, [sp, #0]
 8011b42:	0032      	movs	r2, r6
 8011b44:	400b      	ands	r3, r1
 8011b46:	9901      	ldr	r1, [sp, #4]
 8011b48:	3e01      	subs	r6, #1
 8011b4a:	074c      	lsls	r4, r1, #29
 8011b4c:	9900      	ldr	r1, [sp, #0]
 8011b4e:	3330      	adds	r3, #48	; 0x30
 8011b50:	08c8      	lsrs	r0, r1, #3
 8011b52:	9901      	ldr	r1, [sp, #4]
 8011b54:	4304      	orrs	r4, r0
 8011b56:	08c9      	lsrs	r1, r1, #3
 8011b58:	9101      	str	r1, [sp, #4]
 8011b5a:	0021      	movs	r1, r4
 8011b5c:	9801      	ldr	r0, [sp, #4]
 8011b5e:	7033      	strb	r3, [r6, #0]
 8011b60:	9400      	str	r4, [sp, #0]
 8011b62:	4301      	orrs	r1, r0
 8011b64:	d1eb      	bne.n	8011b3e <_vfiprintf_r+0x952>
 8011b66:	07f9      	lsls	r1, r7, #31
 8011b68:	d505      	bpl.n	8011b76 <_vfiprintf_r+0x98a>
 8011b6a:	2b30      	cmp	r3, #48	; 0x30
 8011b6c:	d003      	beq.n	8011b76 <_vfiprintf_r+0x98a>
 8011b6e:	2330      	movs	r3, #48	; 0x30
 8011b70:	3e01      	subs	r6, #1
 8011b72:	7033      	strb	r3, [r6, #0]
 8011b74:	1e96      	subs	r6, r2, #2
 8011b76:	9b05      	ldr	r3, [sp, #20]
 8011b78:	003c      	movs	r4, r7
 8011b7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8011b7c:	ab40      	add	r3, sp, #256	; 0x100
 8011b7e:	1b9b      	subs	r3, r3, r6
 8011b80:	9305      	str	r3, [sp, #20]
 8011b82:	e575      	b.n	8011670 <_vfiprintf_r+0x484>
 8011b84:	08014429 	.word	0x08014429

08011b88 <__sbprintf>:
 8011b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011b8a:	0015      	movs	r5, r2
 8011b8c:	2202      	movs	r2, #2
 8011b8e:	4c1e      	ldr	r4, [pc, #120]	; (8011c08 <__sbprintf+0x80>)
 8011b90:	001f      	movs	r7, r3
 8011b92:	898b      	ldrh	r3, [r1, #12]
 8011b94:	44a5      	add	sp, r4
 8011b96:	4393      	bics	r3, r2
 8011b98:	466a      	mov	r2, sp
 8011b9a:	8193      	strh	r3, [r2, #12]
 8011b9c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8011b9e:	0006      	movs	r6, r0
 8011ba0:	9319      	str	r3, [sp, #100]	; 0x64
 8011ba2:	89cb      	ldrh	r3, [r1, #14]
 8011ba4:	a816      	add	r0, sp, #88	; 0x58
 8011ba6:	81d3      	strh	r3, [r2, #14]
 8011ba8:	69cb      	ldr	r3, [r1, #28]
 8011baa:	000c      	movs	r4, r1
 8011bac:	9307      	str	r3, [sp, #28]
 8011bae:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8011bb0:	9309      	str	r3, [sp, #36]	; 0x24
 8011bb2:	ab1a      	add	r3, sp, #104	; 0x68
 8011bb4:	9300      	str	r3, [sp, #0]
 8011bb6:	9304      	str	r3, [sp, #16]
 8011bb8:	2380      	movs	r3, #128	; 0x80
 8011bba:	00db      	lsls	r3, r3, #3
 8011bbc:	9302      	str	r3, [sp, #8]
 8011bbe:	9305      	str	r3, [sp, #20]
 8011bc0:	2300      	movs	r3, #0
 8011bc2:	9306      	str	r3, [sp, #24]
 8011bc4:	f7f9 ff8c 	bl	800bae0 <__retarget_lock_init_recursive>
 8011bc8:	002a      	movs	r2, r5
 8011bca:	003b      	movs	r3, r7
 8011bcc:	4669      	mov	r1, sp
 8011bce:	0030      	movs	r0, r6
 8011bd0:	f7ff fb0c 	bl	80111ec <_vfiprintf_r>
 8011bd4:	1e05      	subs	r5, r0, #0
 8011bd6:	db07      	blt.n	8011be8 <__sbprintf+0x60>
 8011bd8:	4669      	mov	r1, sp
 8011bda:	0030      	movs	r0, r6
 8011bdc:	f7fd fdf6 	bl	800f7cc <_fflush_r>
 8011be0:	2800      	cmp	r0, #0
 8011be2:	d001      	beq.n	8011be8 <__sbprintf+0x60>
 8011be4:	2501      	movs	r5, #1
 8011be6:	426d      	negs	r5, r5
 8011be8:	466b      	mov	r3, sp
 8011bea:	899a      	ldrh	r2, [r3, #12]
 8011bec:	2340      	movs	r3, #64	; 0x40
 8011bee:	421a      	tst	r2, r3
 8011bf0:	d002      	beq.n	8011bf8 <__sbprintf+0x70>
 8011bf2:	89a2      	ldrh	r2, [r4, #12]
 8011bf4:	4313      	orrs	r3, r2
 8011bf6:	81a3      	strh	r3, [r4, #12]
 8011bf8:	9816      	ldr	r0, [sp, #88]	; 0x58
 8011bfa:	f7f9 ff72 	bl	800bae2 <__retarget_lock_close_recursive>
 8011bfe:	0028      	movs	r0, r5
 8011c00:	4b02      	ldr	r3, [pc, #8]	; (8011c0c <__sbprintf+0x84>)
 8011c02:	449d      	add	sp, r3
 8011c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c06:	46c0      	nop			; (mov r8, r8)
 8011c08:	fffffb94 	.word	0xfffffb94
 8011c0c:	0000046c 	.word	0x0000046c

08011c10 <__sfvwrite_r>:
 8011c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c12:	6893      	ldr	r3, [r2, #8]
 8011c14:	b087      	sub	sp, #28
 8011c16:	000c      	movs	r4, r1
 8011c18:	9002      	str	r0, [sp, #8]
 8011c1a:	9204      	str	r2, [sp, #16]
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d102      	bne.n	8011c26 <__sfvwrite_r+0x16>
 8011c20:	2000      	movs	r0, #0
 8011c22:	b007      	add	sp, #28
 8011c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c26:	898b      	ldrh	r3, [r1, #12]
 8011c28:	071b      	lsls	r3, r3, #28
 8011c2a:	d557      	bpl.n	8011cdc <__sfvwrite_r+0xcc>
 8011c2c:	690b      	ldr	r3, [r1, #16]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d054      	beq.n	8011cdc <__sfvwrite_r+0xcc>
 8011c32:	9b04      	ldr	r3, [sp, #16]
 8011c34:	2202      	movs	r2, #2
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	9301      	str	r3, [sp, #4]
 8011c3a:	89a3      	ldrh	r3, [r4, #12]
 8011c3c:	001f      	movs	r7, r3
 8011c3e:	4017      	ands	r7, r2
 8011c40:	4213      	tst	r3, r2
 8011c42:	d171      	bne.n	8011d28 <__sfvwrite_r+0x118>
 8011c44:	2201      	movs	r2, #1
 8011c46:	2101      	movs	r1, #1
 8011c48:	401a      	ands	r2, r3
 8011c4a:	420b      	tst	r3, r1
 8011c4c:	d100      	bne.n	8011c50 <__sfvwrite_r+0x40>
 8011c4e:	e0a5      	b.n	8011d9c <__sfvwrite_r+0x18c>
 8011c50:	0038      	movs	r0, r7
 8011c52:	003e      	movs	r6, r7
 8011c54:	9703      	str	r7, [sp, #12]
 8011c56:	9b03      	ldr	r3, [sp, #12]
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d100      	bne.n	8011c5e <__sfvwrite_r+0x4e>
 8011c5c:	e10b      	b.n	8011e76 <__sfvwrite_r+0x266>
 8011c5e:	2800      	cmp	r0, #0
 8011c60:	d10a      	bne.n	8011c78 <__sfvwrite_r+0x68>
 8011c62:	001a      	movs	r2, r3
 8011c64:	210a      	movs	r1, #10
 8011c66:	0030      	movs	r0, r6
 8011c68:	f7fd fe2a 	bl	800f8c0 <memchr>
 8011c6c:	9b03      	ldr	r3, [sp, #12]
 8011c6e:	1c5f      	adds	r7, r3, #1
 8011c70:	2800      	cmp	r0, #0
 8011c72:	d001      	beq.n	8011c78 <__sfvwrite_r+0x68>
 8011c74:	3001      	adds	r0, #1
 8011c76:	1b87      	subs	r7, r0, r6
 8011c78:	9b03      	ldr	r3, [sp, #12]
 8011c7a:	9705      	str	r7, [sp, #20]
 8011c7c:	429f      	cmp	r7, r3
 8011c7e:	d900      	bls.n	8011c82 <__sfvwrite_r+0x72>
 8011c80:	9305      	str	r3, [sp, #20]
 8011c82:	6820      	ldr	r0, [r4, #0]
 8011c84:	6922      	ldr	r2, [r4, #16]
 8011c86:	68a5      	ldr	r5, [r4, #8]
 8011c88:	6963      	ldr	r3, [r4, #20]
 8011c8a:	4290      	cmp	r0, r2
 8011c8c:	d800      	bhi.n	8011c90 <__sfvwrite_r+0x80>
 8011c8e:	e0fb      	b.n	8011e88 <__sfvwrite_r+0x278>
 8011c90:	9a05      	ldr	r2, [sp, #20]
 8011c92:	18ed      	adds	r5, r5, r3
 8011c94:	42aa      	cmp	r2, r5
 8011c96:	dc00      	bgt.n	8011c9a <__sfvwrite_r+0x8a>
 8011c98:	e0f6      	b.n	8011e88 <__sfvwrite_r+0x278>
 8011c9a:	0031      	movs	r1, r6
 8011c9c:	002a      	movs	r2, r5
 8011c9e:	f000 fa1e 	bl	80120de <memmove>
 8011ca2:	6823      	ldr	r3, [r4, #0]
 8011ca4:	0021      	movs	r1, r4
 8011ca6:	195b      	adds	r3, r3, r5
 8011ca8:	9802      	ldr	r0, [sp, #8]
 8011caa:	6023      	str	r3, [r4, #0]
 8011cac:	f7fd fd8e 	bl	800f7cc <_fflush_r>
 8011cb0:	2800      	cmp	r0, #0
 8011cb2:	d16e      	bne.n	8011d92 <__sfvwrite_r+0x182>
 8011cb4:	2001      	movs	r0, #1
 8011cb6:	1b7f      	subs	r7, r7, r5
 8011cb8:	d105      	bne.n	8011cc6 <__sfvwrite_r+0xb6>
 8011cba:	0021      	movs	r1, r4
 8011cbc:	9802      	ldr	r0, [sp, #8]
 8011cbe:	f7fd fd85 	bl	800f7cc <_fflush_r>
 8011cc2:	2800      	cmp	r0, #0
 8011cc4:	d165      	bne.n	8011d92 <__sfvwrite_r+0x182>
 8011cc6:	9b03      	ldr	r3, [sp, #12]
 8011cc8:	9a04      	ldr	r2, [sp, #16]
 8011cca:	1b5b      	subs	r3, r3, r5
 8011ccc:	9303      	str	r3, [sp, #12]
 8011cce:	9b04      	ldr	r3, [sp, #16]
 8011cd0:	1976      	adds	r6, r6, r5
 8011cd2:	689b      	ldr	r3, [r3, #8]
 8011cd4:	1b5b      	subs	r3, r3, r5
 8011cd6:	6093      	str	r3, [r2, #8]
 8011cd8:	d1bd      	bne.n	8011c56 <__sfvwrite_r+0x46>
 8011cda:	e7a1      	b.n	8011c20 <__sfvwrite_r+0x10>
 8011cdc:	0021      	movs	r1, r4
 8011cde:	9802      	ldr	r0, [sp, #8]
 8011ce0:	f000 f932 	bl	8011f48 <__swsetup_r>
 8011ce4:	2800      	cmp	r0, #0
 8011ce6:	d0a4      	beq.n	8011c32 <__sfvwrite_r+0x22>
 8011ce8:	2001      	movs	r0, #1
 8011cea:	4240      	negs	r0, r0
 8011cec:	e799      	b.n	8011c22 <__sfvwrite_r+0x12>
 8011cee:	9b01      	ldr	r3, [sp, #4]
 8011cf0:	681e      	ldr	r6, [r3, #0]
 8011cf2:	685d      	ldr	r5, [r3, #4]
 8011cf4:	3308      	adds	r3, #8
 8011cf6:	9301      	str	r3, [sp, #4]
 8011cf8:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8011cfa:	69e1      	ldr	r1, [r4, #28]
 8011cfc:	2d00      	cmp	r5, #0
 8011cfe:	d0f6      	beq.n	8011cee <__sfvwrite_r+0xde>
 8011d00:	4a6e      	ldr	r2, [pc, #440]	; (8011ebc <__sfvwrite_r+0x2ac>)
 8011d02:	002b      	movs	r3, r5
 8011d04:	4295      	cmp	r5, r2
 8011d06:	d900      	bls.n	8011d0a <__sfvwrite_r+0xfa>
 8011d08:	0013      	movs	r3, r2
 8011d0a:	0032      	movs	r2, r6
 8011d0c:	9802      	ldr	r0, [sp, #8]
 8011d0e:	47b8      	blx	r7
 8011d10:	2800      	cmp	r0, #0
 8011d12:	dd3e      	ble.n	8011d92 <__sfvwrite_r+0x182>
 8011d14:	9b04      	ldr	r3, [sp, #16]
 8011d16:	9a04      	ldr	r2, [sp, #16]
 8011d18:	689b      	ldr	r3, [r3, #8]
 8011d1a:	1836      	adds	r6, r6, r0
 8011d1c:	1a1b      	subs	r3, r3, r0
 8011d1e:	1a2d      	subs	r5, r5, r0
 8011d20:	6093      	str	r3, [r2, #8]
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d1e8      	bne.n	8011cf8 <__sfvwrite_r+0xe8>
 8011d26:	e77b      	b.n	8011c20 <__sfvwrite_r+0x10>
 8011d28:	2600      	movs	r6, #0
 8011d2a:	0035      	movs	r5, r6
 8011d2c:	e7e4      	b.n	8011cf8 <__sfvwrite_r+0xe8>
 8011d2e:	9b01      	ldr	r3, [sp, #4]
 8011d30:	681b      	ldr	r3, [r3, #0]
 8011d32:	9303      	str	r3, [sp, #12]
 8011d34:	9b01      	ldr	r3, [sp, #4]
 8011d36:	685d      	ldr	r5, [r3, #4]
 8011d38:	3308      	adds	r3, #8
 8011d3a:	9301      	str	r3, [sp, #4]
 8011d3c:	220c      	movs	r2, #12
 8011d3e:	5ea3      	ldrsh	r3, [r4, r2]
 8011d40:	6820      	ldr	r0, [r4, #0]
 8011d42:	68a6      	ldr	r6, [r4, #8]
 8011d44:	2d00      	cmp	r5, #0
 8011d46:	d0f2      	beq.n	8011d2e <__sfvwrite_r+0x11e>
 8011d48:	2180      	movs	r1, #128	; 0x80
 8011d4a:	0089      	lsls	r1, r1, #2
 8011d4c:	b29a      	uxth	r2, r3
 8011d4e:	420b      	tst	r3, r1
 8011d50:	d062      	beq.n	8011e18 <__sfvwrite_r+0x208>
 8011d52:	42ae      	cmp	r6, r5
 8011d54:	d837      	bhi.n	8011dc6 <__sfvwrite_r+0x1b6>
 8011d56:	2390      	movs	r3, #144	; 0x90
 8011d58:	00db      	lsls	r3, r3, #3
 8011d5a:	421a      	tst	r2, r3
 8011d5c:	d033      	beq.n	8011dc6 <__sfvwrite_r+0x1b6>
 8011d5e:	6921      	ldr	r1, [r4, #16]
 8011d60:	1a43      	subs	r3, r0, r1
 8011d62:	2003      	movs	r0, #3
 8011d64:	9305      	str	r3, [sp, #20]
 8011d66:	6963      	ldr	r3, [r4, #20]
 8011d68:	4343      	muls	r3, r0
 8011d6a:	0fdf      	lsrs	r7, r3, #31
 8011d6c:	18ff      	adds	r7, r7, r3
 8011d6e:	9b05      	ldr	r3, [sp, #20]
 8011d70:	107f      	asrs	r7, r7, #1
 8011d72:	3301      	adds	r3, #1
 8011d74:	195b      	adds	r3, r3, r5
 8011d76:	42bb      	cmp	r3, r7
 8011d78:	d900      	bls.n	8011d7c <__sfvwrite_r+0x16c>
 8011d7a:	001f      	movs	r7, r3
 8011d7c:	0552      	lsls	r2, r2, #21
 8011d7e:	d53c      	bpl.n	8011dfa <__sfvwrite_r+0x1ea>
 8011d80:	0039      	movs	r1, r7
 8011d82:	9802      	ldr	r0, [sp, #8]
 8011d84:	f7f8 fb56 	bl	800a434 <_malloc_r>
 8011d88:	1e06      	subs	r6, r0, #0
 8011d8a:	d10a      	bne.n	8011da2 <__sfvwrite_r+0x192>
 8011d8c:	230c      	movs	r3, #12
 8011d8e:	9a02      	ldr	r2, [sp, #8]
 8011d90:	6013      	str	r3, [r2, #0]
 8011d92:	2340      	movs	r3, #64	; 0x40
 8011d94:	89a2      	ldrh	r2, [r4, #12]
 8011d96:	4313      	orrs	r3, r2
 8011d98:	81a3      	strh	r3, [r4, #12]
 8011d9a:	e7a5      	b.n	8011ce8 <__sfvwrite_r+0xd8>
 8011d9c:	0015      	movs	r5, r2
 8011d9e:	9203      	str	r2, [sp, #12]
 8011da0:	e7cc      	b.n	8011d3c <__sfvwrite_r+0x12c>
 8011da2:	9a05      	ldr	r2, [sp, #20]
 8011da4:	6921      	ldr	r1, [r4, #16]
 8011da6:	f7f9 feaa 	bl	800bafe <memcpy>
 8011daa:	89a2      	ldrh	r2, [r4, #12]
 8011dac:	4b44      	ldr	r3, [pc, #272]	; (8011ec0 <__sfvwrite_r+0x2b0>)
 8011dae:	401a      	ands	r2, r3
 8011db0:	2380      	movs	r3, #128	; 0x80
 8011db2:	4313      	orrs	r3, r2
 8011db4:	81a3      	strh	r3, [r4, #12]
 8011db6:	9b05      	ldr	r3, [sp, #20]
 8011db8:	6126      	str	r6, [r4, #16]
 8011dba:	18f6      	adds	r6, r6, r3
 8011dbc:	6026      	str	r6, [r4, #0]
 8011dbe:	002e      	movs	r6, r5
 8011dc0:	6167      	str	r7, [r4, #20]
 8011dc2:	1aff      	subs	r7, r7, r3
 8011dc4:	60a7      	str	r7, [r4, #8]
 8011dc6:	002f      	movs	r7, r5
 8011dc8:	42ae      	cmp	r6, r5
 8011dca:	d900      	bls.n	8011dce <__sfvwrite_r+0x1be>
 8011dcc:	002e      	movs	r6, r5
 8011dce:	0032      	movs	r2, r6
 8011dd0:	9903      	ldr	r1, [sp, #12]
 8011dd2:	6820      	ldr	r0, [r4, #0]
 8011dd4:	f000 f983 	bl	80120de <memmove>
 8011dd8:	68a3      	ldr	r3, [r4, #8]
 8011dda:	1b9b      	subs	r3, r3, r6
 8011ddc:	60a3      	str	r3, [r4, #8]
 8011dde:	6823      	ldr	r3, [r4, #0]
 8011de0:	199b      	adds	r3, r3, r6
 8011de2:	6023      	str	r3, [r4, #0]
 8011de4:	9b03      	ldr	r3, [sp, #12]
 8011de6:	9a04      	ldr	r2, [sp, #16]
 8011de8:	19db      	adds	r3, r3, r7
 8011dea:	9303      	str	r3, [sp, #12]
 8011dec:	9b04      	ldr	r3, [sp, #16]
 8011dee:	1bed      	subs	r5, r5, r7
 8011df0:	689b      	ldr	r3, [r3, #8]
 8011df2:	1bdb      	subs	r3, r3, r7
 8011df4:	6093      	str	r3, [r2, #8]
 8011df6:	d1a1      	bne.n	8011d3c <__sfvwrite_r+0x12c>
 8011df8:	e712      	b.n	8011c20 <__sfvwrite_r+0x10>
 8011dfa:	003a      	movs	r2, r7
 8011dfc:	9802      	ldr	r0, [sp, #8]
 8011dfe:	f7fe fcd7 	bl	80107b0 <_realloc_r>
 8011e02:	1e06      	subs	r6, r0, #0
 8011e04:	d1d7      	bne.n	8011db6 <__sfvwrite_r+0x1a6>
 8011e06:	6921      	ldr	r1, [r4, #16]
 8011e08:	9802      	ldr	r0, [sp, #8]
 8011e0a:	f7f9 fef3 	bl	800bbf4 <_free_r>
 8011e0e:	2280      	movs	r2, #128	; 0x80
 8011e10:	89a3      	ldrh	r3, [r4, #12]
 8011e12:	4393      	bics	r3, r2
 8011e14:	81a3      	strh	r3, [r4, #12]
 8011e16:	e7b9      	b.n	8011d8c <__sfvwrite_r+0x17c>
 8011e18:	6923      	ldr	r3, [r4, #16]
 8011e1a:	4283      	cmp	r3, r0
 8011e1c:	d302      	bcc.n	8011e24 <__sfvwrite_r+0x214>
 8011e1e:	6967      	ldr	r7, [r4, #20]
 8011e20:	42af      	cmp	r7, r5
 8011e22:	d916      	bls.n	8011e52 <__sfvwrite_r+0x242>
 8011e24:	42ae      	cmp	r6, r5
 8011e26:	d900      	bls.n	8011e2a <__sfvwrite_r+0x21a>
 8011e28:	002e      	movs	r6, r5
 8011e2a:	0032      	movs	r2, r6
 8011e2c:	9903      	ldr	r1, [sp, #12]
 8011e2e:	f000 f956 	bl	80120de <memmove>
 8011e32:	68a3      	ldr	r3, [r4, #8]
 8011e34:	6822      	ldr	r2, [r4, #0]
 8011e36:	1b9b      	subs	r3, r3, r6
 8011e38:	1992      	adds	r2, r2, r6
 8011e3a:	0037      	movs	r7, r6
 8011e3c:	60a3      	str	r3, [r4, #8]
 8011e3e:	6022      	str	r2, [r4, #0]
 8011e40:	2b00      	cmp	r3, #0
 8011e42:	d1cf      	bne.n	8011de4 <__sfvwrite_r+0x1d4>
 8011e44:	0021      	movs	r1, r4
 8011e46:	9802      	ldr	r0, [sp, #8]
 8011e48:	f7fd fcc0 	bl	800f7cc <_fflush_r>
 8011e4c:	2800      	cmp	r0, #0
 8011e4e:	d0c9      	beq.n	8011de4 <__sfvwrite_r+0x1d4>
 8011e50:	e79f      	b.n	8011d92 <__sfvwrite_r+0x182>
 8011e52:	4b1c      	ldr	r3, [pc, #112]	; (8011ec4 <__sfvwrite_r+0x2b4>)
 8011e54:	0028      	movs	r0, r5
 8011e56:	429d      	cmp	r5, r3
 8011e58:	d900      	bls.n	8011e5c <__sfvwrite_r+0x24c>
 8011e5a:	481b      	ldr	r0, [pc, #108]	; (8011ec8 <__sfvwrite_r+0x2b8>)
 8011e5c:	0039      	movs	r1, r7
 8011e5e:	f7ee f9f7 	bl	8000250 <__divsi3>
 8011e62:	003b      	movs	r3, r7
 8011e64:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011e66:	4343      	muls	r3, r0
 8011e68:	9a03      	ldr	r2, [sp, #12]
 8011e6a:	69e1      	ldr	r1, [r4, #28]
 8011e6c:	9802      	ldr	r0, [sp, #8]
 8011e6e:	47b0      	blx	r6
 8011e70:	1e07      	subs	r7, r0, #0
 8011e72:	dcb7      	bgt.n	8011de4 <__sfvwrite_r+0x1d4>
 8011e74:	e78d      	b.n	8011d92 <__sfvwrite_r+0x182>
 8011e76:	9b01      	ldr	r3, [sp, #4]
 8011e78:	2000      	movs	r0, #0
 8011e7a:	681e      	ldr	r6, [r3, #0]
 8011e7c:	685b      	ldr	r3, [r3, #4]
 8011e7e:	9303      	str	r3, [sp, #12]
 8011e80:	9b01      	ldr	r3, [sp, #4]
 8011e82:	3308      	adds	r3, #8
 8011e84:	9301      	str	r3, [sp, #4]
 8011e86:	e6e6      	b.n	8011c56 <__sfvwrite_r+0x46>
 8011e88:	9a05      	ldr	r2, [sp, #20]
 8011e8a:	4293      	cmp	r3, r2
 8011e8c:	dc08      	bgt.n	8011ea0 <__sfvwrite_r+0x290>
 8011e8e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011e90:	0032      	movs	r2, r6
 8011e92:	69e1      	ldr	r1, [r4, #28]
 8011e94:	9802      	ldr	r0, [sp, #8]
 8011e96:	47a8      	blx	r5
 8011e98:	1e05      	subs	r5, r0, #0
 8011e9a:	dd00      	ble.n	8011e9e <__sfvwrite_r+0x28e>
 8011e9c:	e70a      	b.n	8011cb4 <__sfvwrite_r+0xa4>
 8011e9e:	e778      	b.n	8011d92 <__sfvwrite_r+0x182>
 8011ea0:	9a05      	ldr	r2, [sp, #20]
 8011ea2:	0031      	movs	r1, r6
 8011ea4:	f000 f91b 	bl	80120de <memmove>
 8011ea8:	9a05      	ldr	r2, [sp, #20]
 8011eaa:	68a3      	ldr	r3, [r4, #8]
 8011eac:	0015      	movs	r5, r2
 8011eae:	1a9b      	subs	r3, r3, r2
 8011eb0:	60a3      	str	r3, [r4, #8]
 8011eb2:	6823      	ldr	r3, [r4, #0]
 8011eb4:	189b      	adds	r3, r3, r2
 8011eb6:	6023      	str	r3, [r4, #0]
 8011eb8:	e6fc      	b.n	8011cb4 <__sfvwrite_r+0xa4>
 8011eba:	46c0      	nop			; (mov r8, r8)
 8011ebc:	7ffffc00 	.word	0x7ffffc00
 8011ec0:	fffffb7f 	.word	0xfffffb7f
 8011ec4:	7ffffffe 	.word	0x7ffffffe
 8011ec8:	7fffffff 	.word	0x7fffffff

08011ecc <__submore>:
 8011ecc:	000b      	movs	r3, r1
 8011ece:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011ed0:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8011ed2:	3340      	adds	r3, #64	; 0x40
 8011ed4:	000c      	movs	r4, r1
 8011ed6:	429d      	cmp	r5, r3
 8011ed8:	d11c      	bne.n	8011f14 <__submore+0x48>
 8011eda:	2680      	movs	r6, #128	; 0x80
 8011edc:	00f6      	lsls	r6, r6, #3
 8011ede:	0031      	movs	r1, r6
 8011ee0:	f7f8 faa8 	bl	800a434 <_malloc_r>
 8011ee4:	2800      	cmp	r0, #0
 8011ee6:	d102      	bne.n	8011eee <__submore+0x22>
 8011ee8:	2001      	movs	r0, #1
 8011eea:	4240      	negs	r0, r0
 8011eec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8011eee:	0023      	movs	r3, r4
 8011ef0:	6320      	str	r0, [r4, #48]	; 0x30
 8011ef2:	6366      	str	r6, [r4, #52]	; 0x34
 8011ef4:	3342      	adds	r3, #66	; 0x42
 8011ef6:	781a      	ldrb	r2, [r3, #0]
 8011ef8:	4b10      	ldr	r3, [pc, #64]	; (8011f3c <__submore+0x70>)
 8011efa:	54c2      	strb	r2, [r0, r3]
 8011efc:	0023      	movs	r3, r4
 8011efe:	3341      	adds	r3, #65	; 0x41
 8011f00:	781a      	ldrb	r2, [r3, #0]
 8011f02:	4b0f      	ldr	r3, [pc, #60]	; (8011f40 <__submore+0x74>)
 8011f04:	54c2      	strb	r2, [r0, r3]
 8011f06:	782a      	ldrb	r2, [r5, #0]
 8011f08:	4b0e      	ldr	r3, [pc, #56]	; (8011f44 <__submore+0x78>)
 8011f0a:	54c2      	strb	r2, [r0, r3]
 8011f0c:	18c0      	adds	r0, r0, r3
 8011f0e:	6020      	str	r0, [r4, #0]
 8011f10:	2000      	movs	r0, #0
 8011f12:	e7eb      	b.n	8011eec <__submore+0x20>
 8011f14:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8011f16:	0029      	movs	r1, r5
 8011f18:	0073      	lsls	r3, r6, #1
 8011f1a:	001a      	movs	r2, r3
 8011f1c:	9301      	str	r3, [sp, #4]
 8011f1e:	f7fe fc47 	bl	80107b0 <_realloc_r>
 8011f22:	1e05      	subs	r5, r0, #0
 8011f24:	d0e0      	beq.n	8011ee8 <__submore+0x1c>
 8011f26:	1987      	adds	r7, r0, r6
 8011f28:	0001      	movs	r1, r0
 8011f2a:	0032      	movs	r2, r6
 8011f2c:	0038      	movs	r0, r7
 8011f2e:	f7f9 fde6 	bl	800bafe <memcpy>
 8011f32:	9b01      	ldr	r3, [sp, #4]
 8011f34:	6027      	str	r7, [r4, #0]
 8011f36:	6325      	str	r5, [r4, #48]	; 0x30
 8011f38:	6363      	str	r3, [r4, #52]	; 0x34
 8011f3a:	e7e9      	b.n	8011f10 <__submore+0x44>
 8011f3c:	000003ff 	.word	0x000003ff
 8011f40:	000003fe 	.word	0x000003fe
 8011f44:	000003fd 	.word	0x000003fd

08011f48 <__swsetup_r>:
 8011f48:	4b30      	ldr	r3, [pc, #192]	; (801200c <__swsetup_r+0xc4>)
 8011f4a:	b570      	push	{r4, r5, r6, lr}
 8011f4c:	0005      	movs	r5, r0
 8011f4e:	6818      	ldr	r0, [r3, #0]
 8011f50:	000c      	movs	r4, r1
 8011f52:	2800      	cmp	r0, #0
 8011f54:	d004      	beq.n	8011f60 <__swsetup_r+0x18>
 8011f56:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011f58:	2b00      	cmp	r3, #0
 8011f5a:	d101      	bne.n	8011f60 <__swsetup_r+0x18>
 8011f5c:	f7f9 fbec 	bl	800b738 <__sinit>
 8011f60:	230c      	movs	r3, #12
 8011f62:	5ee2      	ldrsh	r2, [r4, r3]
 8011f64:	b293      	uxth	r3, r2
 8011f66:	0711      	lsls	r1, r2, #28
 8011f68:	d423      	bmi.n	8011fb2 <__swsetup_r+0x6a>
 8011f6a:	06d9      	lsls	r1, r3, #27
 8011f6c:	d407      	bmi.n	8011f7e <__swsetup_r+0x36>
 8011f6e:	2309      	movs	r3, #9
 8011f70:	2001      	movs	r0, #1
 8011f72:	602b      	str	r3, [r5, #0]
 8011f74:	3337      	adds	r3, #55	; 0x37
 8011f76:	4313      	orrs	r3, r2
 8011f78:	81a3      	strh	r3, [r4, #12]
 8011f7a:	4240      	negs	r0, r0
 8011f7c:	bd70      	pop	{r4, r5, r6, pc}
 8011f7e:	075b      	lsls	r3, r3, #29
 8011f80:	d513      	bpl.n	8011faa <__swsetup_r+0x62>
 8011f82:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8011f84:	2900      	cmp	r1, #0
 8011f86:	d008      	beq.n	8011f9a <__swsetup_r+0x52>
 8011f88:	0023      	movs	r3, r4
 8011f8a:	3340      	adds	r3, #64	; 0x40
 8011f8c:	4299      	cmp	r1, r3
 8011f8e:	d002      	beq.n	8011f96 <__swsetup_r+0x4e>
 8011f90:	0028      	movs	r0, r5
 8011f92:	f7f9 fe2f 	bl	800bbf4 <_free_r>
 8011f96:	2300      	movs	r3, #0
 8011f98:	6323      	str	r3, [r4, #48]	; 0x30
 8011f9a:	2224      	movs	r2, #36	; 0x24
 8011f9c:	89a3      	ldrh	r3, [r4, #12]
 8011f9e:	4393      	bics	r3, r2
 8011fa0:	81a3      	strh	r3, [r4, #12]
 8011fa2:	2300      	movs	r3, #0
 8011fa4:	6063      	str	r3, [r4, #4]
 8011fa6:	6923      	ldr	r3, [r4, #16]
 8011fa8:	6023      	str	r3, [r4, #0]
 8011faa:	2308      	movs	r3, #8
 8011fac:	89a2      	ldrh	r2, [r4, #12]
 8011fae:	4313      	orrs	r3, r2
 8011fb0:	81a3      	strh	r3, [r4, #12]
 8011fb2:	6923      	ldr	r3, [r4, #16]
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d10b      	bne.n	8011fd0 <__swsetup_r+0x88>
 8011fb8:	21a0      	movs	r1, #160	; 0xa0
 8011fba:	2280      	movs	r2, #128	; 0x80
 8011fbc:	89a3      	ldrh	r3, [r4, #12]
 8011fbe:	0089      	lsls	r1, r1, #2
 8011fc0:	0092      	lsls	r2, r2, #2
 8011fc2:	400b      	ands	r3, r1
 8011fc4:	4293      	cmp	r3, r2
 8011fc6:	d003      	beq.n	8011fd0 <__swsetup_r+0x88>
 8011fc8:	0021      	movs	r1, r4
 8011fca:	0028      	movs	r0, r5
 8011fcc:	f000 f8e8 	bl	80121a0 <__smakebuf_r>
 8011fd0:	220c      	movs	r2, #12
 8011fd2:	5ea3      	ldrsh	r3, [r4, r2]
 8011fd4:	2001      	movs	r0, #1
 8011fd6:	001a      	movs	r2, r3
 8011fd8:	b299      	uxth	r1, r3
 8011fda:	4002      	ands	r2, r0
 8011fdc:	4203      	tst	r3, r0
 8011fde:	d00f      	beq.n	8012000 <__swsetup_r+0xb8>
 8011fe0:	2200      	movs	r2, #0
 8011fe2:	60a2      	str	r2, [r4, #8]
 8011fe4:	6962      	ldr	r2, [r4, #20]
 8011fe6:	4252      	negs	r2, r2
 8011fe8:	61a2      	str	r2, [r4, #24]
 8011fea:	2000      	movs	r0, #0
 8011fec:	6922      	ldr	r2, [r4, #16]
 8011fee:	4282      	cmp	r2, r0
 8011ff0:	d1c4      	bne.n	8011f7c <__swsetup_r+0x34>
 8011ff2:	0609      	lsls	r1, r1, #24
 8011ff4:	d5c2      	bpl.n	8011f7c <__swsetup_r+0x34>
 8011ff6:	2240      	movs	r2, #64	; 0x40
 8011ff8:	4313      	orrs	r3, r2
 8011ffa:	81a3      	strh	r3, [r4, #12]
 8011ffc:	3801      	subs	r0, #1
 8011ffe:	e7bd      	b.n	8011f7c <__swsetup_r+0x34>
 8012000:	0788      	lsls	r0, r1, #30
 8012002:	d400      	bmi.n	8012006 <__swsetup_r+0xbe>
 8012004:	6962      	ldr	r2, [r4, #20]
 8012006:	60a2      	str	r2, [r4, #8]
 8012008:	e7ef      	b.n	8011fea <__swsetup_r+0xa2>
 801200a:	46c0      	nop			; (mov r8, r8)
 801200c:	200006d0 	.word	0x200006d0

08012010 <__fputwc>:
 8012010:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012012:	b085      	sub	sp, #20
 8012014:	000e      	movs	r6, r1
 8012016:	0015      	movs	r5, r2
 8012018:	9001      	str	r0, [sp, #4]
 801201a:	f7f9 fccf 	bl	800b9bc <__locale_mb_cur_max>
 801201e:	0004      	movs	r4, r0
 8012020:	2801      	cmp	r0, #1
 8012022:	d119      	bne.n	8012058 <__fputwc+0x48>
 8012024:	1e73      	subs	r3, r6, #1
 8012026:	2bfe      	cmp	r3, #254	; 0xfe
 8012028:	d816      	bhi.n	8012058 <__fputwc+0x48>
 801202a:	ab02      	add	r3, sp, #8
 801202c:	711e      	strb	r6, [r3, #4]
 801202e:	2700      	movs	r7, #0
 8012030:	42a7      	cmp	r7, r4
 8012032:	d020      	beq.n	8012076 <__fputwc+0x66>
 8012034:	ab03      	add	r3, sp, #12
 8012036:	5dd9      	ldrb	r1, [r3, r7]
 8012038:	68ab      	ldr	r3, [r5, #8]
 801203a:	3b01      	subs	r3, #1
 801203c:	60ab      	str	r3, [r5, #8]
 801203e:	2b00      	cmp	r3, #0
 8012040:	da04      	bge.n	801204c <__fputwc+0x3c>
 8012042:	69aa      	ldr	r2, [r5, #24]
 8012044:	4293      	cmp	r3, r2
 8012046:	db19      	blt.n	801207c <__fputwc+0x6c>
 8012048:	290a      	cmp	r1, #10
 801204a:	d017      	beq.n	801207c <__fputwc+0x6c>
 801204c:	682b      	ldr	r3, [r5, #0]
 801204e:	1c5a      	adds	r2, r3, #1
 8012050:	602a      	str	r2, [r5, #0]
 8012052:	7019      	strb	r1, [r3, #0]
 8012054:	3701      	adds	r7, #1
 8012056:	e7eb      	b.n	8012030 <__fputwc+0x20>
 8012058:	002b      	movs	r3, r5
 801205a:	0032      	movs	r2, r6
 801205c:	9801      	ldr	r0, [sp, #4]
 801205e:	335c      	adds	r3, #92	; 0x5c
 8012060:	a903      	add	r1, sp, #12
 8012062:	f000 f857 	bl	8012114 <_wcrtomb_r>
 8012066:	0004      	movs	r4, r0
 8012068:	1c43      	adds	r3, r0, #1
 801206a:	d1e0      	bne.n	801202e <__fputwc+0x1e>
 801206c:	2340      	movs	r3, #64	; 0x40
 801206e:	0006      	movs	r6, r0
 8012070:	89aa      	ldrh	r2, [r5, #12]
 8012072:	4313      	orrs	r3, r2
 8012074:	81ab      	strh	r3, [r5, #12]
 8012076:	0030      	movs	r0, r6
 8012078:	b005      	add	sp, #20
 801207a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801207c:	002a      	movs	r2, r5
 801207e:	9801      	ldr	r0, [sp, #4]
 8012080:	f000 f8cc 	bl	801221c <__swbuf_r>
 8012084:	1c43      	adds	r3, r0, #1
 8012086:	d1e5      	bne.n	8012054 <__fputwc+0x44>
 8012088:	0006      	movs	r6, r0
 801208a:	e7f4      	b.n	8012076 <__fputwc+0x66>

0801208c <_fputwc_r>:
 801208c:	6e53      	ldr	r3, [r2, #100]	; 0x64
 801208e:	b570      	push	{r4, r5, r6, lr}
 8012090:	0005      	movs	r5, r0
 8012092:	000e      	movs	r6, r1
 8012094:	0014      	movs	r4, r2
 8012096:	07db      	lsls	r3, r3, #31
 8012098:	d405      	bmi.n	80120a6 <_fputwc_r+0x1a>
 801209a:	8993      	ldrh	r3, [r2, #12]
 801209c:	059b      	lsls	r3, r3, #22
 801209e:	d402      	bmi.n	80120a6 <_fputwc_r+0x1a>
 80120a0:	6d90      	ldr	r0, [r2, #88]	; 0x58
 80120a2:	f7f9 fd1f 	bl	800bae4 <__retarget_lock_acquire_recursive>
 80120a6:	230c      	movs	r3, #12
 80120a8:	5ee2      	ldrsh	r2, [r4, r3]
 80120aa:	2380      	movs	r3, #128	; 0x80
 80120ac:	019b      	lsls	r3, r3, #6
 80120ae:	421a      	tst	r2, r3
 80120b0:	d104      	bne.n	80120bc <_fputwc_r+0x30>
 80120b2:	431a      	orrs	r2, r3
 80120b4:	81a2      	strh	r2, [r4, #12]
 80120b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80120b8:	4313      	orrs	r3, r2
 80120ba:	6663      	str	r3, [r4, #100]	; 0x64
 80120bc:	0028      	movs	r0, r5
 80120be:	0022      	movs	r2, r4
 80120c0:	0031      	movs	r1, r6
 80120c2:	f7ff ffa5 	bl	8012010 <__fputwc>
 80120c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80120c8:	0005      	movs	r5, r0
 80120ca:	07db      	lsls	r3, r3, #31
 80120cc:	d405      	bmi.n	80120da <_fputwc_r+0x4e>
 80120ce:	89a3      	ldrh	r3, [r4, #12]
 80120d0:	059b      	lsls	r3, r3, #22
 80120d2:	d402      	bmi.n	80120da <_fputwc_r+0x4e>
 80120d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80120d6:	f7f9 fd06 	bl	800bae6 <__retarget_lock_release_recursive>
 80120da:	0028      	movs	r0, r5
 80120dc:	bd70      	pop	{r4, r5, r6, pc}

080120de <memmove>:
 80120de:	b510      	push	{r4, lr}
 80120e0:	4288      	cmp	r0, r1
 80120e2:	d902      	bls.n	80120ea <memmove+0xc>
 80120e4:	188b      	adds	r3, r1, r2
 80120e6:	4298      	cmp	r0, r3
 80120e8:	d303      	bcc.n	80120f2 <memmove+0x14>
 80120ea:	2300      	movs	r3, #0
 80120ec:	e007      	b.n	80120fe <memmove+0x20>
 80120ee:	5c8b      	ldrb	r3, [r1, r2]
 80120f0:	5483      	strb	r3, [r0, r2]
 80120f2:	3a01      	subs	r2, #1
 80120f4:	d2fb      	bcs.n	80120ee <memmove+0x10>
 80120f6:	bd10      	pop	{r4, pc}
 80120f8:	5ccc      	ldrb	r4, [r1, r3]
 80120fa:	54c4      	strb	r4, [r0, r3]
 80120fc:	3301      	adds	r3, #1
 80120fe:	429a      	cmp	r2, r3
 8012100:	d1fa      	bne.n	80120f8 <memmove+0x1a>
 8012102:	e7f8      	b.n	80120f6 <memmove+0x18>

08012104 <abort>:
 8012104:	2006      	movs	r0, #6
 8012106:	b510      	push	{r4, lr}
 8012108:	f000 f906 	bl	8012318 <raise>
 801210c:	2001      	movs	r0, #1
 801210e:	f7f1 fca7 	bl	8003a60 <_exit>
	...

08012114 <_wcrtomb_r>:
 8012114:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8012116:	001d      	movs	r5, r3
 8012118:	4b09      	ldr	r3, [pc, #36]	; (8012140 <_wcrtomb_r+0x2c>)
 801211a:	0004      	movs	r4, r0
 801211c:	33e0      	adds	r3, #224	; 0xe0
 801211e:	681e      	ldr	r6, [r3, #0]
 8012120:	002b      	movs	r3, r5
 8012122:	2900      	cmp	r1, #0
 8012124:	d101      	bne.n	801212a <_wcrtomb_r+0x16>
 8012126:	000a      	movs	r2, r1
 8012128:	a901      	add	r1, sp, #4
 801212a:	0020      	movs	r0, r4
 801212c:	47b0      	blx	r6
 801212e:	1c43      	adds	r3, r0, #1
 8012130:	d103      	bne.n	801213a <_wcrtomb_r+0x26>
 8012132:	2300      	movs	r3, #0
 8012134:	602b      	str	r3, [r5, #0]
 8012136:	338a      	adds	r3, #138	; 0x8a
 8012138:	6023      	str	r3, [r4, #0]
 801213a:	b004      	add	sp, #16
 801213c:	bd70      	pop	{r4, r5, r6, pc}
 801213e:	46c0      	nop			; (mov r8, r8)
 8012140:	20000444 	.word	0x20000444

08012144 <__swhatbuf_r>:
 8012144:	b570      	push	{r4, r5, r6, lr}
 8012146:	000e      	movs	r6, r1
 8012148:	001d      	movs	r5, r3
 801214a:	230e      	movs	r3, #14
 801214c:	5ec9      	ldrsh	r1, [r1, r3]
 801214e:	0014      	movs	r4, r2
 8012150:	b096      	sub	sp, #88	; 0x58
 8012152:	2900      	cmp	r1, #0
 8012154:	da09      	bge.n	801216a <__swhatbuf_r+0x26>
 8012156:	89b2      	ldrh	r2, [r6, #12]
 8012158:	2380      	movs	r3, #128	; 0x80
 801215a:	0011      	movs	r1, r2
 801215c:	4019      	ands	r1, r3
 801215e:	421a      	tst	r2, r3
 8012160:	d018      	beq.n	8012194 <__swhatbuf_r+0x50>
 8012162:	2100      	movs	r1, #0
 8012164:	3b40      	subs	r3, #64	; 0x40
 8012166:	0008      	movs	r0, r1
 8012168:	e010      	b.n	801218c <__swhatbuf_r+0x48>
 801216a:	466a      	mov	r2, sp
 801216c:	f000 f8de 	bl	801232c <_fstat_r>
 8012170:	2800      	cmp	r0, #0
 8012172:	dbf0      	blt.n	8012156 <__swhatbuf_r+0x12>
 8012174:	23f0      	movs	r3, #240	; 0xf0
 8012176:	9901      	ldr	r1, [sp, #4]
 8012178:	021b      	lsls	r3, r3, #8
 801217a:	4019      	ands	r1, r3
 801217c:	4b07      	ldr	r3, [pc, #28]	; (801219c <__swhatbuf_r+0x58>)
 801217e:	2080      	movs	r0, #128	; 0x80
 8012180:	18c9      	adds	r1, r1, r3
 8012182:	424b      	negs	r3, r1
 8012184:	4159      	adcs	r1, r3
 8012186:	2380      	movs	r3, #128	; 0x80
 8012188:	0100      	lsls	r0, r0, #4
 801218a:	00db      	lsls	r3, r3, #3
 801218c:	6029      	str	r1, [r5, #0]
 801218e:	6023      	str	r3, [r4, #0]
 8012190:	b016      	add	sp, #88	; 0x58
 8012192:	bd70      	pop	{r4, r5, r6, pc}
 8012194:	2380      	movs	r3, #128	; 0x80
 8012196:	00db      	lsls	r3, r3, #3
 8012198:	e7e5      	b.n	8012166 <__swhatbuf_r+0x22>
 801219a:	46c0      	nop			; (mov r8, r8)
 801219c:	ffffe000 	.word	0xffffe000

080121a0 <__smakebuf_r>:
 80121a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80121a2:	2602      	movs	r6, #2
 80121a4:	898b      	ldrh	r3, [r1, #12]
 80121a6:	0005      	movs	r5, r0
 80121a8:	000c      	movs	r4, r1
 80121aa:	4233      	tst	r3, r6
 80121ac:	d006      	beq.n	80121bc <__smakebuf_r+0x1c>
 80121ae:	0023      	movs	r3, r4
 80121b0:	3343      	adds	r3, #67	; 0x43
 80121b2:	6023      	str	r3, [r4, #0]
 80121b4:	6123      	str	r3, [r4, #16]
 80121b6:	2301      	movs	r3, #1
 80121b8:	6163      	str	r3, [r4, #20]
 80121ba:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80121bc:	466a      	mov	r2, sp
 80121be:	ab01      	add	r3, sp, #4
 80121c0:	f7ff ffc0 	bl	8012144 <__swhatbuf_r>
 80121c4:	9900      	ldr	r1, [sp, #0]
 80121c6:	0007      	movs	r7, r0
 80121c8:	0028      	movs	r0, r5
 80121ca:	f7f8 f933 	bl	800a434 <_malloc_r>
 80121ce:	2800      	cmp	r0, #0
 80121d0:	d108      	bne.n	80121e4 <__smakebuf_r+0x44>
 80121d2:	220c      	movs	r2, #12
 80121d4:	5ea3      	ldrsh	r3, [r4, r2]
 80121d6:	059a      	lsls	r2, r3, #22
 80121d8:	d4ef      	bmi.n	80121ba <__smakebuf_r+0x1a>
 80121da:	2203      	movs	r2, #3
 80121dc:	4393      	bics	r3, r2
 80121de:	431e      	orrs	r6, r3
 80121e0:	81a6      	strh	r6, [r4, #12]
 80121e2:	e7e4      	b.n	80121ae <__smakebuf_r+0xe>
 80121e4:	2380      	movs	r3, #128	; 0x80
 80121e6:	89a2      	ldrh	r2, [r4, #12]
 80121e8:	6020      	str	r0, [r4, #0]
 80121ea:	4313      	orrs	r3, r2
 80121ec:	81a3      	strh	r3, [r4, #12]
 80121ee:	9b00      	ldr	r3, [sp, #0]
 80121f0:	6120      	str	r0, [r4, #16]
 80121f2:	6163      	str	r3, [r4, #20]
 80121f4:	9b01      	ldr	r3, [sp, #4]
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d00c      	beq.n	8012214 <__smakebuf_r+0x74>
 80121fa:	0028      	movs	r0, r5
 80121fc:	230e      	movs	r3, #14
 80121fe:	5ee1      	ldrsh	r1, [r4, r3]
 8012200:	f000 f8a6 	bl	8012350 <_isatty_r>
 8012204:	2800      	cmp	r0, #0
 8012206:	d005      	beq.n	8012214 <__smakebuf_r+0x74>
 8012208:	2303      	movs	r3, #3
 801220a:	89a2      	ldrh	r2, [r4, #12]
 801220c:	439a      	bics	r2, r3
 801220e:	3b02      	subs	r3, #2
 8012210:	4313      	orrs	r3, r2
 8012212:	81a3      	strh	r3, [r4, #12]
 8012214:	89a3      	ldrh	r3, [r4, #12]
 8012216:	433b      	orrs	r3, r7
 8012218:	81a3      	strh	r3, [r4, #12]
 801221a:	e7ce      	b.n	80121ba <__smakebuf_r+0x1a>

0801221c <__swbuf_r>:
 801221c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801221e:	0006      	movs	r6, r0
 8012220:	000d      	movs	r5, r1
 8012222:	0014      	movs	r4, r2
 8012224:	2800      	cmp	r0, #0
 8012226:	d004      	beq.n	8012232 <__swbuf_r+0x16>
 8012228:	6b43      	ldr	r3, [r0, #52]	; 0x34
 801222a:	2b00      	cmp	r3, #0
 801222c:	d101      	bne.n	8012232 <__swbuf_r+0x16>
 801222e:	f7f9 fa83 	bl	800b738 <__sinit>
 8012232:	69a3      	ldr	r3, [r4, #24]
 8012234:	60a3      	str	r3, [r4, #8]
 8012236:	89a3      	ldrh	r3, [r4, #12]
 8012238:	071b      	lsls	r3, r3, #28
 801223a:	d52e      	bpl.n	801229a <__swbuf_r+0x7e>
 801223c:	6923      	ldr	r3, [r4, #16]
 801223e:	2b00      	cmp	r3, #0
 8012240:	d02b      	beq.n	801229a <__swbuf_r+0x7e>
 8012242:	230c      	movs	r3, #12
 8012244:	5ee2      	ldrsh	r2, [r4, r3]
 8012246:	2380      	movs	r3, #128	; 0x80
 8012248:	019b      	lsls	r3, r3, #6
 801224a:	b2ef      	uxtb	r7, r5
 801224c:	b2ed      	uxtb	r5, r5
 801224e:	421a      	tst	r2, r3
 8012250:	d02c      	beq.n	80122ac <__swbuf_r+0x90>
 8012252:	6923      	ldr	r3, [r4, #16]
 8012254:	6820      	ldr	r0, [r4, #0]
 8012256:	1ac0      	subs	r0, r0, r3
 8012258:	6963      	ldr	r3, [r4, #20]
 801225a:	4283      	cmp	r3, r0
 801225c:	dc05      	bgt.n	801226a <__swbuf_r+0x4e>
 801225e:	0021      	movs	r1, r4
 8012260:	0030      	movs	r0, r6
 8012262:	f7fd fab3 	bl	800f7cc <_fflush_r>
 8012266:	2800      	cmp	r0, #0
 8012268:	d11d      	bne.n	80122a6 <__swbuf_r+0x8a>
 801226a:	68a3      	ldr	r3, [r4, #8]
 801226c:	3001      	adds	r0, #1
 801226e:	3b01      	subs	r3, #1
 8012270:	60a3      	str	r3, [r4, #8]
 8012272:	6823      	ldr	r3, [r4, #0]
 8012274:	1c5a      	adds	r2, r3, #1
 8012276:	6022      	str	r2, [r4, #0]
 8012278:	701f      	strb	r7, [r3, #0]
 801227a:	6963      	ldr	r3, [r4, #20]
 801227c:	4283      	cmp	r3, r0
 801227e:	d004      	beq.n	801228a <__swbuf_r+0x6e>
 8012280:	89a3      	ldrh	r3, [r4, #12]
 8012282:	07db      	lsls	r3, r3, #31
 8012284:	d507      	bpl.n	8012296 <__swbuf_r+0x7a>
 8012286:	2d0a      	cmp	r5, #10
 8012288:	d105      	bne.n	8012296 <__swbuf_r+0x7a>
 801228a:	0021      	movs	r1, r4
 801228c:	0030      	movs	r0, r6
 801228e:	f7fd fa9d 	bl	800f7cc <_fflush_r>
 8012292:	2800      	cmp	r0, #0
 8012294:	d107      	bne.n	80122a6 <__swbuf_r+0x8a>
 8012296:	0028      	movs	r0, r5
 8012298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801229a:	0021      	movs	r1, r4
 801229c:	0030      	movs	r0, r6
 801229e:	f7ff fe53 	bl	8011f48 <__swsetup_r>
 80122a2:	2800      	cmp	r0, #0
 80122a4:	d0cd      	beq.n	8012242 <__swbuf_r+0x26>
 80122a6:	2501      	movs	r5, #1
 80122a8:	426d      	negs	r5, r5
 80122aa:	e7f4      	b.n	8012296 <__swbuf_r+0x7a>
 80122ac:	4313      	orrs	r3, r2
 80122ae:	81a3      	strh	r3, [r4, #12]
 80122b0:	4a02      	ldr	r2, [pc, #8]	; (80122bc <__swbuf_r+0xa0>)
 80122b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80122b4:	4013      	ands	r3, r2
 80122b6:	6663      	str	r3, [r4, #100]	; 0x64
 80122b8:	e7cb      	b.n	8012252 <__swbuf_r+0x36>
 80122ba:	46c0      	nop			; (mov r8, r8)
 80122bc:	ffffdfff 	.word	0xffffdfff

080122c0 <_raise_r>:
 80122c0:	b570      	push	{r4, r5, r6, lr}
 80122c2:	0004      	movs	r4, r0
 80122c4:	000d      	movs	r5, r1
 80122c6:	291f      	cmp	r1, #31
 80122c8:	d904      	bls.n	80122d4 <_raise_r+0x14>
 80122ca:	2316      	movs	r3, #22
 80122cc:	6003      	str	r3, [r0, #0]
 80122ce:	2001      	movs	r0, #1
 80122d0:	4240      	negs	r0, r0
 80122d2:	bd70      	pop	{r4, r5, r6, pc}
 80122d4:	0003      	movs	r3, r0
 80122d6:	33fc      	adds	r3, #252	; 0xfc
 80122d8:	69db      	ldr	r3, [r3, #28]
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d004      	beq.n	80122e8 <_raise_r+0x28>
 80122de:	008a      	lsls	r2, r1, #2
 80122e0:	189b      	adds	r3, r3, r2
 80122e2:	681a      	ldr	r2, [r3, #0]
 80122e4:	2a00      	cmp	r2, #0
 80122e6:	d108      	bne.n	80122fa <_raise_r+0x3a>
 80122e8:	0020      	movs	r0, r4
 80122ea:	f000 f855 	bl	8012398 <_getpid_r>
 80122ee:	002a      	movs	r2, r5
 80122f0:	0001      	movs	r1, r0
 80122f2:	0020      	movs	r0, r4
 80122f4:	f000 f83e 	bl	8012374 <_kill_r>
 80122f8:	e7eb      	b.n	80122d2 <_raise_r+0x12>
 80122fa:	2000      	movs	r0, #0
 80122fc:	2a01      	cmp	r2, #1
 80122fe:	d0e8      	beq.n	80122d2 <_raise_r+0x12>
 8012300:	1c51      	adds	r1, r2, #1
 8012302:	d103      	bne.n	801230c <_raise_r+0x4c>
 8012304:	2316      	movs	r3, #22
 8012306:	3001      	adds	r0, #1
 8012308:	6023      	str	r3, [r4, #0]
 801230a:	e7e2      	b.n	80122d2 <_raise_r+0x12>
 801230c:	2400      	movs	r4, #0
 801230e:	0028      	movs	r0, r5
 8012310:	601c      	str	r4, [r3, #0]
 8012312:	4790      	blx	r2
 8012314:	0020      	movs	r0, r4
 8012316:	e7dc      	b.n	80122d2 <_raise_r+0x12>

08012318 <raise>:
 8012318:	b510      	push	{r4, lr}
 801231a:	4b03      	ldr	r3, [pc, #12]	; (8012328 <raise+0x10>)
 801231c:	0001      	movs	r1, r0
 801231e:	6818      	ldr	r0, [r3, #0]
 8012320:	f7ff ffce 	bl	80122c0 <_raise_r>
 8012324:	bd10      	pop	{r4, pc}
 8012326:	46c0      	nop			; (mov r8, r8)
 8012328:	200006d0 	.word	0x200006d0

0801232c <_fstat_r>:
 801232c:	2300      	movs	r3, #0
 801232e:	b570      	push	{r4, r5, r6, lr}
 8012330:	4d06      	ldr	r5, [pc, #24]	; (801234c <_fstat_r+0x20>)
 8012332:	0004      	movs	r4, r0
 8012334:	0008      	movs	r0, r1
 8012336:	0011      	movs	r1, r2
 8012338:	602b      	str	r3, [r5, #0]
 801233a:	f7f1 fbe0 	bl	8003afe <_fstat>
 801233e:	1c43      	adds	r3, r0, #1
 8012340:	d103      	bne.n	801234a <_fstat_r+0x1e>
 8012342:	682b      	ldr	r3, [r5, #0]
 8012344:	2b00      	cmp	r3, #0
 8012346:	d000      	beq.n	801234a <_fstat_r+0x1e>
 8012348:	6023      	str	r3, [r4, #0]
 801234a:	bd70      	pop	{r4, r5, r6, pc}
 801234c:	20000d74 	.word	0x20000d74

08012350 <_isatty_r>:
 8012350:	2300      	movs	r3, #0
 8012352:	b570      	push	{r4, r5, r6, lr}
 8012354:	4d06      	ldr	r5, [pc, #24]	; (8012370 <_isatty_r+0x20>)
 8012356:	0004      	movs	r4, r0
 8012358:	0008      	movs	r0, r1
 801235a:	602b      	str	r3, [r5, #0]
 801235c:	f7f1 fbdd 	bl	8003b1a <_isatty>
 8012360:	1c43      	adds	r3, r0, #1
 8012362:	d103      	bne.n	801236c <_isatty_r+0x1c>
 8012364:	682b      	ldr	r3, [r5, #0]
 8012366:	2b00      	cmp	r3, #0
 8012368:	d000      	beq.n	801236c <_isatty_r+0x1c>
 801236a:	6023      	str	r3, [r4, #0]
 801236c:	bd70      	pop	{r4, r5, r6, pc}
 801236e:	46c0      	nop			; (mov r8, r8)
 8012370:	20000d74 	.word	0x20000d74

08012374 <_kill_r>:
 8012374:	2300      	movs	r3, #0
 8012376:	b570      	push	{r4, r5, r6, lr}
 8012378:	4d06      	ldr	r5, [pc, #24]	; (8012394 <_kill_r+0x20>)
 801237a:	0004      	movs	r4, r0
 801237c:	0008      	movs	r0, r1
 801237e:	0011      	movs	r1, r2
 8012380:	602b      	str	r3, [r5, #0]
 8012382:	f7f1 fb5d 	bl	8003a40 <_kill>
 8012386:	1c43      	adds	r3, r0, #1
 8012388:	d103      	bne.n	8012392 <_kill_r+0x1e>
 801238a:	682b      	ldr	r3, [r5, #0]
 801238c:	2b00      	cmp	r3, #0
 801238e:	d000      	beq.n	8012392 <_kill_r+0x1e>
 8012390:	6023      	str	r3, [r4, #0]
 8012392:	bd70      	pop	{r4, r5, r6, pc}
 8012394:	20000d74 	.word	0x20000d74

08012398 <_getpid_r>:
 8012398:	b510      	push	{r4, lr}
 801239a:	f7f1 fb4b 	bl	8003a34 <_getpid>
 801239e:	bd10      	pop	{r4, pc}

080123a0 <round>:
 80123a0:	b570      	push	{r4, r5, r6, lr}
 80123a2:	004a      	lsls	r2, r1, #1
 80123a4:	000d      	movs	r5, r1
 80123a6:	4920      	ldr	r1, [pc, #128]	; (8012428 <round+0x88>)
 80123a8:	0d52      	lsrs	r2, r2, #21
 80123aa:	1851      	adds	r1, r2, r1
 80123ac:	0006      	movs	r6, r0
 80123ae:	2913      	cmp	r1, #19
 80123b0:	dc18      	bgt.n	80123e4 <round+0x44>
 80123b2:	2900      	cmp	r1, #0
 80123b4:	da09      	bge.n	80123ca <round+0x2a>
 80123b6:	0feb      	lsrs	r3, r5, #31
 80123b8:	2200      	movs	r2, #0
 80123ba:	07db      	lsls	r3, r3, #31
 80123bc:	3101      	adds	r1, #1
 80123be:	d101      	bne.n	80123c4 <round+0x24>
 80123c0:	491a      	ldr	r1, [pc, #104]	; (801242c <round+0x8c>)
 80123c2:	430b      	orrs	r3, r1
 80123c4:	0019      	movs	r1, r3
 80123c6:	0010      	movs	r0, r2
 80123c8:	e017      	b.n	80123fa <round+0x5a>
 80123ca:	4c19      	ldr	r4, [pc, #100]	; (8012430 <round+0x90>)
 80123cc:	410c      	asrs	r4, r1
 80123ce:	0022      	movs	r2, r4
 80123d0:	402a      	ands	r2, r5
 80123d2:	4302      	orrs	r2, r0
 80123d4:	d013      	beq.n	80123fe <round+0x5e>
 80123d6:	2280      	movs	r2, #128	; 0x80
 80123d8:	0312      	lsls	r2, r2, #12
 80123da:	410a      	asrs	r2, r1
 80123dc:	1953      	adds	r3, r2, r5
 80123de:	43a3      	bics	r3, r4
 80123e0:	2200      	movs	r2, #0
 80123e2:	e7ef      	b.n	80123c4 <round+0x24>
 80123e4:	2933      	cmp	r1, #51	; 0x33
 80123e6:	dd0d      	ble.n	8012404 <round+0x64>
 80123e8:	2380      	movs	r3, #128	; 0x80
 80123ea:	00db      	lsls	r3, r3, #3
 80123ec:	4299      	cmp	r1, r3
 80123ee:	d106      	bne.n	80123fe <round+0x5e>
 80123f0:	0002      	movs	r2, r0
 80123f2:	002b      	movs	r3, r5
 80123f4:	0029      	movs	r1, r5
 80123f6:	f7ee f9df 	bl	80007b8 <__aeabi_dadd>
 80123fa:	0006      	movs	r6, r0
 80123fc:	000d      	movs	r5, r1
 80123fe:	0030      	movs	r0, r6
 8012400:	0029      	movs	r1, r5
 8012402:	bd70      	pop	{r4, r5, r6, pc}
 8012404:	4c0b      	ldr	r4, [pc, #44]	; (8012434 <round+0x94>)
 8012406:	1912      	adds	r2, r2, r4
 8012408:	2401      	movs	r4, #1
 801240a:	4264      	negs	r4, r4
 801240c:	40d4      	lsrs	r4, r2
 801240e:	4220      	tst	r0, r4
 8012410:	d0f5      	beq.n	80123fe <round+0x5e>
 8012412:	2233      	movs	r2, #51	; 0x33
 8012414:	1a51      	subs	r1, r2, r1
 8012416:	3a32      	subs	r2, #50	; 0x32
 8012418:	408a      	lsls	r2, r1
 801241a:	1812      	adds	r2, r2, r0
 801241c:	4282      	cmp	r2, r0
 801241e:	4180      	sbcs	r0, r0
 8012420:	4240      	negs	r0, r0
 8012422:	182b      	adds	r3, r5, r0
 8012424:	43a2      	bics	r2, r4
 8012426:	e7cd      	b.n	80123c4 <round+0x24>
 8012428:	fffffc01 	.word	0xfffffc01
 801242c:	3ff00000 	.word	0x3ff00000
 8012430:	000fffff 	.word	0x000fffff
 8012434:	fffffbed 	.word	0xfffffbed

08012438 <_init>:
 8012438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801243a:	46c0      	nop			; (mov r8, r8)
 801243c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801243e:	bc08      	pop	{r3}
 8012440:	469e      	mov	lr, r3
 8012442:	4770      	bx	lr

08012444 <_fini>:
 8012444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012446:	46c0      	nop			; (mov r8, r8)
 8012448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801244a:	bc08      	pop	{r3}
 801244c:	469e      	mov	lr, r3
 801244e:	4770      	bx	lr
