# Welcome to RISC-y
This is an oraganisation dedicated to building a system-level RISC-V emulator for RV32I and RV64I. We will support every architecture and extension defined in the Volume 1 and Volume 2 of the RISC-V ISA manual, that is considered either frozen or ratified.
