# Hey there! ğŸ‘‹ I'm Cheuk Chow  

ğŸš€ 3rd-year Computer Engineering student @ York University  
ğŸ”¹ Passionate about **hardware design, embedded systems, and high-performance C++/Verilog development**  
ğŸ”¹ Actively seeking **Winter 2026 Co-op roles in FPGA, SoC, Embedded Systems, and Computer Architecture**  

---

## ğŸ”§ About Me
- 3rd-year **Computer Engineering** student with a focus on **C++ system programming, FPGA/SoC design, and digital logic**  
- Strong interest in **hardware-software integration**, performance optimization, and reliability in compute systems  
- Exploring advanced topics in **embedded systems, compilers, RISC-V architecture, and parallel computing**  
- Building projects in **C++, Verilog/SystemVerilog, MATLAB, and embedded toolchains (Quartus, Vivado, ARM, Arduino)**  

---

## âš¡ Tech Stack  

**Languages**  
C++ â€¢ Verilog â€¢ SystemVerilog â€¢ VHDL â€¢ Java â€¢ Python â€¢ MATLAB  

**Hardware / Embedded Tools**  
Quartus â€¢ Vivado â€¢ ModelSim â€¢ Arduino â€¢ ARM Cortex â€¢ FPGA (Intel & Xilinx)  

**Frameworks / Libraries**  
SystemC â€¢ TensorFlow Lite (embedded AI) â€¢ RTOS (FreeRTOS, bare-metal concurrency)  

**Platforms**  
Git â€¢ Docker â€¢ Linux â€¢ UART/SPI/IÂ²C protocols  

---

## ğŸ–¥ï¸ Featured Hardware Projects  

### ğŸ”¹ FPGA High-Speed Data Acquisition  
**Tech:** Verilog, SPI, UART, ADS8881, Xilinx Artix-7  
- Designed an **FPGA-based ADC interface** achieving **<2Âµs latency** for real-time sensor streaming.  
- Implemented **SPI + UART bridge** with Verilog modules for deterministic data transfer.  
- Verified design using **ModelSim waveforms** and logic analyzer measurements.  
ğŸ”— [View Repo](#)

---

### ğŸ”¹ RISC-V Core Optimization & Fault Detection  
**Tech:** Verilog, SystemVerilog, Quartus  
- Built a **5-stage pipelined RISC-V processor** with **hazard detection and forwarding units**.  
- Added **embedded fault detection** to improve pipeline reliability under hardware faults.  
- Explored **branch prediction, register forwarding, and cache mapping** for performance.  
ğŸ”— [View Repo](#)

---

### ğŸ”¹ Embedded Systems: Real-Time IoT Sensor Hub  
**Tech:** C++, FreeRTOS, IÂ²C, GPIO, ARM microcontroller  
- Developed a **real-time sensor system** handling button input, temperature readings, and motion detection.  
- Implemented **interrupt-driven concurrency** in C++ for precise event handling.  
- Integrated **LED indicators + UART serial logging** for debugging and validation.  
ğŸ”— [View Repo](#)

---

### ğŸ”¹ FPGA-Accelerated AI (Exploratory)  
**Tech:** Verilog, C++ HLS (High-Level Synthesis)  
- Experimented with **matrix multiplication accelerator** on FPGA using Verilog modules.  
- Prototyped **C++ HLS pipeline** for small neural-network inference tasks.  

---

## ğŸ“¡ Other Projects (Software-Lean)  
- **Vektor Lab (Physics Engine)** â€“ Built to learn scalable full-stack + 3D rendering, but main focus: physics simulations + gamification.  
- **8-Bit Wrestling Game (Java)** â€“ Demonstrated **OOP, collision detection, and graphics rendering**.  

---

## ğŸŒ Connect With Me  
[LinkedIn](#) â€¢ [GitHub](https://github.com/Real-Chuck-Keith-Chow) â€¢ [Portfolio](#)  

