// Seed: 3901278428
module module_0 (
    input supply1 id_0,
    input wand id_1
);
  wire [1 : 1] id_3;
  logic id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd42
) (
    output wor id_0,
    output wire _id_1,
    input tri0 id_2,
    output wire id_3,
    output supply1 id_4,
    input supply0 id_5
);
  assign id_4 = 1 < -1;
  logic [-  id_1 : -1] id_7;
  ;
  or primCall (id_4, id_9, id_10, id_11);
  localparam id_8 = -1 == -1, id_9 = -1, id_10 = id_9, id_11 = id_2;
  logic [1 : -1] id_12;
  ;
  assign id_12 = 1;
  assign id_12 = id_10;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_4#(id_8 == !id_10, 1'b0) = id_12 ? -1 : id_9;
endmodule
