$date
	Tue May  2 13:16:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Add16_tb $end
$var wire 16 ! out [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$scope module u_Add16 $end
$var wire 16 $ a_i [15:0] $end
$var wire 16 % b_i [15:0] $end
$var wire 16 & out_o [15:0] $end
$var wire 15 ' carry [14:0] $end
$scope module u10_FullAdder $end
$var wire 1 ( a_i $end
$var wire 1 ) b_i $end
$var wire 1 * c_i $end
$var wire 1 + tmp_sum $end
$var wire 1 , tmp_carry2 $end
$var wire 1 - tmp_carry1 $end
$var wire 1 . sum_o $end
$var wire 1 / carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 ( a_i $end
$var wire 1 ) b_i $end
$var wire 1 + sum_o $end
$var wire 1 - carry_o $end
$scope module u_And $end
$var wire 1 ( a_i $end
$var wire 1 ) b_i $end
$var wire 1 - out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 ( a_i $end
$var wire 1 ) b_i $end
$var wire 1 + out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 * a_i $end
$var wire 1 + b_i $end
$var wire 1 . sum_o $end
$var wire 1 , carry_o $end
$scope module u_And $end
$var wire 1 * a_i $end
$var wire 1 + b_i $end
$var wire 1 , out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 * a_i $end
$var wire 1 + b_i $end
$var wire 1 . out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 - a_i $end
$var wire 1 , b_i $end
$var wire 1 / out_o $end
$upscope $end
$upscope $end
$scope module u11_FullAdder $end
$var wire 1 0 a_i $end
$var wire 1 1 b_i $end
$var wire 1 2 c_i $end
$var wire 1 3 tmp_sum $end
$var wire 1 4 tmp_carry2 $end
$var wire 1 5 tmp_carry1 $end
$var wire 1 6 sum_o $end
$var wire 1 7 carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 0 a_i $end
$var wire 1 1 b_i $end
$var wire 1 3 sum_o $end
$var wire 1 5 carry_o $end
$scope module u_And $end
$var wire 1 0 a_i $end
$var wire 1 1 b_i $end
$var wire 1 5 out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 0 a_i $end
$var wire 1 1 b_i $end
$var wire 1 3 out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 2 a_i $end
$var wire 1 3 b_i $end
$var wire 1 6 sum_o $end
$var wire 1 4 carry_o $end
$scope module u_And $end
$var wire 1 2 a_i $end
$var wire 1 3 b_i $end
$var wire 1 4 out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 2 a_i $end
$var wire 1 3 b_i $end
$var wire 1 6 out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 5 a_i $end
$var wire 1 4 b_i $end
$var wire 1 7 out_o $end
$upscope $end
$upscope $end
$scope module u12_FullAdder $end
$var wire 1 8 a_i $end
$var wire 1 9 b_i $end
$var wire 1 : c_i $end
$var wire 1 ; tmp_sum $end
$var wire 1 < tmp_carry2 $end
$var wire 1 = tmp_carry1 $end
$var wire 1 > sum_o $end
$var wire 1 ? carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 8 a_i $end
$var wire 1 9 b_i $end
$var wire 1 ; sum_o $end
$var wire 1 = carry_o $end
$scope module u_And $end
$var wire 1 8 a_i $end
$var wire 1 9 b_i $end
$var wire 1 = out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 8 a_i $end
$var wire 1 9 b_i $end
$var wire 1 ; out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 : a_i $end
$var wire 1 ; b_i $end
$var wire 1 > sum_o $end
$var wire 1 < carry_o $end
$scope module u_And $end
$var wire 1 : a_i $end
$var wire 1 ; b_i $end
$var wire 1 < out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 : a_i $end
$var wire 1 ; b_i $end
$var wire 1 > out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 = a_i $end
$var wire 1 < b_i $end
$var wire 1 ? out_o $end
$upscope $end
$upscope $end
$scope module u13_FullAdder $end
$var wire 1 @ a_i $end
$var wire 1 A b_i $end
$var wire 1 B c_i $end
$var wire 1 C tmp_sum $end
$var wire 1 D tmp_carry2 $end
$var wire 1 E tmp_carry1 $end
$var wire 1 F sum_o $end
$var wire 1 G carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 @ a_i $end
$var wire 1 A b_i $end
$var wire 1 C sum_o $end
$var wire 1 E carry_o $end
$scope module u_And $end
$var wire 1 @ a_i $end
$var wire 1 A b_i $end
$var wire 1 E out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 @ a_i $end
$var wire 1 A b_i $end
$var wire 1 C out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 B a_i $end
$var wire 1 C b_i $end
$var wire 1 F sum_o $end
$var wire 1 D carry_o $end
$scope module u_And $end
$var wire 1 B a_i $end
$var wire 1 C b_i $end
$var wire 1 D out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 B a_i $end
$var wire 1 C b_i $end
$var wire 1 F out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 E a_i $end
$var wire 1 D b_i $end
$var wire 1 G out_o $end
$upscope $end
$upscope $end
$scope module u14_FullAdder $end
$var wire 1 H a_i $end
$var wire 1 I b_i $end
$var wire 1 J c_i $end
$var wire 1 K tmp_sum $end
$var wire 1 L tmp_carry2 $end
$var wire 1 M tmp_carry1 $end
$var wire 1 N sum_o $end
$var wire 1 O carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 H a_i $end
$var wire 1 I b_i $end
$var wire 1 K sum_o $end
$var wire 1 M carry_o $end
$scope module u_And $end
$var wire 1 H a_i $end
$var wire 1 I b_i $end
$var wire 1 M out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 H a_i $end
$var wire 1 I b_i $end
$var wire 1 K out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 J a_i $end
$var wire 1 K b_i $end
$var wire 1 N sum_o $end
$var wire 1 L carry_o $end
$scope module u_And $end
$var wire 1 J a_i $end
$var wire 1 K b_i $end
$var wire 1 L out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 J a_i $end
$var wire 1 K b_i $end
$var wire 1 N out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 M a_i $end
$var wire 1 L b_i $end
$var wire 1 O out_o $end
$upscope $end
$upscope $end
$scope module u15_FullAdder $end
$var wire 1 P a_i $end
$var wire 1 Q b_i $end
$var wire 1 R c_i $end
$var wire 1 S tmp_sum $end
$var wire 1 T tmp_carry2 $end
$var wire 1 U tmp_carry1 $end
$var wire 1 V sum_o $end
$var wire 1 W carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 P a_i $end
$var wire 1 Q b_i $end
$var wire 1 S sum_o $end
$var wire 1 U carry_o $end
$scope module u_And $end
$var wire 1 P a_i $end
$var wire 1 Q b_i $end
$var wire 1 U out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 P a_i $end
$var wire 1 Q b_i $end
$var wire 1 S out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 R a_i $end
$var wire 1 S b_i $end
$var wire 1 V sum_o $end
$var wire 1 T carry_o $end
$scope module u_And $end
$var wire 1 R a_i $end
$var wire 1 S b_i $end
$var wire 1 T out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 R a_i $end
$var wire 1 S b_i $end
$var wire 1 V out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 U a_i $end
$var wire 1 T b_i $end
$var wire 1 W out_o $end
$upscope $end
$upscope $end
$scope module u1_FullAdder $end
$var wire 1 X a_i $end
$var wire 1 Y b_i $end
$var wire 1 Z c_i $end
$var wire 1 [ tmp_sum $end
$var wire 1 \ tmp_carry2 $end
$var wire 1 ] tmp_carry1 $end
$var wire 1 ^ sum_o $end
$var wire 1 _ carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 X a_i $end
$var wire 1 Y b_i $end
$var wire 1 [ sum_o $end
$var wire 1 ] carry_o $end
$scope module u_And $end
$var wire 1 X a_i $end
$var wire 1 Y b_i $end
$var wire 1 ] out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 X a_i $end
$var wire 1 Y b_i $end
$var wire 1 [ out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 Z a_i $end
$var wire 1 [ b_i $end
$var wire 1 ^ sum_o $end
$var wire 1 \ carry_o $end
$scope module u_And $end
$var wire 1 Z a_i $end
$var wire 1 [ b_i $end
$var wire 1 \ out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 Z a_i $end
$var wire 1 [ b_i $end
$var wire 1 ^ out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 ] a_i $end
$var wire 1 \ b_i $end
$var wire 1 _ out_o $end
$upscope $end
$upscope $end
$scope module u2_FullAdder $end
$var wire 1 ` a_i $end
$var wire 1 a b_i $end
$var wire 1 b c_i $end
$var wire 1 c tmp_sum $end
$var wire 1 d tmp_carry2 $end
$var wire 1 e tmp_carry1 $end
$var wire 1 f sum_o $end
$var wire 1 g carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 ` a_i $end
$var wire 1 a b_i $end
$var wire 1 c sum_o $end
$var wire 1 e carry_o $end
$scope module u_And $end
$var wire 1 ` a_i $end
$var wire 1 a b_i $end
$var wire 1 e out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 ` a_i $end
$var wire 1 a b_i $end
$var wire 1 c out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 b a_i $end
$var wire 1 c b_i $end
$var wire 1 f sum_o $end
$var wire 1 d carry_o $end
$scope module u_And $end
$var wire 1 b a_i $end
$var wire 1 c b_i $end
$var wire 1 d out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 b a_i $end
$var wire 1 c b_i $end
$var wire 1 f out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 e a_i $end
$var wire 1 d b_i $end
$var wire 1 g out_o $end
$upscope $end
$upscope $end
$scope module u3_FullAdder $end
$var wire 1 h a_i $end
$var wire 1 i b_i $end
$var wire 1 j c_i $end
$var wire 1 k tmp_sum $end
$var wire 1 l tmp_carry2 $end
$var wire 1 m tmp_carry1 $end
$var wire 1 n sum_o $end
$var wire 1 o carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 h a_i $end
$var wire 1 i b_i $end
$var wire 1 k sum_o $end
$var wire 1 m carry_o $end
$scope module u_And $end
$var wire 1 h a_i $end
$var wire 1 i b_i $end
$var wire 1 m out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 h a_i $end
$var wire 1 i b_i $end
$var wire 1 k out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 j a_i $end
$var wire 1 k b_i $end
$var wire 1 n sum_o $end
$var wire 1 l carry_o $end
$scope module u_And $end
$var wire 1 j a_i $end
$var wire 1 k b_i $end
$var wire 1 l out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 j a_i $end
$var wire 1 k b_i $end
$var wire 1 n out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 m a_i $end
$var wire 1 l b_i $end
$var wire 1 o out_o $end
$upscope $end
$upscope $end
$scope module u4_FullAdder $end
$var wire 1 p a_i $end
$var wire 1 q b_i $end
$var wire 1 r c_i $end
$var wire 1 s tmp_sum $end
$var wire 1 t tmp_carry2 $end
$var wire 1 u tmp_carry1 $end
$var wire 1 v sum_o $end
$var wire 1 w carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 p a_i $end
$var wire 1 q b_i $end
$var wire 1 s sum_o $end
$var wire 1 u carry_o $end
$scope module u_And $end
$var wire 1 p a_i $end
$var wire 1 q b_i $end
$var wire 1 u out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 p a_i $end
$var wire 1 q b_i $end
$var wire 1 s out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 r a_i $end
$var wire 1 s b_i $end
$var wire 1 v sum_o $end
$var wire 1 t carry_o $end
$scope module u_And $end
$var wire 1 r a_i $end
$var wire 1 s b_i $end
$var wire 1 t out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 r a_i $end
$var wire 1 s b_i $end
$var wire 1 v out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 u a_i $end
$var wire 1 t b_i $end
$var wire 1 w out_o $end
$upscope $end
$upscope $end
$scope module u5_FullAdder $end
$var wire 1 x a_i $end
$var wire 1 y b_i $end
$var wire 1 z c_i $end
$var wire 1 { tmp_sum $end
$var wire 1 | tmp_carry2 $end
$var wire 1 } tmp_carry1 $end
$var wire 1 ~ sum_o $end
$var wire 1 !" carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 x a_i $end
$var wire 1 y b_i $end
$var wire 1 { sum_o $end
$var wire 1 } carry_o $end
$scope module u_And $end
$var wire 1 x a_i $end
$var wire 1 y b_i $end
$var wire 1 } out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 x a_i $end
$var wire 1 y b_i $end
$var wire 1 { out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 z a_i $end
$var wire 1 { b_i $end
$var wire 1 ~ sum_o $end
$var wire 1 | carry_o $end
$scope module u_And $end
$var wire 1 z a_i $end
$var wire 1 { b_i $end
$var wire 1 | out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 z a_i $end
$var wire 1 { b_i $end
$var wire 1 ~ out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 } a_i $end
$var wire 1 | b_i $end
$var wire 1 !" out_o $end
$upscope $end
$upscope $end
$scope module u6_FullAdder $end
$var wire 1 "" a_i $end
$var wire 1 #" b_i $end
$var wire 1 $" c_i $end
$var wire 1 %" tmp_sum $end
$var wire 1 &" tmp_carry2 $end
$var wire 1 '" tmp_carry1 $end
$var wire 1 (" sum_o $end
$var wire 1 )" carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 "" a_i $end
$var wire 1 #" b_i $end
$var wire 1 %" sum_o $end
$var wire 1 '" carry_o $end
$scope module u_And $end
$var wire 1 "" a_i $end
$var wire 1 #" b_i $end
$var wire 1 '" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 "" a_i $end
$var wire 1 #" b_i $end
$var wire 1 %" out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 $" a_i $end
$var wire 1 %" b_i $end
$var wire 1 (" sum_o $end
$var wire 1 &" carry_o $end
$scope module u_And $end
$var wire 1 $" a_i $end
$var wire 1 %" b_i $end
$var wire 1 &" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 $" a_i $end
$var wire 1 %" b_i $end
$var wire 1 (" out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 '" a_i $end
$var wire 1 &" b_i $end
$var wire 1 )" out_o $end
$upscope $end
$upscope $end
$scope module u7_FullAdder $end
$var wire 1 *" a_i $end
$var wire 1 +" b_i $end
$var wire 1 ," c_i $end
$var wire 1 -" tmp_sum $end
$var wire 1 ." tmp_carry2 $end
$var wire 1 /" tmp_carry1 $end
$var wire 1 0" sum_o $end
$var wire 1 1" carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 *" a_i $end
$var wire 1 +" b_i $end
$var wire 1 -" sum_o $end
$var wire 1 /" carry_o $end
$scope module u_And $end
$var wire 1 *" a_i $end
$var wire 1 +" b_i $end
$var wire 1 /" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 *" a_i $end
$var wire 1 +" b_i $end
$var wire 1 -" out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 ," a_i $end
$var wire 1 -" b_i $end
$var wire 1 0" sum_o $end
$var wire 1 ." carry_o $end
$scope module u_And $end
$var wire 1 ," a_i $end
$var wire 1 -" b_i $end
$var wire 1 ." out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 ," a_i $end
$var wire 1 -" b_i $end
$var wire 1 0" out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 /" a_i $end
$var wire 1 ." b_i $end
$var wire 1 1" out_o $end
$upscope $end
$upscope $end
$scope module u8_FullAdder $end
$var wire 1 2" a_i $end
$var wire 1 3" b_i $end
$var wire 1 4" c_i $end
$var wire 1 5" tmp_sum $end
$var wire 1 6" tmp_carry2 $end
$var wire 1 7" tmp_carry1 $end
$var wire 1 8" sum_o $end
$var wire 1 9" carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 2" a_i $end
$var wire 1 3" b_i $end
$var wire 1 5" sum_o $end
$var wire 1 7" carry_o $end
$scope module u_And $end
$var wire 1 2" a_i $end
$var wire 1 3" b_i $end
$var wire 1 7" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 2" a_i $end
$var wire 1 3" b_i $end
$var wire 1 5" out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 4" a_i $end
$var wire 1 5" b_i $end
$var wire 1 8" sum_o $end
$var wire 1 6" carry_o $end
$scope module u_And $end
$var wire 1 4" a_i $end
$var wire 1 5" b_i $end
$var wire 1 6" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 4" a_i $end
$var wire 1 5" b_i $end
$var wire 1 8" out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 7" a_i $end
$var wire 1 6" b_i $end
$var wire 1 9" out_o $end
$upscope $end
$upscope $end
$scope module u9_FullAdder $end
$var wire 1 :" a_i $end
$var wire 1 ;" b_i $end
$var wire 1 <" c_i $end
$var wire 1 =" tmp_sum $end
$var wire 1 >" tmp_carry2 $end
$var wire 1 ?" tmp_carry1 $end
$var wire 1 @" sum_o $end
$var wire 1 A" carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 :" a_i $end
$var wire 1 ;" b_i $end
$var wire 1 =" sum_o $end
$var wire 1 ?" carry_o $end
$scope module u_And $end
$var wire 1 :" a_i $end
$var wire 1 ;" b_i $end
$var wire 1 ?" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 :" a_i $end
$var wire 1 ;" b_i $end
$var wire 1 =" out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 <" a_i $end
$var wire 1 =" b_i $end
$var wire 1 @" sum_o $end
$var wire 1 >" carry_o $end
$scope module u_And $end
$var wire 1 <" a_i $end
$var wire 1 =" b_i $end
$var wire 1 >" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 <" a_i $end
$var wire 1 =" b_i $end
$var wire 1 @" out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 ?" a_i $end
$var wire 1 >" b_i $end
$var wire 1 A" out_o $end
$upscope $end
$upscope $end
$scope module u_HalfAdder $end
$var wire 1 B" a_i $end
$var wire 1 C" b_i $end
$var wire 1 D" sum_o $end
$var wire 1 E" carry_o $end
$scope module u_And $end
$var wire 1 B" a_i $end
$var wire 1 C" b_i $end
$var wire 1 E" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 B" a_i $end
$var wire 1 C" b_i $end
$var wire 1 D" out_o $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20000
1^
1f
1n
1v
1~
1("
10"
18"
1@"
1.
16
1>
1F
1N
1V
b1111111111111111 !
b1111111111111111 &
1D"
1[
1c
1k
1s
1{
1%"
1-"
15"
1="
1+
13
1;
1C
1K
1S
1B"
1X
1`
1h
1p
1x
1""
1*"
12"
1:"
1(
10
18
1@
1H
1P
b1111111111111111 "
b1111111111111111 $
#30000
1C"
1Y
1a
1i
1q
1y
1#"
1+"
13"
1;"
1)
11
19
1A
1I
1Q
0B"
0X
0`
0h
0p
0x
0""
0*"
02"
0:"
0(
00
08
0@
0H
0P
b1111111111111111 #
b1111111111111111 %
b0 "
b0 $
#40000
1b
1j
1r
1z
1$"
1,"
14"
1<"
1*
12
1:
1B
1J
1R
1Z
1_
1^
1g
1f
1o
1n
1w
1v
1!"
1~
1)"
1("
11"
10"
19"
18"
1A"
1@"
1/
1.
17
16
1?
1>
1G
1F
1O
1N
1W
1V
b111111111111111 '
1E"
b1111111111111110 !
b1111111111111110 &
0D"
1]
0[
1e
0c
1m
0k
1u
0s
1}
0{
1'"
0%"
1/"
0-"
17"
05"
1?"
0="
1-
0+
15
03
1=
0;
1E
0C
1M
0K
1U
0S
1B"
1X
1`
1h
1p
1x
1""
1*"
12"
1:"
1(
10
18
1@
1H
1P
b1111111111111111 "
b1111111111111111 $
#50000
0~
0z
0w
0r
0o
0W
0f
06
0b
0j
02
0R
0_
0l
1n
0T
1V
0Z
0g
0t
1v
1&"
0("
16"
08"
0/
1<
0>
0O
0]
1[
0m
1k
0U
1S
b11101111100000 '
0E"
b1110011010011011 !
b1110011010011011 &
1D"
0e
0u
1s
0'"
1%"
07"
15"
0-
0=
1;
0M
0Y
0a
0i
0)
0I
0Q
0B"
0`
0p
0""
02"
0(
08
0H
b11101111110001 #
b11101111110001 %
b1010101010101010 "
b1010101010101010 $
#60000
0.
0*
0A"
0<"
1~
0N
09"
1j
1z
04"
0:
0J
06"
08"
0>"
1@"
1g
1n
1w
0v
01"
07
16
0<
0>
b1000001110100 '
0G
b1010101010101010 !
b1010101010101010 &
0D"
05"
0?"
1="
1e
0k
1u
0s
0/"
05
13
1=
0;
0E
0C"
1Y
1a
0+"
03"
0;"
0A
1Q
0X
1`
0h
1p
0*"
00
18
0@
0P
b1001100001110110 #
b1001100001110110 %
b1001000110100 "
b1001000110100 $
#1060000
