 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : wb_dma_top
Version: W-2024.09-SP4-1
Date   : Tue May 13 12:31:56 2025
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wb1_addr_i[31]
              (input port clocked by clk)
  Endpoint: wb0s_data_o[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.50       2.50 f
  wb1_addr_i[31] (in)                      0.00       2.50 f
  U1334/Y (OR4X1_RVT)                      0.19       2.69 f
  U1328/Y (NAND2X0_RVT)                    0.18       2.87 r
  U1470/Y (AND3X1_RVT)                     0.23       3.10 r
  U2454/Y (INVX1_RVT)                      2.97       6.07 f
  U2730/Y (INVX1_RVT)                      0.12       6.18 r
  U2072/Y (NBUFFX2_RVT)                    0.47       6.65 r
  U1478/Y (AO22X1_RVT)                     0.47       7.13 r
  U1475/Y (OR3X1_RVT)                      0.07       7.20 r
  wb0s_data_o[11] (out)                    0.00       7.20 r
  data arrival time                                   7.20

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.30       9.70
  output external delay                   -2.50       7.20
  data required time                                  7.20
  -----------------------------------------------------------
  data required time                                  7.20
  data arrival time                                  -7.20
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wb1_addr_i[31]
              (input port clocked by clk)
  Endpoint: wb0s_data_o[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.50       2.50 f
  wb1_addr_i[31] (in)                      0.00       2.50 f
  U1334/Y (OR4X1_RVT)                      0.19       2.69 f
  U1328/Y (NAND2X0_RVT)                    0.18       2.87 r
  U1470/Y (AND3X1_RVT)                     0.23       3.10 r
  U2454/Y (INVX1_RVT)                      2.97       6.07 f
  U2730/Y (INVX1_RVT)                      0.12       6.18 r
  U2072/Y (NBUFFX2_RVT)                    0.47       6.65 r
  U1540/Y (AO22X1_RVT)                     0.48       7.13 r
  U1542/Y (OR2X1_RVT)                      0.06       7.19 r
  wb0s_data_o[8] (out)                     0.00       7.19 r
  data arrival time                                   7.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.30       9.70
  output external delay                   -2.50       7.20
  data required time                                  7.20
  -----------------------------------------------------------
  data required time                                  7.20
  data arrival time                                  -7.19
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: u3/u1/slv_adr_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u0/wb_rf_dout_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u3/u1/slv_adr_reg[4]/CLK (DFFX1_RVT)                    0.00       0.00 r
  u3/u1/slv_adr_reg[4]/QN (DFFX1_RVT)                     0.12       0.12 f
  U1476/Y (NBUFFX2_RVT)                                   0.30       0.42 f
  U1404/Y (NBUFFX2_RVT)                                   0.28       0.70 f
  U1413/Y (AO22X1_RVT)                                    0.17       0.87 f
  U1414/Y (NAND4X0_RVT)                                   0.11       0.98 r
  U1376/Y (INVX1_RVT)                                     2.52       3.50 f
  U1415/Y (NBUFFX2_RVT)                                   5.08       8.58 f
  U1356/Y (NBUFFX2_RVT)                                   0.12       8.70 f
  U1436/Y (OR2X1_RVT)                                     0.81       9.50 f
  U1437/Y (AO21X1_RVT)                                    0.05       9.56 f
  U1251/Y (OR3X1_RVT)                                     0.08       9.64 f
  u0/wb_rf_dout_reg[11]/D (DFFX1_RVT)                     0.01       9.65 f
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.30       9.70
  u0/wb_rf_dout_reg[11]/CLK (DFFX1_RVT)                   0.00       9.70 r
  library setup time                                     -0.04       9.66
  data required time                                                 9.66
  --------------------------------------------------------------------------
  data required time                                                 9.66
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u3/u1/slv_adr_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u0/wb_rf_dout_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u3/u1/slv_adr_reg[4]/CLK (DFFX1_RVT)                    0.00       0.00 r
  u3/u1/slv_adr_reg[4]/QN (DFFX1_RVT)                     0.12       0.12 f
  U1476/Y (NBUFFX2_RVT)                                   0.30       0.42 f
  U1404/Y (NBUFFX2_RVT)                                   0.28       0.70 f
  U1413/Y (AO22X1_RVT)                                    0.17       0.87 f
  U1414/Y (NAND4X0_RVT)                                   0.11       0.98 r
  U1376/Y (INVX1_RVT)                                     2.52       3.50 f
  U1415/Y (NBUFFX2_RVT)                                   5.08       8.58 f
  U1356/Y (NBUFFX2_RVT)                                   0.12       8.70 f
  U1425/Y (OR2X1_RVT)                                     0.81       9.50 f
  U1426/Y (AO21X1_RVT)                                    0.05       9.56 f
  U1248/Y (OR3X1_RVT)                                     0.08       9.64 f
  u0/wb_rf_dout_reg[17]/D (DFFX1_RVT)                     0.01       9.65 f
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.30       9.70
  u0/wb_rf_dout_reg[17]/CLK (DFFX1_RVT)                   0.00       9.70 r
  library setup time                                     -0.04       9.66
  data required time                                                 9.66
  --------------------------------------------------------------------------
  data required time                                                 9.66
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u3/u1/slv_adr_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u0/wb_rf_dout_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u3/u1/slv_adr_reg[4]/CLK (DFFX1_RVT)                    0.00       0.00 r
  u3/u1/slv_adr_reg[4]/QN (DFFX1_RVT)                     0.12       0.12 f
  U1476/Y (NBUFFX2_RVT)                                   0.30       0.42 f
  U1404/Y (NBUFFX2_RVT)                                   0.28       0.70 f
  U1413/Y (AO22X1_RVT)                                    0.17       0.87 f
  U1414/Y (NAND4X0_RVT)                                   0.11       0.98 r
  U1376/Y (INVX1_RVT)                                     2.52       3.50 f
  U1415/Y (NBUFFX2_RVT)                                   5.08       8.58 f
  U1356/Y (NBUFFX2_RVT)                                   0.12       8.70 f
  U1431/Y (OR2X1_RVT)                                     0.81       9.50 f
  U1432/Y (AO21X1_RVT)                                    0.05       9.56 f
  U1246/Y (OR3X1_RVT)                                     0.08       9.64 f
  u0/wb_rf_dout_reg[4]/D (DFFX1_RVT)                      0.01       9.65 f
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.30       9.70
  u0/wb_rf_dout_reg[4]/CLK (DFFX1_RVT)                    0.00       9.70 r
  library setup time                                     -0.04       9.66
  data required time                                                 9.66
  --------------------------------------------------------------------------
  data required time                                                 9.66
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: wb0_addr_i[29]
              (input port clocked by clk)
  Endpoint: wb0m_data_o[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.50       2.50 f
  wb0_addr_i[29] (in)                      0.00       2.50 f
  U1439/Y (NOR4X1_RVT)                     0.17       2.67 r
  U1330/Y (OR2X1_RVT)                      0.11       2.78 r
  U2739/Y (INVX1_RVT)                      0.09       2.87 f
  U2740/Y (INVX1_RVT)                      0.09       2.96 r
  U1368/Y (NBUFFX2_RVT)                    0.19       3.15 r
  U1348/Y (NBUFFX2_RVT)                    0.33       3.48 r
  U2686/Y (INVX2_RVT)                      0.43       3.91 f
  U1347/Y (NBUFFX2_RVT)                    2.83       6.75 f
  U1957/Y (AO22X1_RVT)                     0.45       7.19 f
  wb0m_data_o[20] (out)                    0.00       7.19 f
  data arrival time                                   7.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.30       9.70
  output external delay                   -2.50       7.20
  data required time                                  7.20
  -----------------------------------------------------------
  data required time                                  7.20
  data arrival time                                  -7.19
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb0_addr_i[29]
              (input port clocked by clk)
  Endpoint: wb0m_data_o[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.50       2.50 f
  wb0_addr_i[29] (in)                      0.00       2.50 f
  U1439/Y (NOR4X1_RVT)                     0.17       2.67 r
  U1330/Y (OR2X1_RVT)                      0.11       2.78 r
  U2739/Y (INVX1_RVT)                      0.09       2.87 f
  U2740/Y (INVX1_RVT)                      0.09       2.96 r
  U1368/Y (NBUFFX2_RVT)                    0.19       3.15 r
  U1348/Y (NBUFFX2_RVT)                    0.33       3.48 r
  U2686/Y (INVX2_RVT)                      0.43       3.91 f
  U1347/Y (NBUFFX2_RVT)                    2.83       6.75 f
  U1820/Y (AO22X1_RVT)                     0.45       7.19 f
  wb0m_data_o[12] (out)                    0.00       7.19 f
  data arrival time                                   7.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.30       9.70
  output external delay                   -2.50       7.20
  data required time                                  7.20
  -----------------------------------------------------------
  data required time                                  7.20
  data arrival time                                  -7.19
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb0_addr_i[29]
              (input port clocked by clk)
  Endpoint: wb0m_data_o[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.50       2.50 f
  wb0_addr_i[29] (in)                      0.00       2.50 f
  U1439/Y (NOR4X1_RVT)                     0.17       2.67 r
  U1330/Y (OR2X1_RVT)                      0.11       2.78 r
  U2739/Y (INVX1_RVT)                      0.09       2.87 f
  U2740/Y (INVX1_RVT)                      0.09       2.96 r
  U1368/Y (NBUFFX2_RVT)                    0.19       3.15 r
  U1348/Y (NBUFFX2_RVT)                    0.33       3.48 r
  U2686/Y (INVX2_RVT)                      0.43       3.91 f
  U1695/Y (NBUFFX2_RVT)                    2.83       6.75 f
  U1516/Y (AO22X1_RVT)                     0.45       7.19 f
  wb0m_data_o[10] (out)                    0.00       7.19 f
  data arrival time                                   7.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.30       9.70
  output external delay                   -2.50       7.20
  data required time                                  7.20
  -----------------------------------------------------------
  data required time                                  7.20
  data arrival time                                  -7.19
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb0_addr_i[29]
              (input port clocked by clk)
  Endpoint: wb0m_data_o[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.50       2.50 f
  wb0_addr_i[29] (in)                      0.00       2.50 f
  U1439/Y (NOR4X1_RVT)                     0.17       2.67 r
  U1330/Y (OR2X1_RVT)                      0.11       2.78 r
  U2739/Y (INVX1_RVT)                      0.09       2.87 f
  U2740/Y (INVX1_RVT)                      0.09       2.96 r
  U1368/Y (NBUFFX2_RVT)                    0.19       3.15 r
  U1348/Y (NBUFFX2_RVT)                    0.33       3.48 r
  U2686/Y (INVX2_RVT)                      0.43       3.91 f
  U1695/Y (NBUFFX2_RVT)                    2.83       6.75 f
  U1793/Y (AO22X1_RVT)                     0.45       7.19 f
  wb0m_data_o[2] (out)                     0.00       7.19 f
  data arrival time                                   7.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.30       9.70
  output external delay                   -2.50       7.20
  data required time                                  7.20
  -----------------------------------------------------------
  data required time                                  7.20
  data arrival time                                  -7.19
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb0_addr_i[29]
              (input port clocked by clk)
  Endpoint: wb0m_data_o[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.50       2.50 f
  wb0_addr_i[29] (in)                      0.00       2.50 f
  U1439/Y (NOR4X1_RVT)                     0.17       2.67 r
  U1330/Y (OR2X1_RVT)                      0.11       2.78 r
  U2739/Y (INVX1_RVT)                      0.09       2.87 f
  U2740/Y (INVX1_RVT)                      0.09       2.96 r
  U1368/Y (NBUFFX2_RVT)                    0.19       3.15 r
  U1348/Y (NBUFFX2_RVT)                    0.33       3.48 r
  U2686/Y (INVX2_RVT)                      0.43       3.91 f
  U1347/Y (NBUFFX2_RVT)                    2.83       6.75 f
  U1817/Y (AO22X1_RVT)                     0.45       7.19 f
  wb0m_data_o[1] (out)                     0.00       7.19 f
  data arrival time                                   7.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.30       9.70
  output external delay                   -2.50       7.20
  data required time                                  7.20
  -----------------------------------------------------------
  data required time                                  7.20
  data arrival time                                  -7.19
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
