;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit BuildingBlockNew : 
  module ALU : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_6 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_7 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_8 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_9 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_10 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_11 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_12 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_13 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_14 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_15 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_16 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_17 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_18 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_19 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_20 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_21 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_22 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_23 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_24 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_25 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_26 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_27 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_28 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_29 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_30 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module ALU_31 : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip in_a : UInt<4>, flip in_b : UInt<4>, out_a : UInt<4>, out_b : UInt<4>, flip validin_a : UInt<1>, flip validin_b : UInt<1>, validout_a : UInt<1>, validout_b : UInt<1>}
    
    reg snapshot_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 23:27]
    reg snapshot_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 25:33]
    reg temp_result_a : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 28:30]
    reg temp_result_b : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ALU.scala 29:30]
    reg temp_valid_a : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 32:29]
    reg temp_valid_b : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ALU.scala 33:29]
    node _opcode_T = bits(io.opcode, 0, 0) @[ALU.scala 36:34]
    node _opcode_T_1 = bits(io.opcode, 1, 1) @[ALU.scala 36:34]
    node _opcode_T_2 = bits(io.opcode, 2, 2) @[ALU.scala 36:34]
    node _opcode_T_3 = bits(io.opcode, 3, 3) @[ALU.scala 36:34]
    node _opcode_T_4 = bits(io.opcode, 4, 4) @[ALU.scala 36:34]
    node _opcode_T_5 = bits(io.opcode, 5, 5) @[ALU.scala 36:34]
    node _opcode_T_6 = bits(io.opcode, 6, 6) @[ALU.scala 36:34]
    wire opcode : UInt<1>[7] @[ALU.scala 36:23]
    opcode[0] <= _opcode_T @[ALU.scala 36:23]
    opcode[1] <= _opcode_T_1 @[ALU.scala 36:23]
    opcode[2] <= _opcode_T_2 @[ALU.scala 36:23]
    opcode[3] <= _opcode_T_3 @[ALU.scala 36:23]
    opcode[4] <= _opcode_T_4 @[ALU.scala 36:23]
    opcode[5] <= _opcode_T_5 @[ALU.scala 36:23]
    opcode[6] <= _opcode_T_6 @[ALU.scala 36:23]
    wire gate_a : UInt<4>
    gate_a <= UInt<4>("h00")
    wire gate_b : UInt<4>
    gate_b <= UInt<4>("h00")
    wire gate_valid_a : UInt<1>
    gate_valid_a <= UInt<1>("h00")
    wire gate_valid_b : UInt<1>
    gate_valid_b <= UInt<1>("h00")
    node _T = eq(opcode[6], UInt<1>("h00")) @[ALU.scala 46:18]
    when _T : @[ALU.scala 46:26]
      node _T_1 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 47:20]
      node _T_2 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 47:41]
      node _T_3 = and(_T_1, _T_2) @[ALU.scala 47:28]
      when _T_3 : @[ALU.scala 47:49]
        node _temp_result_a_T = and(gate_a, gate_b) @[ALU.scala 48:33]
        node _temp_result_a_T_1 = not(_temp_result_a_T) @[ALU.scala 48:24]
        temp_result_a <= _temp_result_a_T_1 @[ALU.scala 48:21]
        skip @[ALU.scala 47:49]
      else : @[ALU.scala 49:16]
        node _temp_result_a_T_2 = and(gate_a, gate_b) @[ALU.scala 50:31]
        temp_result_a <= _temp_result_a_T_2 @[ALU.scala 50:21]
        skip @[ALU.scala 49:16]
      skip @[ALU.scala 46:26]
    else : @[ALU.scala 52:33]
      node _T_4 = eq(opcode[6], UInt<1>("h01")) @[ALU.scala 52:25]
      when _T_4 : @[ALU.scala 52:33]
        node _T_5 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 53:20]
        node _T_6 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 53:41]
        node _T_7 = and(_T_5, _T_6) @[ALU.scala 53:28]
        when _T_7 : @[ALU.scala 53:49]
          node _temp_result_a_T_3 = or(gate_a, gate_b) @[ALU.scala 54:33]
          node _temp_result_a_T_4 = not(_temp_result_a_T_3) @[ALU.scala 54:24]
          temp_result_a <= _temp_result_a_T_4 @[ALU.scala 54:21]
          skip @[ALU.scala 53:49]
        else : @[ALU.scala 55:16]
          node _temp_result_a_T_5 = or(gate_a, gate_b) @[ALU.scala 56:31]
          temp_result_a <= _temp_result_a_T_5 @[ALU.scala 56:21]
          skip @[ALU.scala 55:16]
        skip @[ALU.scala 52:33]
    node _T_8 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 60:18]
    node _T_9 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 60:39]
    node _T_10 = and(_T_8, _T_9) @[ALU.scala 60:26]
    when _T_10 : @[ALU.scala 60:47]
      node _T_11 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 61:20]
      when _T_11 : @[ALU.scala 61:28]
        gate_a <= io.in_a @[ALU.scala 62:14]
        gate_b <= io.in_b @[ALU.scala 63:14]
        gate_valid_a <= io.validin_a @[ALU.scala 64:20]
        gate_valid_b <= io.validin_b @[ALU.scala 65:20]
        skip @[ALU.scala 61:28]
      else : @[ALU.scala 66:35]
        node _T_12 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 66:27]
        when _T_12 : @[ALU.scala 66:35]
          gate_a <= snapshot_a @[ALU.scala 67:14]
          gate_b <= io.in_b @[ALU.scala 68:14]
          gate_valid_a <= snapshot_valid_a @[ALU.scala 69:20]
          gate_valid_b <= io.validin_b @[ALU.scala 70:20]
          skip @[ALU.scala 66:35]
      skip @[ALU.scala 60:47]
    else : @[ALU.scala 72:54]
      node _T_13 = eq(opcode[5], UInt<1>("h00")) @[ALU.scala 72:25]
      node _T_14 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 72:46]
      node _T_15 = and(_T_13, _T_14) @[ALU.scala 72:33]
      when _T_15 : @[ALU.scala 72:54]
        node _T_16 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 73:20]
        when _T_16 : @[ALU.scala 73:28]
          node _gate_a_T = not(io.in_a) @[ALU.scala 74:17]
          gate_a <= _gate_a_T @[ALU.scala 74:14]
          gate_b <= io.in_b @[ALU.scala 75:14]
          gate_valid_a <= io.validin_a @[ALU.scala 76:20]
          gate_valid_b <= io.validin_b @[ALU.scala 77:20]
          skip @[ALU.scala 73:28]
        else : @[ALU.scala 78:35]
          node _T_17 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 78:27]
          when _T_17 : @[ALU.scala 78:35]
            node _gate_a_T_1 = not(snapshot_a) @[ALU.scala 79:17]
            gate_a <= _gate_a_T_1 @[ALU.scala 79:14]
            gate_b <= io.in_b @[ALU.scala 80:14]
            gate_valid_a <= snapshot_valid_a @[ALU.scala 81:20]
            gate_valid_b <= io.validin_b @[ALU.scala 82:20]
            skip @[ALU.scala 78:35]
        skip @[ALU.scala 72:54]
      else : @[ALU.scala 84:54]
        node _T_18 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 84:25]
        node _T_19 = eq(opcode[4], UInt<1>("h00")) @[ALU.scala 84:46]
        node _T_20 = and(_T_18, _T_19) @[ALU.scala 84:33]
        when _T_20 : @[ALU.scala 84:54]
          node _T_21 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 85:20]
          when _T_21 : @[ALU.scala 85:28]
            gate_a <= io.in_a @[ALU.scala 86:14]
            node _gate_b_T = not(io.in_b) @[ALU.scala 87:17]
            gate_b <= _gate_b_T @[ALU.scala 87:14]
            gate_valid_a <= io.validin_a @[ALU.scala 88:20]
            gate_valid_b <= io.validin_b @[ALU.scala 89:20]
            skip @[ALU.scala 85:28]
          else : @[ALU.scala 90:35]
            node _T_22 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 90:27]
            when _T_22 : @[ALU.scala 90:35]
              gate_a <= snapshot_a @[ALU.scala 91:14]
              node _gate_b_T_1 = not(io.in_b) @[ALU.scala 92:17]
              gate_b <= _gate_b_T_1 @[ALU.scala 92:14]
              gate_valid_a <= snapshot_valid_a @[ALU.scala 93:20]
              gate_valid_b <= io.validin_b @[ALU.scala 94:20]
              skip @[ALU.scala 90:35]
          skip @[ALU.scala 84:54]
        else : @[ALU.scala 96:54]
          node _T_23 = eq(opcode[5], UInt<1>("h01")) @[ALU.scala 96:25]
          node _T_24 = eq(opcode[4], UInt<1>("h01")) @[ALU.scala 96:46]
          node _T_25 = and(_T_23, _T_24) @[ALU.scala 96:33]
          when _T_25 : @[ALU.scala 96:54]
            node _T_26 = eq(opcode[3], UInt<1>("h00")) @[ALU.scala 97:20]
            when _T_26 : @[ALU.scala 97:28]
              gate_a <= io.in_a @[ALU.scala 98:14]
              gate_b <= io.in_b @[ALU.scala 99:14]
              gate_valid_a <= io.validin_a @[ALU.scala 100:20]
              gate_valid_b <= io.validin_b @[ALU.scala 101:20]
              skip @[ALU.scala 97:28]
            else : @[ALU.scala 102:35]
              node _T_27 = eq(opcode[3], UInt<1>("h01")) @[ALU.scala 102:27]
              when _T_27 : @[ALU.scala 102:35]
                gate_a <= snapshot_a @[ALU.scala 103:14]
                gate_b <= io.in_b @[ALU.scala 104:14]
                gate_valid_a <= snapshot_valid_a @[ALU.scala 105:20]
                gate_valid_b <= io.validin_b @[ALU.scala 106:20]
                skip @[ALU.scala 102:35]
            skip @[ALU.scala 96:54]
    node _T_28 = eq(opcode[2], UInt<1>("h00")) @[ALU.scala 110:18]
    when _T_28 : @[ALU.scala 110:26]
      snapshot_a <= snapshot_a @[ALU.scala 111:16]
      snapshot_valid_a <= snapshot_valid_a @[ALU.scala 112:22]
      skip @[ALU.scala 110:26]
    else : @[ALU.scala 113:33]
      node _T_29 = eq(opcode[2], UInt<1>("h01")) @[ALU.scala 113:25]
      when _T_29 : @[ALU.scala 113:33]
        snapshot_a <= io.in_a @[ALU.scala 114:16]
        snapshot_valid_a <= io.validin_a @[ALU.scala 115:22]
        skip @[ALU.scala 113:33]
    node _T_30 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 118:18]
    node _T_31 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 118:39]
    node _T_32 = and(_T_30, _T_31) @[ALU.scala 118:26]
    when _T_32 : @[ALU.scala 118:47]
      temp_valid_a <= UInt<1>("h00") @[ALU.scala 119:18]
      temp_valid_b <= UInt<1>("h00") @[ALU.scala 120:18]
      temp_result_b <= io.in_b @[ALU.scala 121:19]
      skip @[ALU.scala 118:47]
    else : @[ALU.scala 122:54]
      node _T_33 = eq(opcode[1], UInt<1>("h00")) @[ALU.scala 122:25]
      node _T_34 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 122:46]
      node _T_35 = and(_T_33, _T_34) @[ALU.scala 122:33]
      when _T_35 : @[ALU.scala 122:54]
        node _temp_valid_a_T = and(gate_valid_a, gate_valid_b) @[ALU.scala 123:34]
        temp_valid_a <= _temp_valid_a_T @[ALU.scala 123:18]
        temp_valid_b <= UInt<1>("h00") @[ALU.scala 124:18]
        temp_result_b <= io.in_b @[ALU.scala 125:19]
        skip @[ALU.scala 122:54]
      else : @[ALU.scala 126:54]
        node _T_36 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 126:25]
        node _T_37 = eq(opcode[0], UInt<1>("h00")) @[ALU.scala 126:46]
        node _T_38 = and(_T_36, _T_37) @[ALU.scala 126:33]
        when _T_38 : @[ALU.scala 126:54]
          node _temp_valid_a_T_1 = and(gate_valid_a, gate_valid_b) @[ALU.scala 127:34]
          temp_valid_a <= _temp_valid_a_T_1 @[ALU.scala 127:18]
          temp_valid_b <= io.validin_a @[ALU.scala 128:18]
          temp_result_b <= io.in_a @[ALU.scala 129:19]
          skip @[ALU.scala 126:54]
        else : @[ALU.scala 130:54]
          node _T_39 = eq(opcode[1], UInt<1>("h01")) @[ALU.scala 130:25]
          node _T_40 = eq(opcode[0], UInt<1>("h01")) @[ALU.scala 130:46]
          node _T_41 = and(_T_39, _T_40) @[ALU.scala 130:33]
          when _T_41 : @[ALU.scala 130:54]
            node _temp_valid_a_T_2 = and(gate_valid_a, gate_valid_b) @[ALU.scala 131:34]
            temp_valid_a <= _temp_valid_a_T_2 @[ALU.scala 131:18]
            temp_valid_b <= io.validin_b @[ALU.scala 132:18]
            temp_result_b <= io.in_b @[ALU.scala 133:19]
            skip @[ALU.scala 130:54]
    io.out_a <= temp_result_a @[ALU.scala 136:12]
    io.out_b <= temp_result_b @[ALU.scala 137:12]
    io.validout_a <= temp_valid_a @[ALU.scala 138:17]
    io.validout_b <= temp_valid_b @[ALU.scala 139:17]
    
  module PEcol : 
    input clock : Clock
    input reset : Reset
    output io : {flip d_in : {a : UInt<4>, valid_a : UInt<1>, b : UInt<4>, valid_b : UInt<1>}[32], d_out : {a : UInt<4>, valid_a : UInt<1>, b : UInt<4>, valid_b : UInt<1>}[32], flip tagin : UInt<2>, flip addrin : UInt<8>, tagout : UInt<2>, addrout : UInt<8>, flip instr : UInt<224>}
    
    inst ALU64_32_0 of ALU @[BuildingBlock.scala 230:52]
    ALU64_32_0.clock <= clock
    ALU64_32_0.reset <= reset
    inst ALU64_32_1 of ALU_1 @[BuildingBlock.scala 230:52]
    ALU64_32_1.clock <= clock
    ALU64_32_1.reset <= reset
    inst ALU64_32_2 of ALU_2 @[BuildingBlock.scala 230:52]
    ALU64_32_2.clock <= clock
    ALU64_32_2.reset <= reset
    inst ALU64_32_3 of ALU_3 @[BuildingBlock.scala 230:52]
    ALU64_32_3.clock <= clock
    ALU64_32_3.reset <= reset
    inst ALU64_32_4 of ALU_4 @[BuildingBlock.scala 230:52]
    ALU64_32_4.clock <= clock
    ALU64_32_4.reset <= reset
    inst ALU64_32_5 of ALU_5 @[BuildingBlock.scala 230:52]
    ALU64_32_5.clock <= clock
    ALU64_32_5.reset <= reset
    inst ALU64_32_6 of ALU_6 @[BuildingBlock.scala 230:52]
    ALU64_32_6.clock <= clock
    ALU64_32_6.reset <= reset
    inst ALU64_32_7 of ALU_7 @[BuildingBlock.scala 230:52]
    ALU64_32_7.clock <= clock
    ALU64_32_7.reset <= reset
    inst ALU64_32_8 of ALU_8 @[BuildingBlock.scala 230:52]
    ALU64_32_8.clock <= clock
    ALU64_32_8.reset <= reset
    inst ALU64_32_9 of ALU_9 @[BuildingBlock.scala 230:52]
    ALU64_32_9.clock <= clock
    ALU64_32_9.reset <= reset
    inst ALU64_32_10 of ALU_10 @[BuildingBlock.scala 230:52]
    ALU64_32_10.clock <= clock
    ALU64_32_10.reset <= reset
    inst ALU64_32_11 of ALU_11 @[BuildingBlock.scala 230:52]
    ALU64_32_11.clock <= clock
    ALU64_32_11.reset <= reset
    inst ALU64_32_12 of ALU_12 @[BuildingBlock.scala 230:52]
    ALU64_32_12.clock <= clock
    ALU64_32_12.reset <= reset
    inst ALU64_32_13 of ALU_13 @[BuildingBlock.scala 230:52]
    ALU64_32_13.clock <= clock
    ALU64_32_13.reset <= reset
    inst ALU64_32_14 of ALU_14 @[BuildingBlock.scala 230:52]
    ALU64_32_14.clock <= clock
    ALU64_32_14.reset <= reset
    inst ALU64_32_15 of ALU_15 @[BuildingBlock.scala 230:52]
    ALU64_32_15.clock <= clock
    ALU64_32_15.reset <= reset
    inst ALU64_32_16 of ALU_16 @[BuildingBlock.scala 230:52]
    ALU64_32_16.clock <= clock
    ALU64_32_16.reset <= reset
    inst ALU64_32_17 of ALU_17 @[BuildingBlock.scala 230:52]
    ALU64_32_17.clock <= clock
    ALU64_32_17.reset <= reset
    inst ALU64_32_18 of ALU_18 @[BuildingBlock.scala 230:52]
    ALU64_32_18.clock <= clock
    ALU64_32_18.reset <= reset
    inst ALU64_32_19 of ALU_19 @[BuildingBlock.scala 230:52]
    ALU64_32_19.clock <= clock
    ALU64_32_19.reset <= reset
    inst ALU64_32_20 of ALU_20 @[BuildingBlock.scala 230:52]
    ALU64_32_20.clock <= clock
    ALU64_32_20.reset <= reset
    inst ALU64_32_21 of ALU_21 @[BuildingBlock.scala 230:52]
    ALU64_32_21.clock <= clock
    ALU64_32_21.reset <= reset
    inst ALU64_32_22 of ALU_22 @[BuildingBlock.scala 230:52]
    ALU64_32_22.clock <= clock
    ALU64_32_22.reset <= reset
    inst ALU64_32_23 of ALU_23 @[BuildingBlock.scala 230:52]
    ALU64_32_23.clock <= clock
    ALU64_32_23.reset <= reset
    inst ALU64_32_24 of ALU_24 @[BuildingBlock.scala 230:52]
    ALU64_32_24.clock <= clock
    ALU64_32_24.reset <= reset
    inst ALU64_32_25 of ALU_25 @[BuildingBlock.scala 230:52]
    ALU64_32_25.clock <= clock
    ALU64_32_25.reset <= reset
    inst ALU64_32_26 of ALU_26 @[BuildingBlock.scala 230:52]
    ALU64_32_26.clock <= clock
    ALU64_32_26.reset <= reset
    inst ALU64_32_27 of ALU_27 @[BuildingBlock.scala 230:52]
    ALU64_32_27.clock <= clock
    ALU64_32_27.reset <= reset
    inst ALU64_32_28 of ALU_28 @[BuildingBlock.scala 230:52]
    ALU64_32_28.clock <= clock
    ALU64_32_28.reset <= reset
    inst ALU64_32_29 of ALU_29 @[BuildingBlock.scala 230:52]
    ALU64_32_29.clock <= clock
    ALU64_32_29.reset <= reset
    inst ALU64_32_30 of ALU_30 @[BuildingBlock.scala 230:52]
    ALU64_32_30.clock <= clock
    ALU64_32_30.reset <= reset
    inst ALU64_32_31 of ALU_31 @[BuildingBlock.scala 230:52]
    ALU64_32_31.clock <= clock
    ALU64_32_31.reset <= reset
    reg tag : UInt, clock @[BuildingBlock.scala 232:20]
    tag <= io.tagin @[BuildingBlock.scala 232:20]
    io.tagout <= tag @[BuildingBlock.scala 233:13]
    reg addr : UInt, clock @[BuildingBlock.scala 234:21]
    addr <= io.addrin @[BuildingBlock.scala 234:21]
    io.addrout <= addr @[BuildingBlock.scala 235:14]
    ALU64_32_0.io.in_a <= io.d_in[0].a @[BuildingBlock.scala 240:25]
    ALU64_32_0.io.in_b <= io.d_in[0].b @[BuildingBlock.scala 241:25]
    ALU64_32_0.io.validin_a <= io.d_in[0].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_0.io.validin_b <= io.d_in[0].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_0_io_opcode_T = bits(io.instr, 223, 217) @[BuildingBlock.scala 244:38]
    ALU64_32_0.io.opcode <= _ALU64_32_0_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[0].a <= ALU64_32_0.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[0].b <= ALU64_32_0.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[0].valid_a <= ALU64_32_0.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[0].valid_b <= ALU64_32_0.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_1.io.in_a <= io.d_in[1].a @[BuildingBlock.scala 240:25]
    ALU64_32_1.io.in_b <= io.d_in[1].b @[BuildingBlock.scala 241:25]
    ALU64_32_1.io.validin_a <= io.d_in[1].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_1.io.validin_b <= io.d_in[1].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_1_io_opcode_T = bits(io.instr, 216, 210) @[BuildingBlock.scala 244:38]
    ALU64_32_1.io.opcode <= _ALU64_32_1_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[1].a <= ALU64_32_1.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[1].b <= ALU64_32_1.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[1].valid_a <= ALU64_32_1.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[1].valid_b <= ALU64_32_1.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_2.io.in_a <= io.d_in[2].a @[BuildingBlock.scala 240:25]
    ALU64_32_2.io.in_b <= io.d_in[2].b @[BuildingBlock.scala 241:25]
    ALU64_32_2.io.validin_a <= io.d_in[2].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_2.io.validin_b <= io.d_in[2].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_2_io_opcode_T = bits(io.instr, 209, 203) @[BuildingBlock.scala 244:38]
    ALU64_32_2.io.opcode <= _ALU64_32_2_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[2].a <= ALU64_32_2.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[2].b <= ALU64_32_2.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[2].valid_a <= ALU64_32_2.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[2].valid_b <= ALU64_32_2.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_3.io.in_a <= io.d_in[3].a @[BuildingBlock.scala 240:25]
    ALU64_32_3.io.in_b <= io.d_in[3].b @[BuildingBlock.scala 241:25]
    ALU64_32_3.io.validin_a <= io.d_in[3].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_3.io.validin_b <= io.d_in[3].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_3_io_opcode_T = bits(io.instr, 202, 196) @[BuildingBlock.scala 244:38]
    ALU64_32_3.io.opcode <= _ALU64_32_3_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[3].a <= ALU64_32_3.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[3].b <= ALU64_32_3.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[3].valid_a <= ALU64_32_3.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[3].valid_b <= ALU64_32_3.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_4.io.in_a <= io.d_in[4].a @[BuildingBlock.scala 240:25]
    ALU64_32_4.io.in_b <= io.d_in[4].b @[BuildingBlock.scala 241:25]
    ALU64_32_4.io.validin_a <= io.d_in[4].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_4.io.validin_b <= io.d_in[4].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_4_io_opcode_T = bits(io.instr, 195, 189) @[BuildingBlock.scala 244:38]
    ALU64_32_4.io.opcode <= _ALU64_32_4_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[4].a <= ALU64_32_4.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[4].b <= ALU64_32_4.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[4].valid_a <= ALU64_32_4.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[4].valid_b <= ALU64_32_4.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_5.io.in_a <= io.d_in[5].a @[BuildingBlock.scala 240:25]
    ALU64_32_5.io.in_b <= io.d_in[5].b @[BuildingBlock.scala 241:25]
    ALU64_32_5.io.validin_a <= io.d_in[5].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_5.io.validin_b <= io.d_in[5].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_5_io_opcode_T = bits(io.instr, 188, 182) @[BuildingBlock.scala 244:38]
    ALU64_32_5.io.opcode <= _ALU64_32_5_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[5].a <= ALU64_32_5.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[5].b <= ALU64_32_5.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[5].valid_a <= ALU64_32_5.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[5].valid_b <= ALU64_32_5.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_6.io.in_a <= io.d_in[6].a @[BuildingBlock.scala 240:25]
    ALU64_32_6.io.in_b <= io.d_in[6].b @[BuildingBlock.scala 241:25]
    ALU64_32_6.io.validin_a <= io.d_in[6].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_6.io.validin_b <= io.d_in[6].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_6_io_opcode_T = bits(io.instr, 181, 175) @[BuildingBlock.scala 244:38]
    ALU64_32_6.io.opcode <= _ALU64_32_6_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[6].a <= ALU64_32_6.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[6].b <= ALU64_32_6.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[6].valid_a <= ALU64_32_6.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[6].valid_b <= ALU64_32_6.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_7.io.in_a <= io.d_in[7].a @[BuildingBlock.scala 240:25]
    ALU64_32_7.io.in_b <= io.d_in[7].b @[BuildingBlock.scala 241:25]
    ALU64_32_7.io.validin_a <= io.d_in[7].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_7.io.validin_b <= io.d_in[7].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_7_io_opcode_T = bits(io.instr, 174, 168) @[BuildingBlock.scala 244:38]
    ALU64_32_7.io.opcode <= _ALU64_32_7_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[7].a <= ALU64_32_7.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[7].b <= ALU64_32_7.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[7].valid_a <= ALU64_32_7.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[7].valid_b <= ALU64_32_7.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_8.io.in_a <= io.d_in[8].a @[BuildingBlock.scala 240:25]
    ALU64_32_8.io.in_b <= io.d_in[8].b @[BuildingBlock.scala 241:25]
    ALU64_32_8.io.validin_a <= io.d_in[8].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_8.io.validin_b <= io.d_in[8].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_8_io_opcode_T = bits(io.instr, 167, 161) @[BuildingBlock.scala 244:38]
    ALU64_32_8.io.opcode <= _ALU64_32_8_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[8].a <= ALU64_32_8.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[8].b <= ALU64_32_8.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[8].valid_a <= ALU64_32_8.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[8].valid_b <= ALU64_32_8.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_9.io.in_a <= io.d_in[9].a @[BuildingBlock.scala 240:25]
    ALU64_32_9.io.in_b <= io.d_in[9].b @[BuildingBlock.scala 241:25]
    ALU64_32_9.io.validin_a <= io.d_in[9].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_9.io.validin_b <= io.d_in[9].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_9_io_opcode_T = bits(io.instr, 160, 154) @[BuildingBlock.scala 244:38]
    ALU64_32_9.io.opcode <= _ALU64_32_9_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[9].a <= ALU64_32_9.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[9].b <= ALU64_32_9.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[9].valid_a <= ALU64_32_9.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[9].valid_b <= ALU64_32_9.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_10.io.in_a <= io.d_in[10].a @[BuildingBlock.scala 240:25]
    ALU64_32_10.io.in_b <= io.d_in[10].b @[BuildingBlock.scala 241:25]
    ALU64_32_10.io.validin_a <= io.d_in[10].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_10.io.validin_b <= io.d_in[10].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_10_io_opcode_T = bits(io.instr, 153, 147) @[BuildingBlock.scala 244:38]
    ALU64_32_10.io.opcode <= _ALU64_32_10_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[10].a <= ALU64_32_10.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[10].b <= ALU64_32_10.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[10].valid_a <= ALU64_32_10.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[10].valid_b <= ALU64_32_10.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_11.io.in_a <= io.d_in[11].a @[BuildingBlock.scala 240:25]
    ALU64_32_11.io.in_b <= io.d_in[11].b @[BuildingBlock.scala 241:25]
    ALU64_32_11.io.validin_a <= io.d_in[11].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_11.io.validin_b <= io.d_in[11].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_11_io_opcode_T = bits(io.instr, 146, 140) @[BuildingBlock.scala 244:38]
    ALU64_32_11.io.opcode <= _ALU64_32_11_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[11].a <= ALU64_32_11.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[11].b <= ALU64_32_11.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[11].valid_a <= ALU64_32_11.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[11].valid_b <= ALU64_32_11.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_12.io.in_a <= io.d_in[12].a @[BuildingBlock.scala 240:25]
    ALU64_32_12.io.in_b <= io.d_in[12].b @[BuildingBlock.scala 241:25]
    ALU64_32_12.io.validin_a <= io.d_in[12].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_12.io.validin_b <= io.d_in[12].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_12_io_opcode_T = bits(io.instr, 139, 133) @[BuildingBlock.scala 244:38]
    ALU64_32_12.io.opcode <= _ALU64_32_12_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[12].a <= ALU64_32_12.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[12].b <= ALU64_32_12.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[12].valid_a <= ALU64_32_12.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[12].valid_b <= ALU64_32_12.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_13.io.in_a <= io.d_in[13].a @[BuildingBlock.scala 240:25]
    ALU64_32_13.io.in_b <= io.d_in[13].b @[BuildingBlock.scala 241:25]
    ALU64_32_13.io.validin_a <= io.d_in[13].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_13.io.validin_b <= io.d_in[13].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_13_io_opcode_T = bits(io.instr, 132, 126) @[BuildingBlock.scala 244:38]
    ALU64_32_13.io.opcode <= _ALU64_32_13_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[13].a <= ALU64_32_13.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[13].b <= ALU64_32_13.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[13].valid_a <= ALU64_32_13.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[13].valid_b <= ALU64_32_13.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_14.io.in_a <= io.d_in[14].a @[BuildingBlock.scala 240:25]
    ALU64_32_14.io.in_b <= io.d_in[14].b @[BuildingBlock.scala 241:25]
    ALU64_32_14.io.validin_a <= io.d_in[14].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_14.io.validin_b <= io.d_in[14].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_14_io_opcode_T = bits(io.instr, 125, 119) @[BuildingBlock.scala 244:38]
    ALU64_32_14.io.opcode <= _ALU64_32_14_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[14].a <= ALU64_32_14.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[14].b <= ALU64_32_14.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[14].valid_a <= ALU64_32_14.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[14].valid_b <= ALU64_32_14.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_15.io.in_a <= io.d_in[15].a @[BuildingBlock.scala 240:25]
    ALU64_32_15.io.in_b <= io.d_in[15].b @[BuildingBlock.scala 241:25]
    ALU64_32_15.io.validin_a <= io.d_in[15].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_15.io.validin_b <= io.d_in[15].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_15_io_opcode_T = bits(io.instr, 118, 112) @[BuildingBlock.scala 244:38]
    ALU64_32_15.io.opcode <= _ALU64_32_15_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[15].a <= ALU64_32_15.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[15].b <= ALU64_32_15.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[15].valid_a <= ALU64_32_15.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[15].valid_b <= ALU64_32_15.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_16.io.in_a <= io.d_in[16].a @[BuildingBlock.scala 240:25]
    ALU64_32_16.io.in_b <= io.d_in[16].b @[BuildingBlock.scala 241:25]
    ALU64_32_16.io.validin_a <= io.d_in[16].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_16.io.validin_b <= io.d_in[16].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_16_io_opcode_T = bits(io.instr, 111, 105) @[BuildingBlock.scala 244:38]
    ALU64_32_16.io.opcode <= _ALU64_32_16_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[16].a <= ALU64_32_16.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[16].b <= ALU64_32_16.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[16].valid_a <= ALU64_32_16.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[16].valid_b <= ALU64_32_16.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_17.io.in_a <= io.d_in[17].a @[BuildingBlock.scala 240:25]
    ALU64_32_17.io.in_b <= io.d_in[17].b @[BuildingBlock.scala 241:25]
    ALU64_32_17.io.validin_a <= io.d_in[17].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_17.io.validin_b <= io.d_in[17].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_17_io_opcode_T = bits(io.instr, 104, 98) @[BuildingBlock.scala 244:38]
    ALU64_32_17.io.opcode <= _ALU64_32_17_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[17].a <= ALU64_32_17.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[17].b <= ALU64_32_17.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[17].valid_a <= ALU64_32_17.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[17].valid_b <= ALU64_32_17.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_18.io.in_a <= io.d_in[18].a @[BuildingBlock.scala 240:25]
    ALU64_32_18.io.in_b <= io.d_in[18].b @[BuildingBlock.scala 241:25]
    ALU64_32_18.io.validin_a <= io.d_in[18].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_18.io.validin_b <= io.d_in[18].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_18_io_opcode_T = bits(io.instr, 97, 91) @[BuildingBlock.scala 244:38]
    ALU64_32_18.io.opcode <= _ALU64_32_18_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[18].a <= ALU64_32_18.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[18].b <= ALU64_32_18.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[18].valid_a <= ALU64_32_18.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[18].valid_b <= ALU64_32_18.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_19.io.in_a <= io.d_in[19].a @[BuildingBlock.scala 240:25]
    ALU64_32_19.io.in_b <= io.d_in[19].b @[BuildingBlock.scala 241:25]
    ALU64_32_19.io.validin_a <= io.d_in[19].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_19.io.validin_b <= io.d_in[19].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_19_io_opcode_T = bits(io.instr, 90, 84) @[BuildingBlock.scala 244:38]
    ALU64_32_19.io.opcode <= _ALU64_32_19_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[19].a <= ALU64_32_19.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[19].b <= ALU64_32_19.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[19].valid_a <= ALU64_32_19.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[19].valid_b <= ALU64_32_19.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_20.io.in_a <= io.d_in[20].a @[BuildingBlock.scala 240:25]
    ALU64_32_20.io.in_b <= io.d_in[20].b @[BuildingBlock.scala 241:25]
    ALU64_32_20.io.validin_a <= io.d_in[20].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_20.io.validin_b <= io.d_in[20].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_20_io_opcode_T = bits(io.instr, 83, 77) @[BuildingBlock.scala 244:38]
    ALU64_32_20.io.opcode <= _ALU64_32_20_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[20].a <= ALU64_32_20.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[20].b <= ALU64_32_20.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[20].valid_a <= ALU64_32_20.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[20].valid_b <= ALU64_32_20.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_21.io.in_a <= io.d_in[21].a @[BuildingBlock.scala 240:25]
    ALU64_32_21.io.in_b <= io.d_in[21].b @[BuildingBlock.scala 241:25]
    ALU64_32_21.io.validin_a <= io.d_in[21].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_21.io.validin_b <= io.d_in[21].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_21_io_opcode_T = bits(io.instr, 76, 70) @[BuildingBlock.scala 244:38]
    ALU64_32_21.io.opcode <= _ALU64_32_21_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[21].a <= ALU64_32_21.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[21].b <= ALU64_32_21.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[21].valid_a <= ALU64_32_21.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[21].valid_b <= ALU64_32_21.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_22.io.in_a <= io.d_in[22].a @[BuildingBlock.scala 240:25]
    ALU64_32_22.io.in_b <= io.d_in[22].b @[BuildingBlock.scala 241:25]
    ALU64_32_22.io.validin_a <= io.d_in[22].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_22.io.validin_b <= io.d_in[22].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_22_io_opcode_T = bits(io.instr, 69, 63) @[BuildingBlock.scala 244:38]
    ALU64_32_22.io.opcode <= _ALU64_32_22_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[22].a <= ALU64_32_22.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[22].b <= ALU64_32_22.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[22].valid_a <= ALU64_32_22.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[22].valid_b <= ALU64_32_22.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_23.io.in_a <= io.d_in[23].a @[BuildingBlock.scala 240:25]
    ALU64_32_23.io.in_b <= io.d_in[23].b @[BuildingBlock.scala 241:25]
    ALU64_32_23.io.validin_a <= io.d_in[23].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_23.io.validin_b <= io.d_in[23].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_23_io_opcode_T = bits(io.instr, 62, 56) @[BuildingBlock.scala 244:38]
    ALU64_32_23.io.opcode <= _ALU64_32_23_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[23].a <= ALU64_32_23.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[23].b <= ALU64_32_23.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[23].valid_a <= ALU64_32_23.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[23].valid_b <= ALU64_32_23.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_24.io.in_a <= io.d_in[24].a @[BuildingBlock.scala 240:25]
    ALU64_32_24.io.in_b <= io.d_in[24].b @[BuildingBlock.scala 241:25]
    ALU64_32_24.io.validin_a <= io.d_in[24].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_24.io.validin_b <= io.d_in[24].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_24_io_opcode_T = bits(io.instr, 55, 49) @[BuildingBlock.scala 244:38]
    ALU64_32_24.io.opcode <= _ALU64_32_24_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[24].a <= ALU64_32_24.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[24].b <= ALU64_32_24.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[24].valid_a <= ALU64_32_24.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[24].valid_b <= ALU64_32_24.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_25.io.in_a <= io.d_in[25].a @[BuildingBlock.scala 240:25]
    ALU64_32_25.io.in_b <= io.d_in[25].b @[BuildingBlock.scala 241:25]
    ALU64_32_25.io.validin_a <= io.d_in[25].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_25.io.validin_b <= io.d_in[25].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_25_io_opcode_T = bits(io.instr, 48, 42) @[BuildingBlock.scala 244:38]
    ALU64_32_25.io.opcode <= _ALU64_32_25_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[25].a <= ALU64_32_25.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[25].b <= ALU64_32_25.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[25].valid_a <= ALU64_32_25.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[25].valid_b <= ALU64_32_25.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_26.io.in_a <= io.d_in[26].a @[BuildingBlock.scala 240:25]
    ALU64_32_26.io.in_b <= io.d_in[26].b @[BuildingBlock.scala 241:25]
    ALU64_32_26.io.validin_a <= io.d_in[26].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_26.io.validin_b <= io.d_in[26].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_26_io_opcode_T = bits(io.instr, 41, 35) @[BuildingBlock.scala 244:38]
    ALU64_32_26.io.opcode <= _ALU64_32_26_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[26].a <= ALU64_32_26.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[26].b <= ALU64_32_26.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[26].valid_a <= ALU64_32_26.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[26].valid_b <= ALU64_32_26.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_27.io.in_a <= io.d_in[27].a @[BuildingBlock.scala 240:25]
    ALU64_32_27.io.in_b <= io.d_in[27].b @[BuildingBlock.scala 241:25]
    ALU64_32_27.io.validin_a <= io.d_in[27].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_27.io.validin_b <= io.d_in[27].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_27_io_opcode_T = bits(io.instr, 34, 28) @[BuildingBlock.scala 244:38]
    ALU64_32_27.io.opcode <= _ALU64_32_27_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[27].a <= ALU64_32_27.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[27].b <= ALU64_32_27.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[27].valid_a <= ALU64_32_27.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[27].valid_b <= ALU64_32_27.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_28.io.in_a <= io.d_in[28].a @[BuildingBlock.scala 240:25]
    ALU64_32_28.io.in_b <= io.d_in[28].b @[BuildingBlock.scala 241:25]
    ALU64_32_28.io.validin_a <= io.d_in[28].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_28.io.validin_b <= io.d_in[28].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_28_io_opcode_T = bits(io.instr, 27, 21) @[BuildingBlock.scala 244:38]
    ALU64_32_28.io.opcode <= _ALU64_32_28_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[28].a <= ALU64_32_28.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[28].b <= ALU64_32_28.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[28].valid_a <= ALU64_32_28.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[28].valid_b <= ALU64_32_28.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_29.io.in_a <= io.d_in[29].a @[BuildingBlock.scala 240:25]
    ALU64_32_29.io.in_b <= io.d_in[29].b @[BuildingBlock.scala 241:25]
    ALU64_32_29.io.validin_a <= io.d_in[29].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_29.io.validin_b <= io.d_in[29].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_29_io_opcode_T = bits(io.instr, 20, 14) @[BuildingBlock.scala 244:38]
    ALU64_32_29.io.opcode <= _ALU64_32_29_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[29].a <= ALU64_32_29.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[29].b <= ALU64_32_29.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[29].valid_a <= ALU64_32_29.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[29].valid_b <= ALU64_32_29.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_30.io.in_a <= io.d_in[30].a @[BuildingBlock.scala 240:25]
    ALU64_32_30.io.in_b <= io.d_in[30].b @[BuildingBlock.scala 241:25]
    ALU64_32_30.io.validin_a <= io.d_in[30].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_30.io.validin_b <= io.d_in[30].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_30_io_opcode_T = bits(io.instr, 13, 7) @[BuildingBlock.scala 244:38]
    ALU64_32_30.io.opcode <= _ALU64_32_30_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[30].a <= ALU64_32_30.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[30].b <= ALU64_32_30.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[30].valid_a <= ALU64_32_30.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[30].valid_b <= ALU64_32_30.io.validout_b @[BuildingBlock.scala 250:25]
    ALU64_32_31.io.in_a <= io.d_in[31].a @[BuildingBlock.scala 240:25]
    ALU64_32_31.io.in_b <= io.d_in[31].b @[BuildingBlock.scala 241:25]
    ALU64_32_31.io.validin_a <= io.d_in[31].valid_a @[BuildingBlock.scala 242:30]
    ALU64_32_31.io.validin_b <= io.d_in[31].valid_b @[BuildingBlock.scala 243:30]
    node _ALU64_32_31_io_opcode_T = bits(io.instr, 6, 0) @[BuildingBlock.scala 244:38]
    ALU64_32_31.io.opcode <= _ALU64_32_31_io_opcode_T @[BuildingBlock.scala 244:27]
    io.d_out[31].a <= ALU64_32_31.io.out_a @[BuildingBlock.scala 247:19]
    io.d_out[31].b <= ALU64_32_31.io.out_b @[BuildingBlock.scala 248:19]
    io.d_out[31].valid_a <= ALU64_32_31.io.validout_a @[BuildingBlock.scala 249:25]
    io.d_out[31].valid_b <= ALU64_32_31.io.validout_b @[BuildingBlock.scala 250:25]
    
  module CrossBarCell : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_6 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_7 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_8 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_9 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_10 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_11 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_12 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_13 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_14 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_15 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_2 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_3 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_4 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_5 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_6 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_7 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_8 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_9 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_10 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_11 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_12 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_13 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_14 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_15 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_16 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_17 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_18 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_19 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_20 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_21 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_22 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_23 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_24 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_25 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_26 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_27 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_28 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_29 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_30 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_31 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_16 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_17 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_18 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_19 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_20 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_21 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_22 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_23 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_24 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_25 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_26 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_27 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_28 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_29 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_30 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_31 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_1 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_32 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_33 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_34 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_35 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_36 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_37 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_38 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_39 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_40 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_41 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_42 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_43 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_44 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_45 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_46 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_47 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_32 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_33 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_34 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_35 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_36 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_37 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_38 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_39 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_40 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_41 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_42 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_43 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_44 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_45 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_46 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_47 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_2 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_48 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_49 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_50 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_51 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_52 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_53 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_54 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_55 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_56 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_57 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_58 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_59 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_60 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_61 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_62 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_63 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_48 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_49 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_50 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_51 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_52 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_53 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_54 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_55 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_56 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_57 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_58 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_59 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_60 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_61 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_62 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_63 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_3 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_64 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_65 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_66 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_67 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_68 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_69 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_70 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_71 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_72 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_73 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_74 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_75 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_76 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_77 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_78 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_79 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_64 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_65 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_66 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_67 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_68 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_69 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_70 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_71 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_72 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_73 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_74 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_75 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_76 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_77 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_78 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_79 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_4 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_80 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_81 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_82 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_83 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_84 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_85 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_86 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_87 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_88 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_89 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_90 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_91 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_92 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_93 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_94 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_95 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_80 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_81 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_82 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_83 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_84 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_85 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_86 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_87 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_88 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_89 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_90 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_91 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_92 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_93 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_94 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_95 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_5 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_96 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_97 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_98 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_99 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_100 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_101 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_102 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_103 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_104 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_105 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_106 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_107 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_108 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_109 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_110 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_111 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_6 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_96 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_97 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_98 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_99 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_100 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_101 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_102 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_103 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_104 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_105 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_106 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_107 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_108 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_109 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_110 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_111 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_6 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_6 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_112 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_113 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_114 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_115 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_116 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_117 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_118 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_119 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_120 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_121 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_122 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_123 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_124 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_125 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_126 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_127 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_7 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_112 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_113 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_114 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_115 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_116 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_117 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_118 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_119 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_120 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_121 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_122 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_123 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_124 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_125 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_126 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_127 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_7 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_7 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_128 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_129 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_130 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_131 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_132 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_133 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_134 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_135 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_136 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_137 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_138 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_139 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_140 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_141 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_142 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_143 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_8 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_128 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_129 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_130 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_131 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_132 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_133 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_134 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_135 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_136 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_137 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_138 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_139 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_140 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_141 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_142 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_143 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_8 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_8 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_144 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_145 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_146 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_147 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_148 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_149 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_150 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_151 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_152 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_153 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_154 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_155 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_156 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_157 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_158 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_159 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_9 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_144 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_145 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_146 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_147 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_148 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_149 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_150 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_151 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_152 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_153 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_154 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_155 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_156 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_157 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_158 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_159 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_9 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_9 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_160 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_161 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_162 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_163 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_164 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_165 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_166 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_167 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_168 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_169 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_170 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_171 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_172 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_173 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_174 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_175 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_10 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_160 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_161 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_162 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_163 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_164 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_165 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_166 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_167 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_168 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_169 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_170 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_171 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_172 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_173 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_174 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_175 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_10 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_10 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_176 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_177 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_178 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_179 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_180 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_181 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_182 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_183 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_184 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_185 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_186 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_187 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_188 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_189 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_190 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_191 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_11 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_176 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_177 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_178 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_179 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_180 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_181 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_182 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_183 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_184 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_185 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_186 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_187 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_188 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_189 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_190 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_191 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_11 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_11 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_192 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_193 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_194 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_195 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_196 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_197 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_198 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_199 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_200 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_201 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_202 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_203 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_204 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_205 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_206 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_207 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_12 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_192 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_193 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_194 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_195 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_196 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_197 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_198 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_199 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_200 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_201 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_202 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_203 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_204 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_205 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_206 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_207 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_12 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_12 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_208 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_209 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_210 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_211 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_212 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_213 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_214 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_215 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_216 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_217 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_218 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_219 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_220 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_221 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_222 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_223 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_13 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_208 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_209 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_210 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_211 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_212 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_213 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_214 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_215 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_216 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_217 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_218 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_219 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_220 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_221 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_222 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_223 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_13 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_13 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_224 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_225 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_226 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_227 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_228 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_229 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_230 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_231 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_232 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_233 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_234 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_235 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_236 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_237 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_238 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_239 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_14 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_224 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_225 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_226 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_227 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_228 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_229 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_230 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_231 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_232 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_233 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_234 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_235 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_236 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_237 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_238 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_239 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_14 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_14 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_240 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_241 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_242 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_243 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_244 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_245 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_246 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_247 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_248 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_249 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_250 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_251 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_252 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_253 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_254 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_255 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_15 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_240 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_241 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_242 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_243 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_244 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_245 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_246 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_247 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_248 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_249 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_250 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_251 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_252 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_253 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_254 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_255 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_15 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_15 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CLOSingress1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in64 : UInt<4>[64], flip validin64 : UInt<1>[64], flip tagin : UInt<2>, flip addrin : UInt<8>, out64 : UInt<4>[64], validout64 : UInt<1>[64], tagout : UInt<2>, addrout : UInt<8>, flip ctrl : UInt<128>}
    
    inst ingress1_0 of CLOScell4 @[BuildingBlock.scala 39:52]
    ingress1_0.clock <= clock
    ingress1_0.reset <= reset
    inst ingress1_1 of CLOScell4_1 @[BuildingBlock.scala 39:52]
    ingress1_1.clock <= clock
    ingress1_1.reset <= reset
    inst ingress1_2 of CLOScell4_2 @[BuildingBlock.scala 39:52]
    ingress1_2.clock <= clock
    ingress1_2.reset <= reset
    inst ingress1_3 of CLOScell4_3 @[BuildingBlock.scala 39:52]
    ingress1_3.clock <= clock
    ingress1_3.reset <= reset
    inst ingress1_4 of CLOScell4_4 @[BuildingBlock.scala 39:52]
    ingress1_4.clock <= clock
    ingress1_4.reset <= reset
    inst ingress1_5 of CLOScell4_5 @[BuildingBlock.scala 39:52]
    ingress1_5.clock <= clock
    ingress1_5.reset <= reset
    inst ingress1_6 of CLOScell4_6 @[BuildingBlock.scala 39:52]
    ingress1_6.clock <= clock
    ingress1_6.reset <= reset
    inst ingress1_7 of CLOScell4_7 @[BuildingBlock.scala 39:52]
    ingress1_7.clock <= clock
    ingress1_7.reset <= reset
    inst ingress1_8 of CLOScell4_8 @[BuildingBlock.scala 39:52]
    ingress1_8.clock <= clock
    ingress1_8.reset <= reset
    inst ingress1_9 of CLOScell4_9 @[BuildingBlock.scala 39:52]
    ingress1_9.clock <= clock
    ingress1_9.reset <= reset
    inst ingress1_10 of CLOScell4_10 @[BuildingBlock.scala 39:52]
    ingress1_10.clock <= clock
    ingress1_10.reset <= reset
    inst ingress1_11 of CLOScell4_11 @[BuildingBlock.scala 39:52]
    ingress1_11.clock <= clock
    ingress1_11.reset <= reset
    inst ingress1_12 of CLOScell4_12 @[BuildingBlock.scala 39:52]
    ingress1_12.clock <= clock
    ingress1_12.reset <= reset
    inst ingress1_13 of CLOScell4_13 @[BuildingBlock.scala 39:52]
    ingress1_13.clock <= clock
    ingress1_13.reset <= reset
    inst ingress1_14 of CLOScell4_14 @[BuildingBlock.scala 39:52]
    ingress1_14.clock <= clock
    ingress1_14.reset <= reset
    inst ingress1_15 of CLOScell4_15 @[BuildingBlock.scala 39:52]
    ingress1_15.clock <= clock
    ingress1_15.reset <= reset
    reg tag : UInt, clock @[BuildingBlock.scala 40:20]
    tag <= io.tagin @[BuildingBlock.scala 40:20]
    io.tagout <= tag @[BuildingBlock.scala 41:13]
    reg addr : UInt, clock @[BuildingBlock.scala 42:21]
    addr <= io.addrin @[BuildingBlock.scala 42:21]
    io.addrout <= addr @[BuildingBlock.scala 43:14]
    reg ctrl_reg : UInt<128>, clock with : (reset => (reset, UInt<128>("h00"))) @[BuildingBlock.scala 44:25]
    ctrl_reg <= io.ctrl @[BuildingBlock.scala 45:12]
    node _ingress1_0_io_in4_0_T = cat(io.validin64[0], io.in64[0]) @[Cat.scala 30:58]
    ingress1_0.io.in4[0] <= _ingress1_0_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_0_T = bits(ingress1_0.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[0] <= _io_out64_0_T @[BuildingBlock.scala 53:24]
    node _io_validout64_0_T = bits(ingress1_0.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[0] <= _io_validout64_0_T @[BuildingBlock.scala 54:29]
    node _ingress1_0_io_in4_1_T = cat(io.validin64[1], io.in64[1]) @[Cat.scala 30:58]
    ingress1_0.io.in4[1] <= _ingress1_0_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_16_T = bits(ingress1_0.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[16] <= _io_out64_16_T @[BuildingBlock.scala 53:24]
    node _io_validout64_16_T = bits(ingress1_0.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[16] <= _io_validout64_16_T @[BuildingBlock.scala 54:29]
    node _ingress1_0_io_in4_2_T = cat(io.validin64[2], io.in64[2]) @[Cat.scala 30:58]
    ingress1_0.io.in4[2] <= _ingress1_0_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_32_T = bits(ingress1_0.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[32] <= _io_out64_32_T @[BuildingBlock.scala 53:24]
    node _io_validout64_32_T = bits(ingress1_0.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[32] <= _io_validout64_32_T @[BuildingBlock.scala 54:29]
    node _ingress1_0_io_in4_3_T = cat(io.validin64[3], io.in64[3]) @[Cat.scala 30:58]
    ingress1_0.io.in4[3] <= _ingress1_0_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_48_T = bits(ingress1_0.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[48] <= _io_out64_48_T @[BuildingBlock.scala 53:24]
    node _io_validout64_48_T = bits(ingress1_0.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[48] <= _io_validout64_48_T @[BuildingBlock.scala 54:29]
    node _ingress1_1_io_in4_0_T = cat(io.validin64[4], io.in64[4]) @[Cat.scala 30:58]
    ingress1_1.io.in4[0] <= _ingress1_1_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_1_T = bits(ingress1_1.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[1] <= _io_out64_1_T @[BuildingBlock.scala 53:24]
    node _io_validout64_1_T = bits(ingress1_1.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[1] <= _io_validout64_1_T @[BuildingBlock.scala 54:29]
    node _ingress1_1_io_in4_1_T = cat(io.validin64[5], io.in64[5]) @[Cat.scala 30:58]
    ingress1_1.io.in4[1] <= _ingress1_1_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_17_T = bits(ingress1_1.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[17] <= _io_out64_17_T @[BuildingBlock.scala 53:24]
    node _io_validout64_17_T = bits(ingress1_1.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[17] <= _io_validout64_17_T @[BuildingBlock.scala 54:29]
    node _ingress1_1_io_in4_2_T = cat(io.validin64[6], io.in64[6]) @[Cat.scala 30:58]
    ingress1_1.io.in4[2] <= _ingress1_1_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_33_T = bits(ingress1_1.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[33] <= _io_out64_33_T @[BuildingBlock.scala 53:24]
    node _io_validout64_33_T = bits(ingress1_1.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[33] <= _io_validout64_33_T @[BuildingBlock.scala 54:29]
    node _ingress1_1_io_in4_3_T = cat(io.validin64[7], io.in64[7]) @[Cat.scala 30:58]
    ingress1_1.io.in4[3] <= _ingress1_1_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_49_T = bits(ingress1_1.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[49] <= _io_out64_49_T @[BuildingBlock.scala 53:24]
    node _io_validout64_49_T = bits(ingress1_1.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[49] <= _io_validout64_49_T @[BuildingBlock.scala 54:29]
    node _ingress1_2_io_in4_0_T = cat(io.validin64[8], io.in64[8]) @[Cat.scala 30:58]
    ingress1_2.io.in4[0] <= _ingress1_2_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_2_T = bits(ingress1_2.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[2] <= _io_out64_2_T @[BuildingBlock.scala 53:24]
    node _io_validout64_2_T = bits(ingress1_2.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[2] <= _io_validout64_2_T @[BuildingBlock.scala 54:29]
    node _ingress1_2_io_in4_1_T = cat(io.validin64[9], io.in64[9]) @[Cat.scala 30:58]
    ingress1_2.io.in4[1] <= _ingress1_2_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_18_T = bits(ingress1_2.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[18] <= _io_out64_18_T @[BuildingBlock.scala 53:24]
    node _io_validout64_18_T = bits(ingress1_2.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[18] <= _io_validout64_18_T @[BuildingBlock.scala 54:29]
    node _ingress1_2_io_in4_2_T = cat(io.validin64[10], io.in64[10]) @[Cat.scala 30:58]
    ingress1_2.io.in4[2] <= _ingress1_2_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_34_T = bits(ingress1_2.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[34] <= _io_out64_34_T @[BuildingBlock.scala 53:24]
    node _io_validout64_34_T = bits(ingress1_2.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[34] <= _io_validout64_34_T @[BuildingBlock.scala 54:29]
    node _ingress1_2_io_in4_3_T = cat(io.validin64[11], io.in64[11]) @[Cat.scala 30:58]
    ingress1_2.io.in4[3] <= _ingress1_2_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_50_T = bits(ingress1_2.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[50] <= _io_out64_50_T @[BuildingBlock.scala 53:24]
    node _io_validout64_50_T = bits(ingress1_2.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[50] <= _io_validout64_50_T @[BuildingBlock.scala 54:29]
    node _ingress1_3_io_in4_0_T = cat(io.validin64[12], io.in64[12]) @[Cat.scala 30:58]
    ingress1_3.io.in4[0] <= _ingress1_3_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_3_T = bits(ingress1_3.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[3] <= _io_out64_3_T @[BuildingBlock.scala 53:24]
    node _io_validout64_3_T = bits(ingress1_3.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[3] <= _io_validout64_3_T @[BuildingBlock.scala 54:29]
    node _ingress1_3_io_in4_1_T = cat(io.validin64[13], io.in64[13]) @[Cat.scala 30:58]
    ingress1_3.io.in4[1] <= _ingress1_3_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_19_T = bits(ingress1_3.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[19] <= _io_out64_19_T @[BuildingBlock.scala 53:24]
    node _io_validout64_19_T = bits(ingress1_3.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[19] <= _io_validout64_19_T @[BuildingBlock.scala 54:29]
    node _ingress1_3_io_in4_2_T = cat(io.validin64[14], io.in64[14]) @[Cat.scala 30:58]
    ingress1_3.io.in4[2] <= _ingress1_3_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_35_T = bits(ingress1_3.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[35] <= _io_out64_35_T @[BuildingBlock.scala 53:24]
    node _io_validout64_35_T = bits(ingress1_3.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[35] <= _io_validout64_35_T @[BuildingBlock.scala 54:29]
    node _ingress1_3_io_in4_3_T = cat(io.validin64[15], io.in64[15]) @[Cat.scala 30:58]
    ingress1_3.io.in4[3] <= _ingress1_3_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_51_T = bits(ingress1_3.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[51] <= _io_out64_51_T @[BuildingBlock.scala 53:24]
    node _io_validout64_51_T = bits(ingress1_3.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[51] <= _io_validout64_51_T @[BuildingBlock.scala 54:29]
    node _ingress1_4_io_in4_0_T = cat(io.validin64[16], io.in64[16]) @[Cat.scala 30:58]
    ingress1_4.io.in4[0] <= _ingress1_4_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_4_T = bits(ingress1_4.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[4] <= _io_out64_4_T @[BuildingBlock.scala 53:24]
    node _io_validout64_4_T = bits(ingress1_4.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[4] <= _io_validout64_4_T @[BuildingBlock.scala 54:29]
    node _ingress1_4_io_in4_1_T = cat(io.validin64[17], io.in64[17]) @[Cat.scala 30:58]
    ingress1_4.io.in4[1] <= _ingress1_4_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_20_T = bits(ingress1_4.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[20] <= _io_out64_20_T @[BuildingBlock.scala 53:24]
    node _io_validout64_20_T = bits(ingress1_4.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[20] <= _io_validout64_20_T @[BuildingBlock.scala 54:29]
    node _ingress1_4_io_in4_2_T = cat(io.validin64[18], io.in64[18]) @[Cat.scala 30:58]
    ingress1_4.io.in4[2] <= _ingress1_4_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_36_T = bits(ingress1_4.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[36] <= _io_out64_36_T @[BuildingBlock.scala 53:24]
    node _io_validout64_36_T = bits(ingress1_4.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[36] <= _io_validout64_36_T @[BuildingBlock.scala 54:29]
    node _ingress1_4_io_in4_3_T = cat(io.validin64[19], io.in64[19]) @[Cat.scala 30:58]
    ingress1_4.io.in4[3] <= _ingress1_4_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_52_T = bits(ingress1_4.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[52] <= _io_out64_52_T @[BuildingBlock.scala 53:24]
    node _io_validout64_52_T = bits(ingress1_4.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[52] <= _io_validout64_52_T @[BuildingBlock.scala 54:29]
    node _ingress1_5_io_in4_0_T = cat(io.validin64[20], io.in64[20]) @[Cat.scala 30:58]
    ingress1_5.io.in4[0] <= _ingress1_5_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_5_T = bits(ingress1_5.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[5] <= _io_out64_5_T @[BuildingBlock.scala 53:24]
    node _io_validout64_5_T = bits(ingress1_5.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[5] <= _io_validout64_5_T @[BuildingBlock.scala 54:29]
    node _ingress1_5_io_in4_1_T = cat(io.validin64[21], io.in64[21]) @[Cat.scala 30:58]
    ingress1_5.io.in4[1] <= _ingress1_5_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_21_T = bits(ingress1_5.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[21] <= _io_out64_21_T @[BuildingBlock.scala 53:24]
    node _io_validout64_21_T = bits(ingress1_5.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[21] <= _io_validout64_21_T @[BuildingBlock.scala 54:29]
    node _ingress1_5_io_in4_2_T = cat(io.validin64[22], io.in64[22]) @[Cat.scala 30:58]
    ingress1_5.io.in4[2] <= _ingress1_5_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_37_T = bits(ingress1_5.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[37] <= _io_out64_37_T @[BuildingBlock.scala 53:24]
    node _io_validout64_37_T = bits(ingress1_5.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[37] <= _io_validout64_37_T @[BuildingBlock.scala 54:29]
    node _ingress1_5_io_in4_3_T = cat(io.validin64[23], io.in64[23]) @[Cat.scala 30:58]
    ingress1_5.io.in4[3] <= _ingress1_5_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_53_T = bits(ingress1_5.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[53] <= _io_out64_53_T @[BuildingBlock.scala 53:24]
    node _io_validout64_53_T = bits(ingress1_5.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[53] <= _io_validout64_53_T @[BuildingBlock.scala 54:29]
    node _ingress1_6_io_in4_0_T = cat(io.validin64[24], io.in64[24]) @[Cat.scala 30:58]
    ingress1_6.io.in4[0] <= _ingress1_6_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_6_T = bits(ingress1_6.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[6] <= _io_out64_6_T @[BuildingBlock.scala 53:24]
    node _io_validout64_6_T = bits(ingress1_6.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[6] <= _io_validout64_6_T @[BuildingBlock.scala 54:29]
    node _ingress1_6_io_in4_1_T = cat(io.validin64[25], io.in64[25]) @[Cat.scala 30:58]
    ingress1_6.io.in4[1] <= _ingress1_6_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_22_T = bits(ingress1_6.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[22] <= _io_out64_22_T @[BuildingBlock.scala 53:24]
    node _io_validout64_22_T = bits(ingress1_6.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[22] <= _io_validout64_22_T @[BuildingBlock.scala 54:29]
    node _ingress1_6_io_in4_2_T = cat(io.validin64[26], io.in64[26]) @[Cat.scala 30:58]
    ingress1_6.io.in4[2] <= _ingress1_6_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_38_T = bits(ingress1_6.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[38] <= _io_out64_38_T @[BuildingBlock.scala 53:24]
    node _io_validout64_38_T = bits(ingress1_6.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[38] <= _io_validout64_38_T @[BuildingBlock.scala 54:29]
    node _ingress1_6_io_in4_3_T = cat(io.validin64[27], io.in64[27]) @[Cat.scala 30:58]
    ingress1_6.io.in4[3] <= _ingress1_6_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_54_T = bits(ingress1_6.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[54] <= _io_out64_54_T @[BuildingBlock.scala 53:24]
    node _io_validout64_54_T = bits(ingress1_6.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[54] <= _io_validout64_54_T @[BuildingBlock.scala 54:29]
    node _ingress1_7_io_in4_0_T = cat(io.validin64[28], io.in64[28]) @[Cat.scala 30:58]
    ingress1_7.io.in4[0] <= _ingress1_7_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_7_T = bits(ingress1_7.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[7] <= _io_out64_7_T @[BuildingBlock.scala 53:24]
    node _io_validout64_7_T = bits(ingress1_7.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[7] <= _io_validout64_7_T @[BuildingBlock.scala 54:29]
    node _ingress1_7_io_in4_1_T = cat(io.validin64[29], io.in64[29]) @[Cat.scala 30:58]
    ingress1_7.io.in4[1] <= _ingress1_7_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_23_T = bits(ingress1_7.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[23] <= _io_out64_23_T @[BuildingBlock.scala 53:24]
    node _io_validout64_23_T = bits(ingress1_7.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[23] <= _io_validout64_23_T @[BuildingBlock.scala 54:29]
    node _ingress1_7_io_in4_2_T = cat(io.validin64[30], io.in64[30]) @[Cat.scala 30:58]
    ingress1_7.io.in4[2] <= _ingress1_7_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_39_T = bits(ingress1_7.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[39] <= _io_out64_39_T @[BuildingBlock.scala 53:24]
    node _io_validout64_39_T = bits(ingress1_7.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[39] <= _io_validout64_39_T @[BuildingBlock.scala 54:29]
    node _ingress1_7_io_in4_3_T = cat(io.validin64[31], io.in64[31]) @[Cat.scala 30:58]
    ingress1_7.io.in4[3] <= _ingress1_7_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_55_T = bits(ingress1_7.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[55] <= _io_out64_55_T @[BuildingBlock.scala 53:24]
    node _io_validout64_55_T = bits(ingress1_7.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[55] <= _io_validout64_55_T @[BuildingBlock.scala 54:29]
    node _ingress1_8_io_in4_0_T = cat(io.validin64[32], io.in64[32]) @[Cat.scala 30:58]
    ingress1_8.io.in4[0] <= _ingress1_8_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_8_T = bits(ingress1_8.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[8] <= _io_out64_8_T @[BuildingBlock.scala 53:24]
    node _io_validout64_8_T = bits(ingress1_8.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[8] <= _io_validout64_8_T @[BuildingBlock.scala 54:29]
    node _ingress1_8_io_in4_1_T = cat(io.validin64[33], io.in64[33]) @[Cat.scala 30:58]
    ingress1_8.io.in4[1] <= _ingress1_8_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_24_T = bits(ingress1_8.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[24] <= _io_out64_24_T @[BuildingBlock.scala 53:24]
    node _io_validout64_24_T = bits(ingress1_8.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[24] <= _io_validout64_24_T @[BuildingBlock.scala 54:29]
    node _ingress1_8_io_in4_2_T = cat(io.validin64[34], io.in64[34]) @[Cat.scala 30:58]
    ingress1_8.io.in4[2] <= _ingress1_8_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_40_T = bits(ingress1_8.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[40] <= _io_out64_40_T @[BuildingBlock.scala 53:24]
    node _io_validout64_40_T = bits(ingress1_8.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[40] <= _io_validout64_40_T @[BuildingBlock.scala 54:29]
    node _ingress1_8_io_in4_3_T = cat(io.validin64[35], io.in64[35]) @[Cat.scala 30:58]
    ingress1_8.io.in4[3] <= _ingress1_8_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_56_T = bits(ingress1_8.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[56] <= _io_out64_56_T @[BuildingBlock.scala 53:24]
    node _io_validout64_56_T = bits(ingress1_8.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[56] <= _io_validout64_56_T @[BuildingBlock.scala 54:29]
    node _ingress1_9_io_in4_0_T = cat(io.validin64[36], io.in64[36]) @[Cat.scala 30:58]
    ingress1_9.io.in4[0] <= _ingress1_9_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_9_T = bits(ingress1_9.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[9] <= _io_out64_9_T @[BuildingBlock.scala 53:24]
    node _io_validout64_9_T = bits(ingress1_9.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[9] <= _io_validout64_9_T @[BuildingBlock.scala 54:29]
    node _ingress1_9_io_in4_1_T = cat(io.validin64[37], io.in64[37]) @[Cat.scala 30:58]
    ingress1_9.io.in4[1] <= _ingress1_9_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_25_T = bits(ingress1_9.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[25] <= _io_out64_25_T @[BuildingBlock.scala 53:24]
    node _io_validout64_25_T = bits(ingress1_9.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[25] <= _io_validout64_25_T @[BuildingBlock.scala 54:29]
    node _ingress1_9_io_in4_2_T = cat(io.validin64[38], io.in64[38]) @[Cat.scala 30:58]
    ingress1_9.io.in4[2] <= _ingress1_9_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_41_T = bits(ingress1_9.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[41] <= _io_out64_41_T @[BuildingBlock.scala 53:24]
    node _io_validout64_41_T = bits(ingress1_9.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[41] <= _io_validout64_41_T @[BuildingBlock.scala 54:29]
    node _ingress1_9_io_in4_3_T = cat(io.validin64[39], io.in64[39]) @[Cat.scala 30:58]
    ingress1_9.io.in4[3] <= _ingress1_9_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_57_T = bits(ingress1_9.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[57] <= _io_out64_57_T @[BuildingBlock.scala 53:24]
    node _io_validout64_57_T = bits(ingress1_9.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[57] <= _io_validout64_57_T @[BuildingBlock.scala 54:29]
    node _ingress1_10_io_in4_0_T = cat(io.validin64[40], io.in64[40]) @[Cat.scala 30:58]
    ingress1_10.io.in4[0] <= _ingress1_10_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_10_T = bits(ingress1_10.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[10] <= _io_out64_10_T @[BuildingBlock.scala 53:24]
    node _io_validout64_10_T = bits(ingress1_10.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[10] <= _io_validout64_10_T @[BuildingBlock.scala 54:29]
    node _ingress1_10_io_in4_1_T = cat(io.validin64[41], io.in64[41]) @[Cat.scala 30:58]
    ingress1_10.io.in4[1] <= _ingress1_10_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_26_T = bits(ingress1_10.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[26] <= _io_out64_26_T @[BuildingBlock.scala 53:24]
    node _io_validout64_26_T = bits(ingress1_10.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[26] <= _io_validout64_26_T @[BuildingBlock.scala 54:29]
    node _ingress1_10_io_in4_2_T = cat(io.validin64[42], io.in64[42]) @[Cat.scala 30:58]
    ingress1_10.io.in4[2] <= _ingress1_10_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_42_T = bits(ingress1_10.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[42] <= _io_out64_42_T @[BuildingBlock.scala 53:24]
    node _io_validout64_42_T = bits(ingress1_10.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[42] <= _io_validout64_42_T @[BuildingBlock.scala 54:29]
    node _ingress1_10_io_in4_3_T = cat(io.validin64[43], io.in64[43]) @[Cat.scala 30:58]
    ingress1_10.io.in4[3] <= _ingress1_10_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_58_T = bits(ingress1_10.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[58] <= _io_out64_58_T @[BuildingBlock.scala 53:24]
    node _io_validout64_58_T = bits(ingress1_10.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[58] <= _io_validout64_58_T @[BuildingBlock.scala 54:29]
    node _ingress1_11_io_in4_0_T = cat(io.validin64[44], io.in64[44]) @[Cat.scala 30:58]
    ingress1_11.io.in4[0] <= _ingress1_11_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_11_T = bits(ingress1_11.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[11] <= _io_out64_11_T @[BuildingBlock.scala 53:24]
    node _io_validout64_11_T = bits(ingress1_11.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[11] <= _io_validout64_11_T @[BuildingBlock.scala 54:29]
    node _ingress1_11_io_in4_1_T = cat(io.validin64[45], io.in64[45]) @[Cat.scala 30:58]
    ingress1_11.io.in4[1] <= _ingress1_11_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_27_T = bits(ingress1_11.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[27] <= _io_out64_27_T @[BuildingBlock.scala 53:24]
    node _io_validout64_27_T = bits(ingress1_11.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[27] <= _io_validout64_27_T @[BuildingBlock.scala 54:29]
    node _ingress1_11_io_in4_2_T = cat(io.validin64[46], io.in64[46]) @[Cat.scala 30:58]
    ingress1_11.io.in4[2] <= _ingress1_11_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_43_T = bits(ingress1_11.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[43] <= _io_out64_43_T @[BuildingBlock.scala 53:24]
    node _io_validout64_43_T = bits(ingress1_11.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[43] <= _io_validout64_43_T @[BuildingBlock.scala 54:29]
    node _ingress1_11_io_in4_3_T = cat(io.validin64[47], io.in64[47]) @[Cat.scala 30:58]
    ingress1_11.io.in4[3] <= _ingress1_11_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_59_T = bits(ingress1_11.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[59] <= _io_out64_59_T @[BuildingBlock.scala 53:24]
    node _io_validout64_59_T = bits(ingress1_11.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[59] <= _io_validout64_59_T @[BuildingBlock.scala 54:29]
    node _ingress1_12_io_in4_0_T = cat(io.validin64[48], io.in64[48]) @[Cat.scala 30:58]
    ingress1_12.io.in4[0] <= _ingress1_12_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_12_T = bits(ingress1_12.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[12] <= _io_out64_12_T @[BuildingBlock.scala 53:24]
    node _io_validout64_12_T = bits(ingress1_12.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[12] <= _io_validout64_12_T @[BuildingBlock.scala 54:29]
    node _ingress1_12_io_in4_1_T = cat(io.validin64[49], io.in64[49]) @[Cat.scala 30:58]
    ingress1_12.io.in4[1] <= _ingress1_12_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_28_T = bits(ingress1_12.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[28] <= _io_out64_28_T @[BuildingBlock.scala 53:24]
    node _io_validout64_28_T = bits(ingress1_12.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[28] <= _io_validout64_28_T @[BuildingBlock.scala 54:29]
    node _ingress1_12_io_in4_2_T = cat(io.validin64[50], io.in64[50]) @[Cat.scala 30:58]
    ingress1_12.io.in4[2] <= _ingress1_12_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_44_T = bits(ingress1_12.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[44] <= _io_out64_44_T @[BuildingBlock.scala 53:24]
    node _io_validout64_44_T = bits(ingress1_12.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[44] <= _io_validout64_44_T @[BuildingBlock.scala 54:29]
    node _ingress1_12_io_in4_3_T = cat(io.validin64[51], io.in64[51]) @[Cat.scala 30:58]
    ingress1_12.io.in4[3] <= _ingress1_12_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_60_T = bits(ingress1_12.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[60] <= _io_out64_60_T @[BuildingBlock.scala 53:24]
    node _io_validout64_60_T = bits(ingress1_12.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[60] <= _io_validout64_60_T @[BuildingBlock.scala 54:29]
    node _ingress1_13_io_in4_0_T = cat(io.validin64[52], io.in64[52]) @[Cat.scala 30:58]
    ingress1_13.io.in4[0] <= _ingress1_13_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_13_T = bits(ingress1_13.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[13] <= _io_out64_13_T @[BuildingBlock.scala 53:24]
    node _io_validout64_13_T = bits(ingress1_13.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[13] <= _io_validout64_13_T @[BuildingBlock.scala 54:29]
    node _ingress1_13_io_in4_1_T = cat(io.validin64[53], io.in64[53]) @[Cat.scala 30:58]
    ingress1_13.io.in4[1] <= _ingress1_13_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_29_T = bits(ingress1_13.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[29] <= _io_out64_29_T @[BuildingBlock.scala 53:24]
    node _io_validout64_29_T = bits(ingress1_13.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[29] <= _io_validout64_29_T @[BuildingBlock.scala 54:29]
    node _ingress1_13_io_in4_2_T = cat(io.validin64[54], io.in64[54]) @[Cat.scala 30:58]
    ingress1_13.io.in4[2] <= _ingress1_13_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_45_T = bits(ingress1_13.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[45] <= _io_out64_45_T @[BuildingBlock.scala 53:24]
    node _io_validout64_45_T = bits(ingress1_13.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[45] <= _io_validout64_45_T @[BuildingBlock.scala 54:29]
    node _ingress1_13_io_in4_3_T = cat(io.validin64[55], io.in64[55]) @[Cat.scala 30:58]
    ingress1_13.io.in4[3] <= _ingress1_13_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_61_T = bits(ingress1_13.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[61] <= _io_out64_61_T @[BuildingBlock.scala 53:24]
    node _io_validout64_61_T = bits(ingress1_13.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[61] <= _io_validout64_61_T @[BuildingBlock.scala 54:29]
    node _ingress1_14_io_in4_0_T = cat(io.validin64[56], io.in64[56]) @[Cat.scala 30:58]
    ingress1_14.io.in4[0] <= _ingress1_14_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_14_T = bits(ingress1_14.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[14] <= _io_out64_14_T @[BuildingBlock.scala 53:24]
    node _io_validout64_14_T = bits(ingress1_14.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[14] <= _io_validout64_14_T @[BuildingBlock.scala 54:29]
    node _ingress1_14_io_in4_1_T = cat(io.validin64[57], io.in64[57]) @[Cat.scala 30:58]
    ingress1_14.io.in4[1] <= _ingress1_14_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_30_T = bits(ingress1_14.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[30] <= _io_out64_30_T @[BuildingBlock.scala 53:24]
    node _io_validout64_30_T = bits(ingress1_14.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[30] <= _io_validout64_30_T @[BuildingBlock.scala 54:29]
    node _ingress1_14_io_in4_2_T = cat(io.validin64[58], io.in64[58]) @[Cat.scala 30:58]
    ingress1_14.io.in4[2] <= _ingress1_14_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_46_T = bits(ingress1_14.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[46] <= _io_out64_46_T @[BuildingBlock.scala 53:24]
    node _io_validout64_46_T = bits(ingress1_14.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[46] <= _io_validout64_46_T @[BuildingBlock.scala 54:29]
    node _ingress1_14_io_in4_3_T = cat(io.validin64[59], io.in64[59]) @[Cat.scala 30:58]
    ingress1_14.io.in4[3] <= _ingress1_14_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_62_T = bits(ingress1_14.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[62] <= _io_out64_62_T @[BuildingBlock.scala 53:24]
    node _io_validout64_62_T = bits(ingress1_14.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[62] <= _io_validout64_62_T @[BuildingBlock.scala 54:29]
    node _ingress1_15_io_in4_0_T = cat(io.validin64[60], io.in64[60]) @[Cat.scala 30:58]
    ingress1_15.io.in4[0] <= _ingress1_15_io_in4_0_T @[BuildingBlock.scala 50:29]
    node _io_out64_15_T = bits(ingress1_15.io.out4[0], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[15] <= _io_out64_15_T @[BuildingBlock.scala 53:24]
    node _io_validout64_15_T = bits(ingress1_15.io.out4[0], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[15] <= _io_validout64_15_T @[BuildingBlock.scala 54:29]
    node _ingress1_15_io_in4_1_T = cat(io.validin64[61], io.in64[61]) @[Cat.scala 30:58]
    ingress1_15.io.in4[1] <= _ingress1_15_io_in4_1_T @[BuildingBlock.scala 50:29]
    node _io_out64_31_T = bits(ingress1_15.io.out4[1], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[31] <= _io_out64_31_T @[BuildingBlock.scala 53:24]
    node _io_validout64_31_T = bits(ingress1_15.io.out4[1], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[31] <= _io_validout64_31_T @[BuildingBlock.scala 54:29]
    node _ingress1_15_io_in4_2_T = cat(io.validin64[62], io.in64[62]) @[Cat.scala 30:58]
    ingress1_15.io.in4[2] <= _ingress1_15_io_in4_2_T @[BuildingBlock.scala 50:29]
    node _io_out64_47_T = bits(ingress1_15.io.out4[2], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[47] <= _io_out64_47_T @[BuildingBlock.scala 53:24]
    node _io_validout64_47_T = bits(ingress1_15.io.out4[2], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[47] <= _io_validout64_47_T @[BuildingBlock.scala 54:29]
    node _ingress1_15_io_in4_3_T = cat(io.validin64[63], io.in64[63]) @[Cat.scala 30:58]
    ingress1_15.io.in4[3] <= _ingress1_15_io_in4_3_T @[BuildingBlock.scala 50:29]
    node _io_out64_63_T = bits(ingress1_15.io.out4[3], 3, 0) @[BuildingBlock.scala 53:49]
    io.out64[63] <= _io_out64_63_T @[BuildingBlock.scala 53:24]
    node _io_validout64_63_T = bits(ingress1_15.io.out4[3], 4, 4) @[BuildingBlock.scala 54:54]
    io.validout64[63] <= _io_validout64_63_T @[BuildingBlock.scala 54:29]
    node _ingress1_0_io_ctrl_T = bits(ctrl_reg, 127, 120) @[BuildingBlock.scala 58:36]
    ingress1_0.io.ctrl <= _ingress1_0_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_1_io_ctrl_T = bits(ctrl_reg, 119, 112) @[BuildingBlock.scala 58:36]
    ingress1_1.io.ctrl <= _ingress1_1_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_2_io_ctrl_T = bits(ctrl_reg, 111, 104) @[BuildingBlock.scala 58:36]
    ingress1_2.io.ctrl <= _ingress1_2_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_3_io_ctrl_T = bits(ctrl_reg, 103, 96) @[BuildingBlock.scala 58:36]
    ingress1_3.io.ctrl <= _ingress1_3_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_4_io_ctrl_T = bits(ctrl_reg, 95, 88) @[BuildingBlock.scala 58:36]
    ingress1_4.io.ctrl <= _ingress1_4_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_5_io_ctrl_T = bits(ctrl_reg, 87, 80) @[BuildingBlock.scala 58:36]
    ingress1_5.io.ctrl <= _ingress1_5_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_6_io_ctrl_T = bits(ctrl_reg, 79, 72) @[BuildingBlock.scala 58:36]
    ingress1_6.io.ctrl <= _ingress1_6_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_7_io_ctrl_T = bits(ctrl_reg, 71, 64) @[BuildingBlock.scala 58:36]
    ingress1_7.io.ctrl <= _ingress1_7_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_8_io_ctrl_T = bits(ctrl_reg, 63, 56) @[BuildingBlock.scala 58:36]
    ingress1_8.io.ctrl <= _ingress1_8_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_9_io_ctrl_T = bits(ctrl_reg, 55, 48) @[BuildingBlock.scala 58:36]
    ingress1_9.io.ctrl <= _ingress1_9_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_10_io_ctrl_T = bits(ctrl_reg, 47, 40) @[BuildingBlock.scala 58:36]
    ingress1_10.io.ctrl <= _ingress1_10_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_11_io_ctrl_T = bits(ctrl_reg, 39, 32) @[BuildingBlock.scala 58:36]
    ingress1_11.io.ctrl <= _ingress1_11_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_12_io_ctrl_T = bits(ctrl_reg, 31, 24) @[BuildingBlock.scala 58:36]
    ingress1_12.io.ctrl <= _ingress1_12_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_13_io_ctrl_T = bits(ctrl_reg, 23, 16) @[BuildingBlock.scala 58:36]
    ingress1_13.io.ctrl <= _ingress1_13_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_14_io_ctrl_T = bits(ctrl_reg, 15, 8) @[BuildingBlock.scala 58:36]
    ingress1_14.io.ctrl <= _ingress1_14_io_ctrl_T @[BuildingBlock.scala 58:25]
    node _ingress1_15_io_ctrl_T = bits(ctrl_reg, 7, 0) @[BuildingBlock.scala 58:36]
    ingress1_15.io.ctrl <= _ingress1_15_io_ctrl_T @[BuildingBlock.scala 58:25]
    
  module CrossBarCell_256 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_257 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_258 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_259 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_260 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_261 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_262 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_263 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_264 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_265 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_266 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_267 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_268 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_269 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_270 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_271 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_16 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_256 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_257 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_258 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_259 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_260 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_261 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_262 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_263 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_264 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_265 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_266 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_267 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_268 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_269 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_270 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_271 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_16 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_16 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_272 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_273 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_274 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_275 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_276 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_277 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_278 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_279 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_280 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_281 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_282 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_283 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_284 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_285 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_286 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_287 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_17 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_272 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_273 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_274 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_275 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_276 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_277 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_278 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_279 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_280 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_281 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_282 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_283 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_284 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_285 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_286 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_287 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_17 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_17 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_288 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_289 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_290 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_291 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_292 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_293 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_294 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_295 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_296 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_297 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_298 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_299 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_300 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_301 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_302 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_303 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_18 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_288 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_289 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_290 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_291 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_292 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_293 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_294 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_295 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_296 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_297 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_298 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_299 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_300 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_301 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_302 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_303 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_18 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_18 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_304 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_305 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_306 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_307 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_308 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_309 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_310 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_311 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_312 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_313 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_314 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_315 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_316 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_317 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_318 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_319 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_19 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_304 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_305 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_306 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_307 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_308 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_309 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_310 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_311 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_312 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_313 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_314 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_315 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_316 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_317 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_318 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_319 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_19 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_19 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_320 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_321 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_322 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_323 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_324 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_325 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_326 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_327 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_328 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_329 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_330 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_331 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_332 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_333 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_334 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_335 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_20 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_320 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_321 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_322 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_323 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_324 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_325 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_326 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_327 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_328 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_329 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_330 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_331 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_332 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_333 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_334 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_335 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_20 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_20 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_336 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_337 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_338 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_339 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_340 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_341 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_342 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_343 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_344 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_345 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_346 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_347 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_348 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_349 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_350 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_351 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_21 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_336 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_337 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_338 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_339 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_340 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_341 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_342 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_343 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_344 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_345 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_346 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_347 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_348 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_349 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_350 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_351 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_21 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_21 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_352 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_353 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_354 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_355 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_356 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_357 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_358 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_359 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_360 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_361 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_362 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_363 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_364 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_365 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_366 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_367 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_22 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_352 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_353 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_354 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_355 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_356 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_357 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_358 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_359 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_360 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_361 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_362 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_363 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_364 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_365 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_366 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_367 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_22 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_22 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_368 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_369 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_370 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_371 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_372 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_373 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_374 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_375 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_376 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_377 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_378 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_379 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_380 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_381 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_382 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_383 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_23 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_368 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_369 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_370 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_371 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_372 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_373 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_374 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_375 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_376 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_377 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_378 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_379 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_380 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_381 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_382 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_383 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_23 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_23 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_384 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_385 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_386 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_387 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_388 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_389 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_390 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_391 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_392 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_393 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_394 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_395 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_396 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_397 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_398 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_399 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_24 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_384 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_385 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_386 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_387 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_388 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_389 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_390 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_391 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_392 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_393 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_394 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_395 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_396 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_397 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_398 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_399 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_24 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_24 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_400 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_401 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_402 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_403 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_404 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_405 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_406 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_407 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_408 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_409 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_410 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_411 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_412 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_413 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_414 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_415 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_25 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_400 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_401 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_402 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_403 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_404 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_405 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_406 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_407 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_408 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_409 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_410 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_411 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_412 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_413 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_414 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_415 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_25 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_25 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_416 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_417 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_418 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_419 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_420 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_421 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_422 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_423 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_424 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_425 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_426 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_427 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_428 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_429 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_430 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_431 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_26 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_416 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_417 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_418 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_419 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_420 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_421 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_422 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_423 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_424 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_425 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_426 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_427 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_428 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_429 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_430 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_431 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_26 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_26 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_432 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_433 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_434 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_435 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_436 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_437 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_438 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_439 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_440 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_441 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_442 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_443 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_444 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_445 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_446 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_447 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_27 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_432 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_433 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_434 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_435 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_436 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_437 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_438 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_439 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_440 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_441 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_442 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_443 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_444 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_445 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_446 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_447 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_27 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_27 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_448 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_449 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_450 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_451 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_452 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_453 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_454 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_455 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_456 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_457 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_458 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_459 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_460 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_461 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_462 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_463 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_28 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_448 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_449 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_450 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_451 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_452 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_453 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_454 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_455 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_456 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_457 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_458 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_459 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_460 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_461 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_462 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_463 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_28 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_28 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_464 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_465 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_466 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_467 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_468 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_469 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_470 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_471 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_472 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_473 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_474 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_475 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_476 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_477 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_478 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_479 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_29 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_464 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_465 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_466 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_467 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_468 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_469 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_470 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_471 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_472 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_473 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_474 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_475 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_476 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_477 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_478 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_479 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_29 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_29 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_480 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_481 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_482 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_483 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_484 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_485 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_486 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_487 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_488 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_489 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_490 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_491 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_492 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_493 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_494 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_495 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_30 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_480 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_481 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_482 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_483 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_484 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_485 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_486 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_487 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_488 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_489 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_490 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_491 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_492 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_493 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_494 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_495 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_30 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_30 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_496 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_497 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_498 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_499 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_500 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_501 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_502 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_503 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_504 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_505 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_506 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_507 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_508 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_509 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_510 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_511 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_31 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_496 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_497 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_498 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_499 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_500 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_501 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_502 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_503 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_504 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_505 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_506 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_507 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_508 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_509 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_510 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_511 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_31 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_31 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CLOSingress2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in64 : UInt<4>[64], flip validin64 : UInt<1>[64], flip tagin : UInt<2>, flip addrin : UInt<8>, out64 : UInt<4>[64], validout64 : UInt<1>[64], tagout : UInt<2>, addrout : UInt<8>, flip ctrl : UInt<128>}
    
    inst ingress2_0 of CLOScell4_16 @[BuildingBlock.scala 74:52]
    ingress2_0.clock <= clock
    ingress2_0.reset <= reset
    inst ingress2_1 of CLOScell4_17 @[BuildingBlock.scala 74:52]
    ingress2_1.clock <= clock
    ingress2_1.reset <= reset
    inst ingress2_2 of CLOScell4_18 @[BuildingBlock.scala 74:52]
    ingress2_2.clock <= clock
    ingress2_2.reset <= reset
    inst ingress2_3 of CLOScell4_19 @[BuildingBlock.scala 74:52]
    ingress2_3.clock <= clock
    ingress2_3.reset <= reset
    inst ingress2_4 of CLOScell4_20 @[BuildingBlock.scala 74:52]
    ingress2_4.clock <= clock
    ingress2_4.reset <= reset
    inst ingress2_5 of CLOScell4_21 @[BuildingBlock.scala 74:52]
    ingress2_5.clock <= clock
    ingress2_5.reset <= reset
    inst ingress2_6 of CLOScell4_22 @[BuildingBlock.scala 74:52]
    ingress2_6.clock <= clock
    ingress2_6.reset <= reset
    inst ingress2_7 of CLOScell4_23 @[BuildingBlock.scala 74:52]
    ingress2_7.clock <= clock
    ingress2_7.reset <= reset
    inst ingress2_8 of CLOScell4_24 @[BuildingBlock.scala 74:52]
    ingress2_8.clock <= clock
    ingress2_8.reset <= reset
    inst ingress2_9 of CLOScell4_25 @[BuildingBlock.scala 74:52]
    ingress2_9.clock <= clock
    ingress2_9.reset <= reset
    inst ingress2_10 of CLOScell4_26 @[BuildingBlock.scala 74:52]
    ingress2_10.clock <= clock
    ingress2_10.reset <= reset
    inst ingress2_11 of CLOScell4_27 @[BuildingBlock.scala 74:52]
    ingress2_11.clock <= clock
    ingress2_11.reset <= reset
    inst ingress2_12 of CLOScell4_28 @[BuildingBlock.scala 74:52]
    ingress2_12.clock <= clock
    ingress2_12.reset <= reset
    inst ingress2_13 of CLOScell4_29 @[BuildingBlock.scala 74:52]
    ingress2_13.clock <= clock
    ingress2_13.reset <= reset
    inst ingress2_14 of CLOScell4_30 @[BuildingBlock.scala 74:52]
    ingress2_14.clock <= clock
    ingress2_14.reset <= reset
    inst ingress2_15 of CLOScell4_31 @[BuildingBlock.scala 74:52]
    ingress2_15.clock <= clock
    ingress2_15.reset <= reset
    reg tag : UInt, clock @[BuildingBlock.scala 75:20]
    tag <= io.tagin @[BuildingBlock.scala 75:20]
    io.tagout <= tag @[BuildingBlock.scala 76:13]
    reg addr : UInt, clock @[BuildingBlock.scala 77:21]
    addr <= io.addrin @[BuildingBlock.scala 77:21]
    io.addrout <= addr @[BuildingBlock.scala 78:14]
    reg ctrl_reg : UInt<128>, clock with : (reset => (reset, UInt<128>("h00"))) @[BuildingBlock.scala 79:25]
    ctrl_reg <= io.ctrl @[BuildingBlock.scala 80:12]
    node _ingress2_0_io_in4_0_T = cat(io.validin64[0], io.in64[0]) @[Cat.scala 30:58]
    ingress2_0.io.in4[0] <= _ingress2_0_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_0_T = bits(ingress2_0.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[0] <= _io_out64_0_T @[BuildingBlock.scala 89:30]
    node _io_validout64_0_T = bits(ingress2_0.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[0] <= _io_validout64_0_T @[BuildingBlock.scala 90:35]
    node _ingress2_0_io_in4_1_T = cat(io.validin64[1], io.in64[1]) @[Cat.scala 30:58]
    ingress2_0.io.in4[1] <= _ingress2_0_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_4_T = bits(ingress2_0.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[4] <= _io_out64_4_T @[BuildingBlock.scala 89:30]
    node _io_validout64_4_T = bits(ingress2_0.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[4] <= _io_validout64_4_T @[BuildingBlock.scala 90:35]
    node _ingress2_0_io_in4_2_T = cat(io.validin64[2], io.in64[2]) @[Cat.scala 30:58]
    ingress2_0.io.in4[2] <= _ingress2_0_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_8_T = bits(ingress2_0.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[8] <= _io_out64_8_T @[BuildingBlock.scala 89:30]
    node _io_validout64_8_T = bits(ingress2_0.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[8] <= _io_validout64_8_T @[BuildingBlock.scala 90:35]
    node _ingress2_0_io_in4_3_T = cat(io.validin64[3], io.in64[3]) @[Cat.scala 30:58]
    ingress2_0.io.in4[3] <= _ingress2_0_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_12_T = bits(ingress2_0.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[12] <= _io_out64_12_T @[BuildingBlock.scala 89:30]
    node _io_validout64_12_T = bits(ingress2_0.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[12] <= _io_validout64_12_T @[BuildingBlock.scala 90:35]
    node _ingress2_1_io_in4_0_T = cat(io.validin64[4], io.in64[4]) @[Cat.scala 30:58]
    ingress2_1.io.in4[0] <= _ingress2_1_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_1_T = bits(ingress2_1.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[1] <= _io_out64_1_T @[BuildingBlock.scala 89:30]
    node _io_validout64_1_T = bits(ingress2_1.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[1] <= _io_validout64_1_T @[BuildingBlock.scala 90:35]
    node _ingress2_1_io_in4_1_T = cat(io.validin64[5], io.in64[5]) @[Cat.scala 30:58]
    ingress2_1.io.in4[1] <= _ingress2_1_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_5_T = bits(ingress2_1.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[5] <= _io_out64_5_T @[BuildingBlock.scala 89:30]
    node _io_validout64_5_T = bits(ingress2_1.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[5] <= _io_validout64_5_T @[BuildingBlock.scala 90:35]
    node _ingress2_1_io_in4_2_T = cat(io.validin64[6], io.in64[6]) @[Cat.scala 30:58]
    ingress2_1.io.in4[2] <= _ingress2_1_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_9_T = bits(ingress2_1.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[9] <= _io_out64_9_T @[BuildingBlock.scala 89:30]
    node _io_validout64_9_T = bits(ingress2_1.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[9] <= _io_validout64_9_T @[BuildingBlock.scala 90:35]
    node _ingress2_1_io_in4_3_T = cat(io.validin64[7], io.in64[7]) @[Cat.scala 30:58]
    ingress2_1.io.in4[3] <= _ingress2_1_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_13_T = bits(ingress2_1.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[13] <= _io_out64_13_T @[BuildingBlock.scala 89:30]
    node _io_validout64_13_T = bits(ingress2_1.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[13] <= _io_validout64_13_T @[BuildingBlock.scala 90:35]
    node _ingress2_2_io_in4_0_T = cat(io.validin64[8], io.in64[8]) @[Cat.scala 30:58]
    ingress2_2.io.in4[0] <= _ingress2_2_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_2_T = bits(ingress2_2.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[2] <= _io_out64_2_T @[BuildingBlock.scala 89:30]
    node _io_validout64_2_T = bits(ingress2_2.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[2] <= _io_validout64_2_T @[BuildingBlock.scala 90:35]
    node _ingress2_2_io_in4_1_T = cat(io.validin64[9], io.in64[9]) @[Cat.scala 30:58]
    ingress2_2.io.in4[1] <= _ingress2_2_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_6_T = bits(ingress2_2.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[6] <= _io_out64_6_T @[BuildingBlock.scala 89:30]
    node _io_validout64_6_T = bits(ingress2_2.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[6] <= _io_validout64_6_T @[BuildingBlock.scala 90:35]
    node _ingress2_2_io_in4_2_T = cat(io.validin64[10], io.in64[10]) @[Cat.scala 30:58]
    ingress2_2.io.in4[2] <= _ingress2_2_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_10_T = bits(ingress2_2.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[10] <= _io_out64_10_T @[BuildingBlock.scala 89:30]
    node _io_validout64_10_T = bits(ingress2_2.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[10] <= _io_validout64_10_T @[BuildingBlock.scala 90:35]
    node _ingress2_2_io_in4_3_T = cat(io.validin64[11], io.in64[11]) @[Cat.scala 30:58]
    ingress2_2.io.in4[3] <= _ingress2_2_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_14_T = bits(ingress2_2.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[14] <= _io_out64_14_T @[BuildingBlock.scala 89:30]
    node _io_validout64_14_T = bits(ingress2_2.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[14] <= _io_validout64_14_T @[BuildingBlock.scala 90:35]
    node _ingress2_3_io_in4_0_T = cat(io.validin64[12], io.in64[12]) @[Cat.scala 30:58]
    ingress2_3.io.in4[0] <= _ingress2_3_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_3_T = bits(ingress2_3.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[3] <= _io_out64_3_T @[BuildingBlock.scala 89:30]
    node _io_validout64_3_T = bits(ingress2_3.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[3] <= _io_validout64_3_T @[BuildingBlock.scala 90:35]
    node _ingress2_3_io_in4_1_T = cat(io.validin64[13], io.in64[13]) @[Cat.scala 30:58]
    ingress2_3.io.in4[1] <= _ingress2_3_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_7_T = bits(ingress2_3.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[7] <= _io_out64_7_T @[BuildingBlock.scala 89:30]
    node _io_validout64_7_T = bits(ingress2_3.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[7] <= _io_validout64_7_T @[BuildingBlock.scala 90:35]
    node _ingress2_3_io_in4_2_T = cat(io.validin64[14], io.in64[14]) @[Cat.scala 30:58]
    ingress2_3.io.in4[2] <= _ingress2_3_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_11_T = bits(ingress2_3.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[11] <= _io_out64_11_T @[BuildingBlock.scala 89:30]
    node _io_validout64_11_T = bits(ingress2_3.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[11] <= _io_validout64_11_T @[BuildingBlock.scala 90:35]
    node _ingress2_3_io_in4_3_T = cat(io.validin64[15], io.in64[15]) @[Cat.scala 30:58]
    ingress2_3.io.in4[3] <= _ingress2_3_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_15_T = bits(ingress2_3.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[15] <= _io_out64_15_T @[BuildingBlock.scala 89:30]
    node _io_validout64_15_T = bits(ingress2_3.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[15] <= _io_validout64_15_T @[BuildingBlock.scala 90:35]
    node _ingress2_4_io_in4_0_T = cat(io.validin64[16], io.in64[16]) @[Cat.scala 30:58]
    ingress2_4.io.in4[0] <= _ingress2_4_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_16_T = bits(ingress2_4.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[16] <= _io_out64_16_T @[BuildingBlock.scala 89:30]
    node _io_validout64_16_T = bits(ingress2_4.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[16] <= _io_validout64_16_T @[BuildingBlock.scala 90:35]
    node _ingress2_4_io_in4_1_T = cat(io.validin64[17], io.in64[17]) @[Cat.scala 30:58]
    ingress2_4.io.in4[1] <= _ingress2_4_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_20_T = bits(ingress2_4.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[20] <= _io_out64_20_T @[BuildingBlock.scala 89:30]
    node _io_validout64_20_T = bits(ingress2_4.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[20] <= _io_validout64_20_T @[BuildingBlock.scala 90:35]
    node _ingress2_4_io_in4_2_T = cat(io.validin64[18], io.in64[18]) @[Cat.scala 30:58]
    ingress2_4.io.in4[2] <= _ingress2_4_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_24_T = bits(ingress2_4.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[24] <= _io_out64_24_T @[BuildingBlock.scala 89:30]
    node _io_validout64_24_T = bits(ingress2_4.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[24] <= _io_validout64_24_T @[BuildingBlock.scala 90:35]
    node _ingress2_4_io_in4_3_T = cat(io.validin64[19], io.in64[19]) @[Cat.scala 30:58]
    ingress2_4.io.in4[3] <= _ingress2_4_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_28_T = bits(ingress2_4.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[28] <= _io_out64_28_T @[BuildingBlock.scala 89:30]
    node _io_validout64_28_T = bits(ingress2_4.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[28] <= _io_validout64_28_T @[BuildingBlock.scala 90:35]
    node _ingress2_5_io_in4_0_T = cat(io.validin64[20], io.in64[20]) @[Cat.scala 30:58]
    ingress2_5.io.in4[0] <= _ingress2_5_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_17_T = bits(ingress2_5.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[17] <= _io_out64_17_T @[BuildingBlock.scala 89:30]
    node _io_validout64_17_T = bits(ingress2_5.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[17] <= _io_validout64_17_T @[BuildingBlock.scala 90:35]
    node _ingress2_5_io_in4_1_T = cat(io.validin64[21], io.in64[21]) @[Cat.scala 30:58]
    ingress2_5.io.in4[1] <= _ingress2_5_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_21_T = bits(ingress2_5.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[21] <= _io_out64_21_T @[BuildingBlock.scala 89:30]
    node _io_validout64_21_T = bits(ingress2_5.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[21] <= _io_validout64_21_T @[BuildingBlock.scala 90:35]
    node _ingress2_5_io_in4_2_T = cat(io.validin64[22], io.in64[22]) @[Cat.scala 30:58]
    ingress2_5.io.in4[2] <= _ingress2_5_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_25_T = bits(ingress2_5.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[25] <= _io_out64_25_T @[BuildingBlock.scala 89:30]
    node _io_validout64_25_T = bits(ingress2_5.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[25] <= _io_validout64_25_T @[BuildingBlock.scala 90:35]
    node _ingress2_5_io_in4_3_T = cat(io.validin64[23], io.in64[23]) @[Cat.scala 30:58]
    ingress2_5.io.in4[3] <= _ingress2_5_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_29_T = bits(ingress2_5.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[29] <= _io_out64_29_T @[BuildingBlock.scala 89:30]
    node _io_validout64_29_T = bits(ingress2_5.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[29] <= _io_validout64_29_T @[BuildingBlock.scala 90:35]
    node _ingress2_6_io_in4_0_T = cat(io.validin64[24], io.in64[24]) @[Cat.scala 30:58]
    ingress2_6.io.in4[0] <= _ingress2_6_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_18_T = bits(ingress2_6.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[18] <= _io_out64_18_T @[BuildingBlock.scala 89:30]
    node _io_validout64_18_T = bits(ingress2_6.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[18] <= _io_validout64_18_T @[BuildingBlock.scala 90:35]
    node _ingress2_6_io_in4_1_T = cat(io.validin64[25], io.in64[25]) @[Cat.scala 30:58]
    ingress2_6.io.in4[1] <= _ingress2_6_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_22_T = bits(ingress2_6.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[22] <= _io_out64_22_T @[BuildingBlock.scala 89:30]
    node _io_validout64_22_T = bits(ingress2_6.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[22] <= _io_validout64_22_T @[BuildingBlock.scala 90:35]
    node _ingress2_6_io_in4_2_T = cat(io.validin64[26], io.in64[26]) @[Cat.scala 30:58]
    ingress2_6.io.in4[2] <= _ingress2_6_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_26_T = bits(ingress2_6.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[26] <= _io_out64_26_T @[BuildingBlock.scala 89:30]
    node _io_validout64_26_T = bits(ingress2_6.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[26] <= _io_validout64_26_T @[BuildingBlock.scala 90:35]
    node _ingress2_6_io_in4_3_T = cat(io.validin64[27], io.in64[27]) @[Cat.scala 30:58]
    ingress2_6.io.in4[3] <= _ingress2_6_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_30_T = bits(ingress2_6.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[30] <= _io_out64_30_T @[BuildingBlock.scala 89:30]
    node _io_validout64_30_T = bits(ingress2_6.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[30] <= _io_validout64_30_T @[BuildingBlock.scala 90:35]
    node _ingress2_7_io_in4_0_T = cat(io.validin64[28], io.in64[28]) @[Cat.scala 30:58]
    ingress2_7.io.in4[0] <= _ingress2_7_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_19_T = bits(ingress2_7.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[19] <= _io_out64_19_T @[BuildingBlock.scala 89:30]
    node _io_validout64_19_T = bits(ingress2_7.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[19] <= _io_validout64_19_T @[BuildingBlock.scala 90:35]
    node _ingress2_7_io_in4_1_T = cat(io.validin64[29], io.in64[29]) @[Cat.scala 30:58]
    ingress2_7.io.in4[1] <= _ingress2_7_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_23_T = bits(ingress2_7.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[23] <= _io_out64_23_T @[BuildingBlock.scala 89:30]
    node _io_validout64_23_T = bits(ingress2_7.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[23] <= _io_validout64_23_T @[BuildingBlock.scala 90:35]
    node _ingress2_7_io_in4_2_T = cat(io.validin64[30], io.in64[30]) @[Cat.scala 30:58]
    ingress2_7.io.in4[2] <= _ingress2_7_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_27_T = bits(ingress2_7.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[27] <= _io_out64_27_T @[BuildingBlock.scala 89:30]
    node _io_validout64_27_T = bits(ingress2_7.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[27] <= _io_validout64_27_T @[BuildingBlock.scala 90:35]
    node _ingress2_7_io_in4_3_T = cat(io.validin64[31], io.in64[31]) @[Cat.scala 30:58]
    ingress2_7.io.in4[3] <= _ingress2_7_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_31_T = bits(ingress2_7.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[31] <= _io_out64_31_T @[BuildingBlock.scala 89:30]
    node _io_validout64_31_T = bits(ingress2_7.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[31] <= _io_validout64_31_T @[BuildingBlock.scala 90:35]
    node _ingress2_8_io_in4_0_T = cat(io.validin64[32], io.in64[32]) @[Cat.scala 30:58]
    ingress2_8.io.in4[0] <= _ingress2_8_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_32_T = bits(ingress2_8.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[32] <= _io_out64_32_T @[BuildingBlock.scala 89:30]
    node _io_validout64_32_T = bits(ingress2_8.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[32] <= _io_validout64_32_T @[BuildingBlock.scala 90:35]
    node _ingress2_8_io_in4_1_T = cat(io.validin64[33], io.in64[33]) @[Cat.scala 30:58]
    ingress2_8.io.in4[1] <= _ingress2_8_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_36_T = bits(ingress2_8.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[36] <= _io_out64_36_T @[BuildingBlock.scala 89:30]
    node _io_validout64_36_T = bits(ingress2_8.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[36] <= _io_validout64_36_T @[BuildingBlock.scala 90:35]
    node _ingress2_8_io_in4_2_T = cat(io.validin64[34], io.in64[34]) @[Cat.scala 30:58]
    ingress2_8.io.in4[2] <= _ingress2_8_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_40_T = bits(ingress2_8.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[40] <= _io_out64_40_T @[BuildingBlock.scala 89:30]
    node _io_validout64_40_T = bits(ingress2_8.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[40] <= _io_validout64_40_T @[BuildingBlock.scala 90:35]
    node _ingress2_8_io_in4_3_T = cat(io.validin64[35], io.in64[35]) @[Cat.scala 30:58]
    ingress2_8.io.in4[3] <= _ingress2_8_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_44_T = bits(ingress2_8.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[44] <= _io_out64_44_T @[BuildingBlock.scala 89:30]
    node _io_validout64_44_T = bits(ingress2_8.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[44] <= _io_validout64_44_T @[BuildingBlock.scala 90:35]
    node _ingress2_9_io_in4_0_T = cat(io.validin64[36], io.in64[36]) @[Cat.scala 30:58]
    ingress2_9.io.in4[0] <= _ingress2_9_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_33_T = bits(ingress2_9.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[33] <= _io_out64_33_T @[BuildingBlock.scala 89:30]
    node _io_validout64_33_T = bits(ingress2_9.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[33] <= _io_validout64_33_T @[BuildingBlock.scala 90:35]
    node _ingress2_9_io_in4_1_T = cat(io.validin64[37], io.in64[37]) @[Cat.scala 30:58]
    ingress2_9.io.in4[1] <= _ingress2_9_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_37_T = bits(ingress2_9.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[37] <= _io_out64_37_T @[BuildingBlock.scala 89:30]
    node _io_validout64_37_T = bits(ingress2_9.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[37] <= _io_validout64_37_T @[BuildingBlock.scala 90:35]
    node _ingress2_9_io_in4_2_T = cat(io.validin64[38], io.in64[38]) @[Cat.scala 30:58]
    ingress2_9.io.in4[2] <= _ingress2_9_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_41_T = bits(ingress2_9.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[41] <= _io_out64_41_T @[BuildingBlock.scala 89:30]
    node _io_validout64_41_T = bits(ingress2_9.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[41] <= _io_validout64_41_T @[BuildingBlock.scala 90:35]
    node _ingress2_9_io_in4_3_T = cat(io.validin64[39], io.in64[39]) @[Cat.scala 30:58]
    ingress2_9.io.in4[3] <= _ingress2_9_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_45_T = bits(ingress2_9.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[45] <= _io_out64_45_T @[BuildingBlock.scala 89:30]
    node _io_validout64_45_T = bits(ingress2_9.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[45] <= _io_validout64_45_T @[BuildingBlock.scala 90:35]
    node _ingress2_10_io_in4_0_T = cat(io.validin64[40], io.in64[40]) @[Cat.scala 30:58]
    ingress2_10.io.in4[0] <= _ingress2_10_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_34_T = bits(ingress2_10.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[34] <= _io_out64_34_T @[BuildingBlock.scala 89:30]
    node _io_validout64_34_T = bits(ingress2_10.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[34] <= _io_validout64_34_T @[BuildingBlock.scala 90:35]
    node _ingress2_10_io_in4_1_T = cat(io.validin64[41], io.in64[41]) @[Cat.scala 30:58]
    ingress2_10.io.in4[1] <= _ingress2_10_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_38_T = bits(ingress2_10.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[38] <= _io_out64_38_T @[BuildingBlock.scala 89:30]
    node _io_validout64_38_T = bits(ingress2_10.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[38] <= _io_validout64_38_T @[BuildingBlock.scala 90:35]
    node _ingress2_10_io_in4_2_T = cat(io.validin64[42], io.in64[42]) @[Cat.scala 30:58]
    ingress2_10.io.in4[2] <= _ingress2_10_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_42_T = bits(ingress2_10.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[42] <= _io_out64_42_T @[BuildingBlock.scala 89:30]
    node _io_validout64_42_T = bits(ingress2_10.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[42] <= _io_validout64_42_T @[BuildingBlock.scala 90:35]
    node _ingress2_10_io_in4_3_T = cat(io.validin64[43], io.in64[43]) @[Cat.scala 30:58]
    ingress2_10.io.in4[3] <= _ingress2_10_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_46_T = bits(ingress2_10.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[46] <= _io_out64_46_T @[BuildingBlock.scala 89:30]
    node _io_validout64_46_T = bits(ingress2_10.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[46] <= _io_validout64_46_T @[BuildingBlock.scala 90:35]
    node _ingress2_11_io_in4_0_T = cat(io.validin64[44], io.in64[44]) @[Cat.scala 30:58]
    ingress2_11.io.in4[0] <= _ingress2_11_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_35_T = bits(ingress2_11.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[35] <= _io_out64_35_T @[BuildingBlock.scala 89:30]
    node _io_validout64_35_T = bits(ingress2_11.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[35] <= _io_validout64_35_T @[BuildingBlock.scala 90:35]
    node _ingress2_11_io_in4_1_T = cat(io.validin64[45], io.in64[45]) @[Cat.scala 30:58]
    ingress2_11.io.in4[1] <= _ingress2_11_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_39_T = bits(ingress2_11.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[39] <= _io_out64_39_T @[BuildingBlock.scala 89:30]
    node _io_validout64_39_T = bits(ingress2_11.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[39] <= _io_validout64_39_T @[BuildingBlock.scala 90:35]
    node _ingress2_11_io_in4_2_T = cat(io.validin64[46], io.in64[46]) @[Cat.scala 30:58]
    ingress2_11.io.in4[2] <= _ingress2_11_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_43_T = bits(ingress2_11.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[43] <= _io_out64_43_T @[BuildingBlock.scala 89:30]
    node _io_validout64_43_T = bits(ingress2_11.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[43] <= _io_validout64_43_T @[BuildingBlock.scala 90:35]
    node _ingress2_11_io_in4_3_T = cat(io.validin64[47], io.in64[47]) @[Cat.scala 30:58]
    ingress2_11.io.in4[3] <= _ingress2_11_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_47_T = bits(ingress2_11.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[47] <= _io_out64_47_T @[BuildingBlock.scala 89:30]
    node _io_validout64_47_T = bits(ingress2_11.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[47] <= _io_validout64_47_T @[BuildingBlock.scala 90:35]
    node _ingress2_12_io_in4_0_T = cat(io.validin64[48], io.in64[48]) @[Cat.scala 30:58]
    ingress2_12.io.in4[0] <= _ingress2_12_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_48_T = bits(ingress2_12.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[48] <= _io_out64_48_T @[BuildingBlock.scala 89:30]
    node _io_validout64_48_T = bits(ingress2_12.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[48] <= _io_validout64_48_T @[BuildingBlock.scala 90:35]
    node _ingress2_12_io_in4_1_T = cat(io.validin64[49], io.in64[49]) @[Cat.scala 30:58]
    ingress2_12.io.in4[1] <= _ingress2_12_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_52_T = bits(ingress2_12.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[52] <= _io_out64_52_T @[BuildingBlock.scala 89:30]
    node _io_validout64_52_T = bits(ingress2_12.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[52] <= _io_validout64_52_T @[BuildingBlock.scala 90:35]
    node _ingress2_12_io_in4_2_T = cat(io.validin64[50], io.in64[50]) @[Cat.scala 30:58]
    ingress2_12.io.in4[2] <= _ingress2_12_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_56_T = bits(ingress2_12.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[56] <= _io_out64_56_T @[BuildingBlock.scala 89:30]
    node _io_validout64_56_T = bits(ingress2_12.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[56] <= _io_validout64_56_T @[BuildingBlock.scala 90:35]
    node _ingress2_12_io_in4_3_T = cat(io.validin64[51], io.in64[51]) @[Cat.scala 30:58]
    ingress2_12.io.in4[3] <= _ingress2_12_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_60_T = bits(ingress2_12.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[60] <= _io_out64_60_T @[BuildingBlock.scala 89:30]
    node _io_validout64_60_T = bits(ingress2_12.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[60] <= _io_validout64_60_T @[BuildingBlock.scala 90:35]
    node _ingress2_13_io_in4_0_T = cat(io.validin64[52], io.in64[52]) @[Cat.scala 30:58]
    ingress2_13.io.in4[0] <= _ingress2_13_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_49_T = bits(ingress2_13.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[49] <= _io_out64_49_T @[BuildingBlock.scala 89:30]
    node _io_validout64_49_T = bits(ingress2_13.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[49] <= _io_validout64_49_T @[BuildingBlock.scala 90:35]
    node _ingress2_13_io_in4_1_T = cat(io.validin64[53], io.in64[53]) @[Cat.scala 30:58]
    ingress2_13.io.in4[1] <= _ingress2_13_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_53_T = bits(ingress2_13.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[53] <= _io_out64_53_T @[BuildingBlock.scala 89:30]
    node _io_validout64_53_T = bits(ingress2_13.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[53] <= _io_validout64_53_T @[BuildingBlock.scala 90:35]
    node _ingress2_13_io_in4_2_T = cat(io.validin64[54], io.in64[54]) @[Cat.scala 30:58]
    ingress2_13.io.in4[2] <= _ingress2_13_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_57_T = bits(ingress2_13.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[57] <= _io_out64_57_T @[BuildingBlock.scala 89:30]
    node _io_validout64_57_T = bits(ingress2_13.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[57] <= _io_validout64_57_T @[BuildingBlock.scala 90:35]
    node _ingress2_13_io_in4_3_T = cat(io.validin64[55], io.in64[55]) @[Cat.scala 30:58]
    ingress2_13.io.in4[3] <= _ingress2_13_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_61_T = bits(ingress2_13.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[61] <= _io_out64_61_T @[BuildingBlock.scala 89:30]
    node _io_validout64_61_T = bits(ingress2_13.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[61] <= _io_validout64_61_T @[BuildingBlock.scala 90:35]
    node _ingress2_14_io_in4_0_T = cat(io.validin64[56], io.in64[56]) @[Cat.scala 30:58]
    ingress2_14.io.in4[0] <= _ingress2_14_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_50_T = bits(ingress2_14.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[50] <= _io_out64_50_T @[BuildingBlock.scala 89:30]
    node _io_validout64_50_T = bits(ingress2_14.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[50] <= _io_validout64_50_T @[BuildingBlock.scala 90:35]
    node _ingress2_14_io_in4_1_T = cat(io.validin64[57], io.in64[57]) @[Cat.scala 30:58]
    ingress2_14.io.in4[1] <= _ingress2_14_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_54_T = bits(ingress2_14.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[54] <= _io_out64_54_T @[BuildingBlock.scala 89:30]
    node _io_validout64_54_T = bits(ingress2_14.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[54] <= _io_validout64_54_T @[BuildingBlock.scala 90:35]
    node _ingress2_14_io_in4_2_T = cat(io.validin64[58], io.in64[58]) @[Cat.scala 30:58]
    ingress2_14.io.in4[2] <= _ingress2_14_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_58_T = bits(ingress2_14.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[58] <= _io_out64_58_T @[BuildingBlock.scala 89:30]
    node _io_validout64_58_T = bits(ingress2_14.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[58] <= _io_validout64_58_T @[BuildingBlock.scala 90:35]
    node _ingress2_14_io_in4_3_T = cat(io.validin64[59], io.in64[59]) @[Cat.scala 30:58]
    ingress2_14.io.in4[3] <= _ingress2_14_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_62_T = bits(ingress2_14.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[62] <= _io_out64_62_T @[BuildingBlock.scala 89:30]
    node _io_validout64_62_T = bits(ingress2_14.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[62] <= _io_validout64_62_T @[BuildingBlock.scala 90:35]
    node _ingress2_15_io_in4_0_T = cat(io.validin64[60], io.in64[60]) @[Cat.scala 30:58]
    ingress2_15.io.in4[0] <= _ingress2_15_io_in4_0_T @[BuildingBlock.scala 86:35]
    node _io_out64_51_T = bits(ingress2_15.io.out4[0], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[51] <= _io_out64_51_T @[BuildingBlock.scala 89:30]
    node _io_validout64_51_T = bits(ingress2_15.io.out4[0], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[51] <= _io_validout64_51_T @[BuildingBlock.scala 90:35]
    node _ingress2_15_io_in4_1_T = cat(io.validin64[61], io.in64[61]) @[Cat.scala 30:58]
    ingress2_15.io.in4[1] <= _ingress2_15_io_in4_1_T @[BuildingBlock.scala 86:35]
    node _io_out64_55_T = bits(ingress2_15.io.out4[1], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[55] <= _io_out64_55_T @[BuildingBlock.scala 89:30]
    node _io_validout64_55_T = bits(ingress2_15.io.out4[1], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[55] <= _io_validout64_55_T @[BuildingBlock.scala 90:35]
    node _ingress2_15_io_in4_2_T = cat(io.validin64[62], io.in64[62]) @[Cat.scala 30:58]
    ingress2_15.io.in4[2] <= _ingress2_15_io_in4_2_T @[BuildingBlock.scala 86:35]
    node _io_out64_59_T = bits(ingress2_15.io.out4[2], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[59] <= _io_out64_59_T @[BuildingBlock.scala 89:30]
    node _io_validout64_59_T = bits(ingress2_15.io.out4[2], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[59] <= _io_validout64_59_T @[BuildingBlock.scala 90:35]
    node _ingress2_15_io_in4_3_T = cat(io.validin64[63], io.in64[63]) @[Cat.scala 30:58]
    ingress2_15.io.in4[3] <= _ingress2_15_io_in4_3_T @[BuildingBlock.scala 86:35]
    node _io_out64_63_T = bits(ingress2_15.io.out4[3], 3, 0) @[BuildingBlock.scala 89:59]
    io.out64[63] <= _io_out64_63_T @[BuildingBlock.scala 89:30]
    node _io_validout64_63_T = bits(ingress2_15.io.out4[3], 4, 4) @[BuildingBlock.scala 90:64]
    io.validout64[63] <= _io_validout64_63_T @[BuildingBlock.scala 90:35]
    node _ingress2_0_io_ctrl_T = bits(ctrl_reg, 127, 120) @[BuildingBlock.scala 94:36]
    ingress2_0.io.ctrl <= _ingress2_0_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_1_io_ctrl_T = bits(ctrl_reg, 119, 112) @[BuildingBlock.scala 94:36]
    ingress2_1.io.ctrl <= _ingress2_1_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_2_io_ctrl_T = bits(ctrl_reg, 111, 104) @[BuildingBlock.scala 94:36]
    ingress2_2.io.ctrl <= _ingress2_2_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_3_io_ctrl_T = bits(ctrl_reg, 103, 96) @[BuildingBlock.scala 94:36]
    ingress2_3.io.ctrl <= _ingress2_3_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_4_io_ctrl_T = bits(ctrl_reg, 95, 88) @[BuildingBlock.scala 94:36]
    ingress2_4.io.ctrl <= _ingress2_4_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_5_io_ctrl_T = bits(ctrl_reg, 87, 80) @[BuildingBlock.scala 94:36]
    ingress2_5.io.ctrl <= _ingress2_5_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_6_io_ctrl_T = bits(ctrl_reg, 79, 72) @[BuildingBlock.scala 94:36]
    ingress2_6.io.ctrl <= _ingress2_6_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_7_io_ctrl_T = bits(ctrl_reg, 71, 64) @[BuildingBlock.scala 94:36]
    ingress2_7.io.ctrl <= _ingress2_7_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_8_io_ctrl_T = bits(ctrl_reg, 63, 56) @[BuildingBlock.scala 94:36]
    ingress2_8.io.ctrl <= _ingress2_8_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_9_io_ctrl_T = bits(ctrl_reg, 55, 48) @[BuildingBlock.scala 94:36]
    ingress2_9.io.ctrl <= _ingress2_9_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_10_io_ctrl_T = bits(ctrl_reg, 47, 40) @[BuildingBlock.scala 94:36]
    ingress2_10.io.ctrl <= _ingress2_10_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_11_io_ctrl_T = bits(ctrl_reg, 39, 32) @[BuildingBlock.scala 94:36]
    ingress2_11.io.ctrl <= _ingress2_11_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_12_io_ctrl_T = bits(ctrl_reg, 31, 24) @[BuildingBlock.scala 94:36]
    ingress2_12.io.ctrl <= _ingress2_12_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_13_io_ctrl_T = bits(ctrl_reg, 23, 16) @[BuildingBlock.scala 94:36]
    ingress2_13.io.ctrl <= _ingress2_13_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_14_io_ctrl_T = bits(ctrl_reg, 15, 8) @[BuildingBlock.scala 94:36]
    ingress2_14.io.ctrl <= _ingress2_14_io_ctrl_T @[BuildingBlock.scala 94:25]
    node _ingress2_15_io_ctrl_T = bits(ctrl_reg, 7, 0) @[BuildingBlock.scala 94:36]
    ingress2_15.io.ctrl <= _ingress2_15_io_ctrl_T @[BuildingBlock.scala 94:25]
    
  module CrossBarCell_512 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_513 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_514 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_515 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_516 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_517 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_518 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_519 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_520 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_521 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_522 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_523 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_524 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_525 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_526 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_527 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_32 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_512 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_513 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_514 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_515 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_516 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_517 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_518 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_519 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_520 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_521 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_522 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_523 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_524 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_525 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_526 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_527 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_32 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_32 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_528 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_529 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_530 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_531 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_532 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_533 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_534 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_535 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_536 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_537 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_538 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_539 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_540 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_541 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_542 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_543 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_33 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_528 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_529 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_530 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_531 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_532 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_533 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_534 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_535 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_536 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_537 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_538 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_539 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_540 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_541 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_542 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_543 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_33 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_33 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_544 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_545 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_546 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_547 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_548 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_549 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_550 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_551 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_552 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_553 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_554 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_555 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_556 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_557 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_558 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_559 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_34 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_544 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_545 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_546 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_547 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_548 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_549 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_550 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_551 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_552 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_553 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_554 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_555 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_556 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_557 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_558 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_559 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_34 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_34 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_560 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_561 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_562 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_563 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_564 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_565 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_566 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_567 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_568 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_569 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_570 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_571 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_572 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_573 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_574 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_575 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_35 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_560 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_561 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_562 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_563 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_564 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_565 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_566 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_567 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_568 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_569 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_570 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_571 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_572 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_573 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_574 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_575 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_35 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_35 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_576 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_577 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_578 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_579 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_580 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_581 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_582 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_583 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_584 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_585 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_586 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_587 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_588 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_589 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_590 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_591 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_36 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_576 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_577 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_578 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_579 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_580 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_581 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_582 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_583 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_584 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_585 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_586 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_587 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_588 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_589 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_590 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_591 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_36 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_36 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_592 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_593 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_594 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_595 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_596 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_597 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_598 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_599 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_600 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_601 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_602 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_603 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_604 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_605 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_606 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_607 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_37 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_592 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_593 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_594 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_595 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_596 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_597 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_598 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_599 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_600 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_601 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_602 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_603 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_604 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_605 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_606 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_607 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_37 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_37 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_608 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_609 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_610 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_611 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_612 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_613 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_614 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_615 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_616 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_617 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_618 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_619 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_620 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_621 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_622 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_623 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_38 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_608 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_609 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_610 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_611 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_612 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_613 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_614 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_615 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_616 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_617 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_618 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_619 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_620 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_621 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_622 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_623 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_38 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_38 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_624 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_625 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_626 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_627 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_628 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_629 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_630 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_631 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_632 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_633 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_634 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_635 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_636 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_637 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_638 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_639 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_39 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_624 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_625 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_626 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_627 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_628 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_629 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_630 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_631 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_632 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_633 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_634 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_635 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_636 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_637 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_638 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_639 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_39 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_39 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_640 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_641 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_642 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_643 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_644 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_645 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_646 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_647 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_648 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_649 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_650 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_651 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_652 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_653 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_654 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_655 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_40 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_640 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_641 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_642 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_643 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_644 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_645 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_646 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_647 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_648 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_649 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_650 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_651 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_652 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_653 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_654 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_655 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_40 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_40 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_656 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_657 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_658 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_659 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_660 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_661 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_662 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_663 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_664 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_665 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_666 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_667 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_668 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_669 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_670 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_671 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_41 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_656 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_657 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_658 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_659 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_660 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_661 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_662 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_663 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_664 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_665 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_666 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_667 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_668 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_669 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_670 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_671 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_41 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_41 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_672 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_673 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_674 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_675 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_676 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_677 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_678 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_679 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_680 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_681 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_682 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_683 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_684 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_685 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_686 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_687 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_42 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_672 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_673 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_674 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_675 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_676 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_677 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_678 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_679 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_680 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_681 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_682 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_683 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_684 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_685 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_686 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_687 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_42 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_42 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_688 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_689 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_690 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_691 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_692 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_693 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_694 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_695 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_696 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_697 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_698 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_699 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_700 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_701 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_702 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_703 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_43 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_688 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_689 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_690 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_691 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_692 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_693 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_694 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_695 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_696 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_697 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_698 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_699 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_700 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_701 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_702 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_703 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_43 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_43 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_704 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_705 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_706 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_707 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_708 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_709 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_710 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_711 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_712 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_713 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_714 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_715 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_716 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_717 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_718 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_719 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_44 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_704 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_705 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_706 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_707 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_708 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_709 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_710 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_711 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_712 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_713 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_714 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_715 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_716 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_717 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_718 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_719 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_44 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_44 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_720 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_721 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_722 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_723 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_724 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_725 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_726 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_727 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_728 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_729 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_730 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_731 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_732 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_733 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_734 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_735 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_45 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_720 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_721 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_722 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_723 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_724 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_725 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_726 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_727 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_728 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_729 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_730 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_731 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_732 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_733 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_734 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_735 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_45 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_45 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_736 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_737 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_738 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_739 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_740 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_741 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_742 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_743 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_744 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_745 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_746 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_747 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_748 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_749 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_750 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_751 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_46 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_736 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_737 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_738 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_739 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_740 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_741 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_742 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_743 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_744 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_745 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_746 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_747 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_748 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_749 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_750 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_751 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_46 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_46 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_752 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_753 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_754 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_755 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_756 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_757 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_758 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_759 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_760 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_761 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_762 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_763 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_764 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_765 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_766 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_767 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_47 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_752 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_753 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_754 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_755 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_756 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_757 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_758 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_759 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_760 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_761 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_762 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_763 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_764 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_765 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_766 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_767 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_47 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_47 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CLOSmiddle : 
    input clock : Clock
    input reset : Reset
    output io : {flip in64 : UInt<4>[64], flip validin64 : UInt<1>[64], flip tagin : UInt<2>, flip addrin : UInt<8>, out64 : UInt<4>[64], validout64 : UInt<1>[64], tagout : UInt<2>, addrout : UInt<8>, flip ctrl : UInt<128>}
    
    inst middle_0 of CLOScell4_32 @[BuildingBlock.scala 110:50]
    middle_0.clock <= clock
    middle_0.reset <= reset
    inst middle_1 of CLOScell4_33 @[BuildingBlock.scala 110:50]
    middle_1.clock <= clock
    middle_1.reset <= reset
    inst middle_2 of CLOScell4_34 @[BuildingBlock.scala 110:50]
    middle_2.clock <= clock
    middle_2.reset <= reset
    inst middle_3 of CLOScell4_35 @[BuildingBlock.scala 110:50]
    middle_3.clock <= clock
    middle_3.reset <= reset
    inst middle_4 of CLOScell4_36 @[BuildingBlock.scala 110:50]
    middle_4.clock <= clock
    middle_4.reset <= reset
    inst middle_5 of CLOScell4_37 @[BuildingBlock.scala 110:50]
    middle_5.clock <= clock
    middle_5.reset <= reset
    inst middle_6 of CLOScell4_38 @[BuildingBlock.scala 110:50]
    middle_6.clock <= clock
    middle_6.reset <= reset
    inst middle_7 of CLOScell4_39 @[BuildingBlock.scala 110:50]
    middle_7.clock <= clock
    middle_7.reset <= reset
    inst middle_8 of CLOScell4_40 @[BuildingBlock.scala 110:50]
    middle_8.clock <= clock
    middle_8.reset <= reset
    inst middle_9 of CLOScell4_41 @[BuildingBlock.scala 110:50]
    middle_9.clock <= clock
    middle_9.reset <= reset
    inst middle_10 of CLOScell4_42 @[BuildingBlock.scala 110:50]
    middle_10.clock <= clock
    middle_10.reset <= reset
    inst middle_11 of CLOScell4_43 @[BuildingBlock.scala 110:50]
    middle_11.clock <= clock
    middle_11.reset <= reset
    inst middle_12 of CLOScell4_44 @[BuildingBlock.scala 110:50]
    middle_12.clock <= clock
    middle_12.reset <= reset
    inst middle_13 of CLOScell4_45 @[BuildingBlock.scala 110:50]
    middle_13.clock <= clock
    middle_13.reset <= reset
    inst middle_14 of CLOScell4_46 @[BuildingBlock.scala 110:50]
    middle_14.clock <= clock
    middle_14.reset <= reset
    inst middle_15 of CLOScell4_47 @[BuildingBlock.scala 110:50]
    middle_15.clock <= clock
    middle_15.reset <= reset
    reg tag : UInt, clock @[BuildingBlock.scala 111:20]
    tag <= io.tagin @[BuildingBlock.scala 111:20]
    io.tagout <= tag @[BuildingBlock.scala 112:13]
    reg addr : UInt, clock @[BuildingBlock.scala 113:21]
    addr <= io.addrin @[BuildingBlock.scala 113:21]
    io.addrout <= addr @[BuildingBlock.scala 114:14]
    reg ctrl_reg : UInt<128>, clock with : (reset => (reset, UInt<128>("h00"))) @[BuildingBlock.scala 115:25]
    ctrl_reg <= io.ctrl @[BuildingBlock.scala 116:12]
    node _middle_0_io_in4_0_T = cat(io.validin64[0], io.in64[0]) @[Cat.scala 30:58]
    middle_0.io.in4[0] <= _middle_0_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_0_T = bits(middle_0.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[0] <= _io_out64_0_T @[BuildingBlock.scala 126:30]
    node _io_validout64_0_T = bits(middle_0.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[0] <= _io_validout64_0_T @[BuildingBlock.scala 127:35]
    node _middle_0_io_in4_1_T = cat(io.validin64[1], io.in64[1]) @[Cat.scala 30:58]
    middle_0.io.in4[1] <= _middle_0_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_4_T = bits(middle_0.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[4] <= _io_out64_4_T @[BuildingBlock.scala 126:30]
    node _io_validout64_4_T = bits(middle_0.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[4] <= _io_validout64_4_T @[BuildingBlock.scala 127:35]
    node _middle_0_io_in4_2_T = cat(io.validin64[2], io.in64[2]) @[Cat.scala 30:58]
    middle_0.io.in4[2] <= _middle_0_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_8_T = bits(middle_0.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[8] <= _io_out64_8_T @[BuildingBlock.scala 126:30]
    node _io_validout64_8_T = bits(middle_0.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[8] <= _io_validout64_8_T @[BuildingBlock.scala 127:35]
    node _middle_0_io_in4_3_T = cat(io.validin64[3], io.in64[3]) @[Cat.scala 30:58]
    middle_0.io.in4[3] <= _middle_0_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_12_T = bits(middle_0.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[12] <= _io_out64_12_T @[BuildingBlock.scala 126:30]
    node _io_validout64_12_T = bits(middle_0.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[12] <= _io_validout64_12_T @[BuildingBlock.scala 127:35]
    node _middle_1_io_in4_0_T = cat(io.validin64[4], io.in64[4]) @[Cat.scala 30:58]
    middle_1.io.in4[0] <= _middle_1_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_1_T = bits(middle_1.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[1] <= _io_out64_1_T @[BuildingBlock.scala 126:30]
    node _io_validout64_1_T = bits(middle_1.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[1] <= _io_validout64_1_T @[BuildingBlock.scala 127:35]
    node _middle_1_io_in4_1_T = cat(io.validin64[5], io.in64[5]) @[Cat.scala 30:58]
    middle_1.io.in4[1] <= _middle_1_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_5_T = bits(middle_1.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[5] <= _io_out64_5_T @[BuildingBlock.scala 126:30]
    node _io_validout64_5_T = bits(middle_1.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[5] <= _io_validout64_5_T @[BuildingBlock.scala 127:35]
    node _middle_1_io_in4_2_T = cat(io.validin64[6], io.in64[6]) @[Cat.scala 30:58]
    middle_1.io.in4[2] <= _middle_1_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_9_T = bits(middle_1.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[9] <= _io_out64_9_T @[BuildingBlock.scala 126:30]
    node _io_validout64_9_T = bits(middle_1.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[9] <= _io_validout64_9_T @[BuildingBlock.scala 127:35]
    node _middle_1_io_in4_3_T = cat(io.validin64[7], io.in64[7]) @[Cat.scala 30:58]
    middle_1.io.in4[3] <= _middle_1_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_13_T = bits(middle_1.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[13] <= _io_out64_13_T @[BuildingBlock.scala 126:30]
    node _io_validout64_13_T = bits(middle_1.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[13] <= _io_validout64_13_T @[BuildingBlock.scala 127:35]
    node _middle_2_io_in4_0_T = cat(io.validin64[8], io.in64[8]) @[Cat.scala 30:58]
    middle_2.io.in4[0] <= _middle_2_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_2_T = bits(middle_2.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[2] <= _io_out64_2_T @[BuildingBlock.scala 126:30]
    node _io_validout64_2_T = bits(middle_2.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[2] <= _io_validout64_2_T @[BuildingBlock.scala 127:35]
    node _middle_2_io_in4_1_T = cat(io.validin64[9], io.in64[9]) @[Cat.scala 30:58]
    middle_2.io.in4[1] <= _middle_2_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_6_T = bits(middle_2.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[6] <= _io_out64_6_T @[BuildingBlock.scala 126:30]
    node _io_validout64_6_T = bits(middle_2.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[6] <= _io_validout64_6_T @[BuildingBlock.scala 127:35]
    node _middle_2_io_in4_2_T = cat(io.validin64[10], io.in64[10]) @[Cat.scala 30:58]
    middle_2.io.in4[2] <= _middle_2_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_10_T = bits(middle_2.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[10] <= _io_out64_10_T @[BuildingBlock.scala 126:30]
    node _io_validout64_10_T = bits(middle_2.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[10] <= _io_validout64_10_T @[BuildingBlock.scala 127:35]
    node _middle_2_io_in4_3_T = cat(io.validin64[11], io.in64[11]) @[Cat.scala 30:58]
    middle_2.io.in4[3] <= _middle_2_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_14_T = bits(middle_2.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[14] <= _io_out64_14_T @[BuildingBlock.scala 126:30]
    node _io_validout64_14_T = bits(middle_2.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[14] <= _io_validout64_14_T @[BuildingBlock.scala 127:35]
    node _middle_3_io_in4_0_T = cat(io.validin64[12], io.in64[12]) @[Cat.scala 30:58]
    middle_3.io.in4[0] <= _middle_3_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_3_T = bits(middle_3.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[3] <= _io_out64_3_T @[BuildingBlock.scala 126:30]
    node _io_validout64_3_T = bits(middle_3.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[3] <= _io_validout64_3_T @[BuildingBlock.scala 127:35]
    node _middle_3_io_in4_1_T = cat(io.validin64[13], io.in64[13]) @[Cat.scala 30:58]
    middle_3.io.in4[1] <= _middle_3_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_7_T = bits(middle_3.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[7] <= _io_out64_7_T @[BuildingBlock.scala 126:30]
    node _io_validout64_7_T = bits(middle_3.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[7] <= _io_validout64_7_T @[BuildingBlock.scala 127:35]
    node _middle_3_io_in4_2_T = cat(io.validin64[14], io.in64[14]) @[Cat.scala 30:58]
    middle_3.io.in4[2] <= _middle_3_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_11_T = bits(middle_3.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[11] <= _io_out64_11_T @[BuildingBlock.scala 126:30]
    node _io_validout64_11_T = bits(middle_3.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[11] <= _io_validout64_11_T @[BuildingBlock.scala 127:35]
    node _middle_3_io_in4_3_T = cat(io.validin64[15], io.in64[15]) @[Cat.scala 30:58]
    middle_3.io.in4[3] <= _middle_3_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_15_T = bits(middle_3.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[15] <= _io_out64_15_T @[BuildingBlock.scala 126:30]
    node _io_validout64_15_T = bits(middle_3.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[15] <= _io_validout64_15_T @[BuildingBlock.scala 127:35]
    node _middle_4_io_in4_0_T = cat(io.validin64[16], io.in64[16]) @[Cat.scala 30:58]
    middle_4.io.in4[0] <= _middle_4_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_16_T = bits(middle_4.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[16] <= _io_out64_16_T @[BuildingBlock.scala 126:30]
    node _io_validout64_16_T = bits(middle_4.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[16] <= _io_validout64_16_T @[BuildingBlock.scala 127:35]
    node _middle_4_io_in4_1_T = cat(io.validin64[17], io.in64[17]) @[Cat.scala 30:58]
    middle_4.io.in4[1] <= _middle_4_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_20_T = bits(middle_4.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[20] <= _io_out64_20_T @[BuildingBlock.scala 126:30]
    node _io_validout64_20_T = bits(middle_4.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[20] <= _io_validout64_20_T @[BuildingBlock.scala 127:35]
    node _middle_4_io_in4_2_T = cat(io.validin64[18], io.in64[18]) @[Cat.scala 30:58]
    middle_4.io.in4[2] <= _middle_4_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_24_T = bits(middle_4.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[24] <= _io_out64_24_T @[BuildingBlock.scala 126:30]
    node _io_validout64_24_T = bits(middle_4.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[24] <= _io_validout64_24_T @[BuildingBlock.scala 127:35]
    node _middle_4_io_in4_3_T = cat(io.validin64[19], io.in64[19]) @[Cat.scala 30:58]
    middle_4.io.in4[3] <= _middle_4_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_28_T = bits(middle_4.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[28] <= _io_out64_28_T @[BuildingBlock.scala 126:30]
    node _io_validout64_28_T = bits(middle_4.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[28] <= _io_validout64_28_T @[BuildingBlock.scala 127:35]
    node _middle_5_io_in4_0_T = cat(io.validin64[20], io.in64[20]) @[Cat.scala 30:58]
    middle_5.io.in4[0] <= _middle_5_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_17_T = bits(middle_5.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[17] <= _io_out64_17_T @[BuildingBlock.scala 126:30]
    node _io_validout64_17_T = bits(middle_5.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[17] <= _io_validout64_17_T @[BuildingBlock.scala 127:35]
    node _middle_5_io_in4_1_T = cat(io.validin64[21], io.in64[21]) @[Cat.scala 30:58]
    middle_5.io.in4[1] <= _middle_5_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_21_T = bits(middle_5.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[21] <= _io_out64_21_T @[BuildingBlock.scala 126:30]
    node _io_validout64_21_T = bits(middle_5.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[21] <= _io_validout64_21_T @[BuildingBlock.scala 127:35]
    node _middle_5_io_in4_2_T = cat(io.validin64[22], io.in64[22]) @[Cat.scala 30:58]
    middle_5.io.in4[2] <= _middle_5_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_25_T = bits(middle_5.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[25] <= _io_out64_25_T @[BuildingBlock.scala 126:30]
    node _io_validout64_25_T = bits(middle_5.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[25] <= _io_validout64_25_T @[BuildingBlock.scala 127:35]
    node _middle_5_io_in4_3_T = cat(io.validin64[23], io.in64[23]) @[Cat.scala 30:58]
    middle_5.io.in4[3] <= _middle_5_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_29_T = bits(middle_5.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[29] <= _io_out64_29_T @[BuildingBlock.scala 126:30]
    node _io_validout64_29_T = bits(middle_5.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[29] <= _io_validout64_29_T @[BuildingBlock.scala 127:35]
    node _middle_6_io_in4_0_T = cat(io.validin64[24], io.in64[24]) @[Cat.scala 30:58]
    middle_6.io.in4[0] <= _middle_6_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_18_T = bits(middle_6.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[18] <= _io_out64_18_T @[BuildingBlock.scala 126:30]
    node _io_validout64_18_T = bits(middle_6.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[18] <= _io_validout64_18_T @[BuildingBlock.scala 127:35]
    node _middle_6_io_in4_1_T = cat(io.validin64[25], io.in64[25]) @[Cat.scala 30:58]
    middle_6.io.in4[1] <= _middle_6_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_22_T = bits(middle_6.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[22] <= _io_out64_22_T @[BuildingBlock.scala 126:30]
    node _io_validout64_22_T = bits(middle_6.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[22] <= _io_validout64_22_T @[BuildingBlock.scala 127:35]
    node _middle_6_io_in4_2_T = cat(io.validin64[26], io.in64[26]) @[Cat.scala 30:58]
    middle_6.io.in4[2] <= _middle_6_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_26_T = bits(middle_6.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[26] <= _io_out64_26_T @[BuildingBlock.scala 126:30]
    node _io_validout64_26_T = bits(middle_6.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[26] <= _io_validout64_26_T @[BuildingBlock.scala 127:35]
    node _middle_6_io_in4_3_T = cat(io.validin64[27], io.in64[27]) @[Cat.scala 30:58]
    middle_6.io.in4[3] <= _middle_6_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_30_T = bits(middle_6.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[30] <= _io_out64_30_T @[BuildingBlock.scala 126:30]
    node _io_validout64_30_T = bits(middle_6.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[30] <= _io_validout64_30_T @[BuildingBlock.scala 127:35]
    node _middle_7_io_in4_0_T = cat(io.validin64[28], io.in64[28]) @[Cat.scala 30:58]
    middle_7.io.in4[0] <= _middle_7_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_19_T = bits(middle_7.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[19] <= _io_out64_19_T @[BuildingBlock.scala 126:30]
    node _io_validout64_19_T = bits(middle_7.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[19] <= _io_validout64_19_T @[BuildingBlock.scala 127:35]
    node _middle_7_io_in4_1_T = cat(io.validin64[29], io.in64[29]) @[Cat.scala 30:58]
    middle_7.io.in4[1] <= _middle_7_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_23_T = bits(middle_7.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[23] <= _io_out64_23_T @[BuildingBlock.scala 126:30]
    node _io_validout64_23_T = bits(middle_7.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[23] <= _io_validout64_23_T @[BuildingBlock.scala 127:35]
    node _middle_7_io_in4_2_T = cat(io.validin64[30], io.in64[30]) @[Cat.scala 30:58]
    middle_7.io.in4[2] <= _middle_7_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_27_T = bits(middle_7.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[27] <= _io_out64_27_T @[BuildingBlock.scala 126:30]
    node _io_validout64_27_T = bits(middle_7.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[27] <= _io_validout64_27_T @[BuildingBlock.scala 127:35]
    node _middle_7_io_in4_3_T = cat(io.validin64[31], io.in64[31]) @[Cat.scala 30:58]
    middle_7.io.in4[3] <= _middle_7_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_31_T = bits(middle_7.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[31] <= _io_out64_31_T @[BuildingBlock.scala 126:30]
    node _io_validout64_31_T = bits(middle_7.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[31] <= _io_validout64_31_T @[BuildingBlock.scala 127:35]
    node _middle_8_io_in4_0_T = cat(io.validin64[32], io.in64[32]) @[Cat.scala 30:58]
    middle_8.io.in4[0] <= _middle_8_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_32_T = bits(middle_8.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[32] <= _io_out64_32_T @[BuildingBlock.scala 126:30]
    node _io_validout64_32_T = bits(middle_8.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[32] <= _io_validout64_32_T @[BuildingBlock.scala 127:35]
    node _middle_8_io_in4_1_T = cat(io.validin64[33], io.in64[33]) @[Cat.scala 30:58]
    middle_8.io.in4[1] <= _middle_8_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_36_T = bits(middle_8.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[36] <= _io_out64_36_T @[BuildingBlock.scala 126:30]
    node _io_validout64_36_T = bits(middle_8.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[36] <= _io_validout64_36_T @[BuildingBlock.scala 127:35]
    node _middle_8_io_in4_2_T = cat(io.validin64[34], io.in64[34]) @[Cat.scala 30:58]
    middle_8.io.in4[2] <= _middle_8_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_40_T = bits(middle_8.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[40] <= _io_out64_40_T @[BuildingBlock.scala 126:30]
    node _io_validout64_40_T = bits(middle_8.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[40] <= _io_validout64_40_T @[BuildingBlock.scala 127:35]
    node _middle_8_io_in4_3_T = cat(io.validin64[35], io.in64[35]) @[Cat.scala 30:58]
    middle_8.io.in4[3] <= _middle_8_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_44_T = bits(middle_8.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[44] <= _io_out64_44_T @[BuildingBlock.scala 126:30]
    node _io_validout64_44_T = bits(middle_8.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[44] <= _io_validout64_44_T @[BuildingBlock.scala 127:35]
    node _middle_9_io_in4_0_T = cat(io.validin64[36], io.in64[36]) @[Cat.scala 30:58]
    middle_9.io.in4[0] <= _middle_9_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_33_T = bits(middle_9.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[33] <= _io_out64_33_T @[BuildingBlock.scala 126:30]
    node _io_validout64_33_T = bits(middle_9.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[33] <= _io_validout64_33_T @[BuildingBlock.scala 127:35]
    node _middle_9_io_in4_1_T = cat(io.validin64[37], io.in64[37]) @[Cat.scala 30:58]
    middle_9.io.in4[1] <= _middle_9_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_37_T = bits(middle_9.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[37] <= _io_out64_37_T @[BuildingBlock.scala 126:30]
    node _io_validout64_37_T = bits(middle_9.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[37] <= _io_validout64_37_T @[BuildingBlock.scala 127:35]
    node _middle_9_io_in4_2_T = cat(io.validin64[38], io.in64[38]) @[Cat.scala 30:58]
    middle_9.io.in4[2] <= _middle_9_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_41_T = bits(middle_9.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[41] <= _io_out64_41_T @[BuildingBlock.scala 126:30]
    node _io_validout64_41_T = bits(middle_9.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[41] <= _io_validout64_41_T @[BuildingBlock.scala 127:35]
    node _middle_9_io_in4_3_T = cat(io.validin64[39], io.in64[39]) @[Cat.scala 30:58]
    middle_9.io.in4[3] <= _middle_9_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_45_T = bits(middle_9.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[45] <= _io_out64_45_T @[BuildingBlock.scala 126:30]
    node _io_validout64_45_T = bits(middle_9.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[45] <= _io_validout64_45_T @[BuildingBlock.scala 127:35]
    node _middle_10_io_in4_0_T = cat(io.validin64[40], io.in64[40]) @[Cat.scala 30:58]
    middle_10.io.in4[0] <= _middle_10_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_34_T = bits(middle_10.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[34] <= _io_out64_34_T @[BuildingBlock.scala 126:30]
    node _io_validout64_34_T = bits(middle_10.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[34] <= _io_validout64_34_T @[BuildingBlock.scala 127:35]
    node _middle_10_io_in4_1_T = cat(io.validin64[41], io.in64[41]) @[Cat.scala 30:58]
    middle_10.io.in4[1] <= _middle_10_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_38_T = bits(middle_10.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[38] <= _io_out64_38_T @[BuildingBlock.scala 126:30]
    node _io_validout64_38_T = bits(middle_10.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[38] <= _io_validout64_38_T @[BuildingBlock.scala 127:35]
    node _middle_10_io_in4_2_T = cat(io.validin64[42], io.in64[42]) @[Cat.scala 30:58]
    middle_10.io.in4[2] <= _middle_10_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_42_T = bits(middle_10.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[42] <= _io_out64_42_T @[BuildingBlock.scala 126:30]
    node _io_validout64_42_T = bits(middle_10.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[42] <= _io_validout64_42_T @[BuildingBlock.scala 127:35]
    node _middle_10_io_in4_3_T = cat(io.validin64[43], io.in64[43]) @[Cat.scala 30:58]
    middle_10.io.in4[3] <= _middle_10_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_46_T = bits(middle_10.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[46] <= _io_out64_46_T @[BuildingBlock.scala 126:30]
    node _io_validout64_46_T = bits(middle_10.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[46] <= _io_validout64_46_T @[BuildingBlock.scala 127:35]
    node _middle_11_io_in4_0_T = cat(io.validin64[44], io.in64[44]) @[Cat.scala 30:58]
    middle_11.io.in4[0] <= _middle_11_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_35_T = bits(middle_11.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[35] <= _io_out64_35_T @[BuildingBlock.scala 126:30]
    node _io_validout64_35_T = bits(middle_11.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[35] <= _io_validout64_35_T @[BuildingBlock.scala 127:35]
    node _middle_11_io_in4_1_T = cat(io.validin64[45], io.in64[45]) @[Cat.scala 30:58]
    middle_11.io.in4[1] <= _middle_11_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_39_T = bits(middle_11.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[39] <= _io_out64_39_T @[BuildingBlock.scala 126:30]
    node _io_validout64_39_T = bits(middle_11.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[39] <= _io_validout64_39_T @[BuildingBlock.scala 127:35]
    node _middle_11_io_in4_2_T = cat(io.validin64[46], io.in64[46]) @[Cat.scala 30:58]
    middle_11.io.in4[2] <= _middle_11_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_43_T = bits(middle_11.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[43] <= _io_out64_43_T @[BuildingBlock.scala 126:30]
    node _io_validout64_43_T = bits(middle_11.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[43] <= _io_validout64_43_T @[BuildingBlock.scala 127:35]
    node _middle_11_io_in4_3_T = cat(io.validin64[47], io.in64[47]) @[Cat.scala 30:58]
    middle_11.io.in4[3] <= _middle_11_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_47_T = bits(middle_11.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[47] <= _io_out64_47_T @[BuildingBlock.scala 126:30]
    node _io_validout64_47_T = bits(middle_11.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[47] <= _io_validout64_47_T @[BuildingBlock.scala 127:35]
    node _middle_12_io_in4_0_T = cat(io.validin64[48], io.in64[48]) @[Cat.scala 30:58]
    middle_12.io.in4[0] <= _middle_12_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_48_T = bits(middle_12.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[48] <= _io_out64_48_T @[BuildingBlock.scala 126:30]
    node _io_validout64_48_T = bits(middle_12.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[48] <= _io_validout64_48_T @[BuildingBlock.scala 127:35]
    node _middle_12_io_in4_1_T = cat(io.validin64[49], io.in64[49]) @[Cat.scala 30:58]
    middle_12.io.in4[1] <= _middle_12_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_52_T = bits(middle_12.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[52] <= _io_out64_52_T @[BuildingBlock.scala 126:30]
    node _io_validout64_52_T = bits(middle_12.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[52] <= _io_validout64_52_T @[BuildingBlock.scala 127:35]
    node _middle_12_io_in4_2_T = cat(io.validin64[50], io.in64[50]) @[Cat.scala 30:58]
    middle_12.io.in4[2] <= _middle_12_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_56_T = bits(middle_12.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[56] <= _io_out64_56_T @[BuildingBlock.scala 126:30]
    node _io_validout64_56_T = bits(middle_12.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[56] <= _io_validout64_56_T @[BuildingBlock.scala 127:35]
    node _middle_12_io_in4_3_T = cat(io.validin64[51], io.in64[51]) @[Cat.scala 30:58]
    middle_12.io.in4[3] <= _middle_12_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_60_T = bits(middle_12.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[60] <= _io_out64_60_T @[BuildingBlock.scala 126:30]
    node _io_validout64_60_T = bits(middle_12.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[60] <= _io_validout64_60_T @[BuildingBlock.scala 127:35]
    node _middle_13_io_in4_0_T = cat(io.validin64[52], io.in64[52]) @[Cat.scala 30:58]
    middle_13.io.in4[0] <= _middle_13_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_49_T = bits(middle_13.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[49] <= _io_out64_49_T @[BuildingBlock.scala 126:30]
    node _io_validout64_49_T = bits(middle_13.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[49] <= _io_validout64_49_T @[BuildingBlock.scala 127:35]
    node _middle_13_io_in4_1_T = cat(io.validin64[53], io.in64[53]) @[Cat.scala 30:58]
    middle_13.io.in4[1] <= _middle_13_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_53_T = bits(middle_13.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[53] <= _io_out64_53_T @[BuildingBlock.scala 126:30]
    node _io_validout64_53_T = bits(middle_13.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[53] <= _io_validout64_53_T @[BuildingBlock.scala 127:35]
    node _middle_13_io_in4_2_T = cat(io.validin64[54], io.in64[54]) @[Cat.scala 30:58]
    middle_13.io.in4[2] <= _middle_13_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_57_T = bits(middle_13.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[57] <= _io_out64_57_T @[BuildingBlock.scala 126:30]
    node _io_validout64_57_T = bits(middle_13.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[57] <= _io_validout64_57_T @[BuildingBlock.scala 127:35]
    node _middle_13_io_in4_3_T = cat(io.validin64[55], io.in64[55]) @[Cat.scala 30:58]
    middle_13.io.in4[3] <= _middle_13_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_61_T = bits(middle_13.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[61] <= _io_out64_61_T @[BuildingBlock.scala 126:30]
    node _io_validout64_61_T = bits(middle_13.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[61] <= _io_validout64_61_T @[BuildingBlock.scala 127:35]
    node _middle_14_io_in4_0_T = cat(io.validin64[56], io.in64[56]) @[Cat.scala 30:58]
    middle_14.io.in4[0] <= _middle_14_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_50_T = bits(middle_14.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[50] <= _io_out64_50_T @[BuildingBlock.scala 126:30]
    node _io_validout64_50_T = bits(middle_14.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[50] <= _io_validout64_50_T @[BuildingBlock.scala 127:35]
    node _middle_14_io_in4_1_T = cat(io.validin64[57], io.in64[57]) @[Cat.scala 30:58]
    middle_14.io.in4[1] <= _middle_14_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_54_T = bits(middle_14.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[54] <= _io_out64_54_T @[BuildingBlock.scala 126:30]
    node _io_validout64_54_T = bits(middle_14.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[54] <= _io_validout64_54_T @[BuildingBlock.scala 127:35]
    node _middle_14_io_in4_2_T = cat(io.validin64[58], io.in64[58]) @[Cat.scala 30:58]
    middle_14.io.in4[2] <= _middle_14_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_58_T = bits(middle_14.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[58] <= _io_out64_58_T @[BuildingBlock.scala 126:30]
    node _io_validout64_58_T = bits(middle_14.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[58] <= _io_validout64_58_T @[BuildingBlock.scala 127:35]
    node _middle_14_io_in4_3_T = cat(io.validin64[59], io.in64[59]) @[Cat.scala 30:58]
    middle_14.io.in4[3] <= _middle_14_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_62_T = bits(middle_14.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[62] <= _io_out64_62_T @[BuildingBlock.scala 126:30]
    node _io_validout64_62_T = bits(middle_14.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[62] <= _io_validout64_62_T @[BuildingBlock.scala 127:35]
    node _middle_15_io_in4_0_T = cat(io.validin64[60], io.in64[60]) @[Cat.scala 30:58]
    middle_15.io.in4[0] <= _middle_15_io_in4_0_T @[BuildingBlock.scala 123:33]
    node _io_out64_51_T = bits(middle_15.io.out4[0], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[51] <= _io_out64_51_T @[BuildingBlock.scala 126:30]
    node _io_validout64_51_T = bits(middle_15.io.out4[0], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[51] <= _io_validout64_51_T @[BuildingBlock.scala 127:35]
    node _middle_15_io_in4_1_T = cat(io.validin64[61], io.in64[61]) @[Cat.scala 30:58]
    middle_15.io.in4[1] <= _middle_15_io_in4_1_T @[BuildingBlock.scala 123:33]
    node _io_out64_55_T = bits(middle_15.io.out4[1], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[55] <= _io_out64_55_T @[BuildingBlock.scala 126:30]
    node _io_validout64_55_T = bits(middle_15.io.out4[1], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[55] <= _io_validout64_55_T @[BuildingBlock.scala 127:35]
    node _middle_15_io_in4_2_T = cat(io.validin64[62], io.in64[62]) @[Cat.scala 30:58]
    middle_15.io.in4[2] <= _middle_15_io_in4_2_T @[BuildingBlock.scala 123:33]
    node _io_out64_59_T = bits(middle_15.io.out4[2], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[59] <= _io_out64_59_T @[BuildingBlock.scala 126:30]
    node _io_validout64_59_T = bits(middle_15.io.out4[2], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[59] <= _io_validout64_59_T @[BuildingBlock.scala 127:35]
    node _middle_15_io_in4_3_T = cat(io.validin64[63], io.in64[63]) @[Cat.scala 30:58]
    middle_15.io.in4[3] <= _middle_15_io_in4_3_T @[BuildingBlock.scala 123:33]
    node _io_out64_63_T = bits(middle_15.io.out4[3], 3, 0) @[BuildingBlock.scala 126:57]
    io.out64[63] <= _io_out64_63_T @[BuildingBlock.scala 126:30]
    node _io_validout64_63_T = bits(middle_15.io.out4[3], 4, 4) @[BuildingBlock.scala 127:62]
    io.validout64[63] <= _io_validout64_63_T @[BuildingBlock.scala 127:35]
    node _middle_0_io_ctrl_T = bits(ctrl_reg, 127, 120) @[BuildingBlock.scala 131:34]
    middle_0.io.ctrl <= _middle_0_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_1_io_ctrl_T = bits(ctrl_reg, 119, 112) @[BuildingBlock.scala 131:34]
    middle_1.io.ctrl <= _middle_1_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_2_io_ctrl_T = bits(ctrl_reg, 111, 104) @[BuildingBlock.scala 131:34]
    middle_2.io.ctrl <= _middle_2_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_3_io_ctrl_T = bits(ctrl_reg, 103, 96) @[BuildingBlock.scala 131:34]
    middle_3.io.ctrl <= _middle_3_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_4_io_ctrl_T = bits(ctrl_reg, 95, 88) @[BuildingBlock.scala 131:34]
    middle_4.io.ctrl <= _middle_4_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_5_io_ctrl_T = bits(ctrl_reg, 87, 80) @[BuildingBlock.scala 131:34]
    middle_5.io.ctrl <= _middle_5_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_6_io_ctrl_T = bits(ctrl_reg, 79, 72) @[BuildingBlock.scala 131:34]
    middle_6.io.ctrl <= _middle_6_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_7_io_ctrl_T = bits(ctrl_reg, 71, 64) @[BuildingBlock.scala 131:34]
    middle_7.io.ctrl <= _middle_7_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_8_io_ctrl_T = bits(ctrl_reg, 63, 56) @[BuildingBlock.scala 131:34]
    middle_8.io.ctrl <= _middle_8_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_9_io_ctrl_T = bits(ctrl_reg, 55, 48) @[BuildingBlock.scala 131:34]
    middle_9.io.ctrl <= _middle_9_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_10_io_ctrl_T = bits(ctrl_reg, 47, 40) @[BuildingBlock.scala 131:34]
    middle_10.io.ctrl <= _middle_10_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_11_io_ctrl_T = bits(ctrl_reg, 39, 32) @[BuildingBlock.scala 131:34]
    middle_11.io.ctrl <= _middle_11_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_12_io_ctrl_T = bits(ctrl_reg, 31, 24) @[BuildingBlock.scala 131:34]
    middle_12.io.ctrl <= _middle_12_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_13_io_ctrl_T = bits(ctrl_reg, 23, 16) @[BuildingBlock.scala 131:34]
    middle_13.io.ctrl <= _middle_13_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_14_io_ctrl_T = bits(ctrl_reg, 15, 8) @[BuildingBlock.scala 131:34]
    middle_14.io.ctrl <= _middle_14_io_ctrl_T @[BuildingBlock.scala 131:23]
    node _middle_15_io_ctrl_T = bits(ctrl_reg, 7, 0) @[BuildingBlock.scala 131:34]
    middle_15.io.ctrl <= _middle_15_io_ctrl_T @[BuildingBlock.scala 131:23]
    
  module CrossBarCell_768 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_769 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_770 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_771 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_772 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_773 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_774 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_775 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_776 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_777 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_778 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_779 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_780 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_781 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_782 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_783 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_48 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_768 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_769 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_770 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_771 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_772 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_773 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_774 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_775 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_776 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_777 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_778 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_779 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_780 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_781 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_782 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_783 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_48 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_48 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_784 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_785 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_786 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_787 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_788 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_789 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_790 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_791 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_792 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_793 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_794 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_795 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_796 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_797 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_798 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_799 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_49 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_784 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_785 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_786 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_787 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_788 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_789 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_790 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_791 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_792 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_793 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_794 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_795 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_796 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_797 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_798 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_799 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_49 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_49 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_800 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_801 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_802 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_803 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_804 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_805 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_806 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_807 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_808 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_809 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_810 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_811 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_812 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_813 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_814 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_815 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_50 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_800 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_801 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_802 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_803 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_804 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_805 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_806 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_807 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_808 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_809 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_810 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_811 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_812 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_813 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_814 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_815 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_50 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_50 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_816 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_817 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_818 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_819 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_820 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_821 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_822 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_823 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_824 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_825 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_826 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_827 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_828 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_829 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_830 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_831 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_51 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_816 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_817 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_818 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_819 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_820 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_821 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_822 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_823 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_824 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_825 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_826 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_827 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_828 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_829 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_830 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_831 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_51 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_51 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_832 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_833 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_834 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_835 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_836 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_837 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_838 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_839 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_840 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_841 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_842 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_843 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_844 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_845 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_846 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_847 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_52 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_832 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_833 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_834 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_835 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_836 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_837 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_838 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_839 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_840 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_841 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_842 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_843 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_844 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_845 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_846 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_847 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_52 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_52 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_848 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_849 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_850 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_851 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_852 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_853 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_854 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_855 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_856 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_857 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_858 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_859 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_860 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_861 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_862 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_863 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_53 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_848 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_849 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_850 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_851 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_852 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_853 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_854 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_855 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_856 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_857 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_858 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_859 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_860 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_861 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_862 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_863 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_53 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_53 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_864 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_865 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_866 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_867 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_868 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_869 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_870 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_871 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_872 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_873 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_874 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_875 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_876 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_877 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_878 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_879 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_54 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_864 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_865 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_866 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_867 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_868 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_869 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_870 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_871 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_872 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_873 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_874 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_875 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_876 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_877 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_878 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_879 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_54 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_54 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_880 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_881 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_882 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_883 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_884 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_885 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_886 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_887 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_888 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_889 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_890 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_891 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_892 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_893 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_894 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_895 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_55 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_880 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_881 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_882 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_883 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_884 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_885 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_886 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_887 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_888 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_889 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_890 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_891 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_892 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_893 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_894 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_895 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_55 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_55 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_896 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_897 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_898 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_899 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_900 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_901 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_902 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_903 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_904 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_905 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_906 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_907 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_908 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_909 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_910 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_911 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_56 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_896 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_897 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_898 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_899 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_900 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_901 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_902 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_903 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_904 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_905 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_906 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_907 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_908 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_909 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_910 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_911 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_56 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_56 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_912 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_913 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_914 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_915 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_916 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_917 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_918 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_919 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_920 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_921 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_922 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_923 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_924 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_925 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_926 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_927 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_57 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_912 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_913 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_914 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_915 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_916 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_917 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_918 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_919 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_920 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_921 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_922 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_923 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_924 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_925 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_926 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_927 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_57 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_57 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_928 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_929 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_930 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_931 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_932 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_933 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_934 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_935 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_936 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_937 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_938 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_939 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_940 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_941 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_942 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_943 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_58 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_928 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_929 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_930 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_931 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_932 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_933 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_934 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_935 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_936 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_937 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_938 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_939 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_940 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_941 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_942 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_943 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_58 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_58 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_944 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_945 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_946 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_947 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_948 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_949 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_950 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_951 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_952 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_953 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_954 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_955 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_956 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_957 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_958 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_959 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_59 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_944 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_945 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_946 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_947 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_948 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_949 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_950 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_951 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_952 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_953 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_954 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_955 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_956 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_957 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_958 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_959 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_59 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_59 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_960 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_961 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_962 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_963 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_964 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_965 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_966 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_967 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_968 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_969 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_970 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_971 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_972 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_973 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_974 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_975 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_60 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_960 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_961 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_962 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_963 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_964 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_965 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_966 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_967 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_968 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_969 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_970 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_971 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_972 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_973 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_974 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_975 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_60 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_60 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_976 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_977 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_978 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_979 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_980 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_981 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_982 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_983 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_984 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_985 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_986 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_987 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_988 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_989 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_990 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_991 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_61 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_976 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_977 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_978 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_979 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_980 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_981 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_982 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_983 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_984 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_985 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_986 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_987 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_988 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_989 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_990 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_991 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_61 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_61 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_992 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_993 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_994 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_995 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_996 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_997 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_998 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_999 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1000 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1001 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1002 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1003 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1004 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1005 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1006 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1007 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_62 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_992 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_993 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_994 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_995 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_996 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_997 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_998 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_999 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1000 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1001 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1002 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1003 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1004 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1005 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1006 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1007 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_62 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_62 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1008 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1009 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1010 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1011 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1012 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1013 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1014 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1015 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1016 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1017 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1018 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1019 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1020 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1021 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1022 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1023 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_63 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1008 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1009 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1010 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1011 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1012 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1013 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1014 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1015 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1016 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1017 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1018 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1019 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1020 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1021 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1022 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1023 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_63 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_63 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CLOSegress1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in64 : UInt<4>[64], flip validin64 : UInt<1>[64], flip tagin : UInt<2>, flip addrin : UInt<8>, out64 : UInt<4>[64], validout64 : UInt<1>[64], tagout : UInt<2>, addrout : UInt<8>, flip ctrl : UInt<128>}
    
    inst egress1_0 of CLOScell4_48 @[BuildingBlock.scala 147:51]
    egress1_0.clock <= clock
    egress1_0.reset <= reset
    inst egress1_1 of CLOScell4_49 @[BuildingBlock.scala 147:51]
    egress1_1.clock <= clock
    egress1_1.reset <= reset
    inst egress1_2 of CLOScell4_50 @[BuildingBlock.scala 147:51]
    egress1_2.clock <= clock
    egress1_2.reset <= reset
    inst egress1_3 of CLOScell4_51 @[BuildingBlock.scala 147:51]
    egress1_3.clock <= clock
    egress1_3.reset <= reset
    inst egress1_4 of CLOScell4_52 @[BuildingBlock.scala 147:51]
    egress1_4.clock <= clock
    egress1_4.reset <= reset
    inst egress1_5 of CLOScell4_53 @[BuildingBlock.scala 147:51]
    egress1_5.clock <= clock
    egress1_5.reset <= reset
    inst egress1_6 of CLOScell4_54 @[BuildingBlock.scala 147:51]
    egress1_6.clock <= clock
    egress1_6.reset <= reset
    inst egress1_7 of CLOScell4_55 @[BuildingBlock.scala 147:51]
    egress1_7.clock <= clock
    egress1_7.reset <= reset
    inst egress1_8 of CLOScell4_56 @[BuildingBlock.scala 147:51]
    egress1_8.clock <= clock
    egress1_8.reset <= reset
    inst egress1_9 of CLOScell4_57 @[BuildingBlock.scala 147:51]
    egress1_9.clock <= clock
    egress1_9.reset <= reset
    inst egress1_10 of CLOScell4_58 @[BuildingBlock.scala 147:51]
    egress1_10.clock <= clock
    egress1_10.reset <= reset
    inst egress1_11 of CLOScell4_59 @[BuildingBlock.scala 147:51]
    egress1_11.clock <= clock
    egress1_11.reset <= reset
    inst egress1_12 of CLOScell4_60 @[BuildingBlock.scala 147:51]
    egress1_12.clock <= clock
    egress1_12.reset <= reset
    inst egress1_13 of CLOScell4_61 @[BuildingBlock.scala 147:51]
    egress1_13.clock <= clock
    egress1_13.reset <= reset
    inst egress1_14 of CLOScell4_62 @[BuildingBlock.scala 147:51]
    egress1_14.clock <= clock
    egress1_14.reset <= reset
    inst egress1_15 of CLOScell4_63 @[BuildingBlock.scala 147:51]
    egress1_15.clock <= clock
    egress1_15.reset <= reset
    reg tag : UInt, clock @[BuildingBlock.scala 148:20]
    tag <= io.tagin @[BuildingBlock.scala 148:20]
    io.tagout <= tag @[BuildingBlock.scala 149:13]
    reg addr : UInt, clock @[BuildingBlock.scala 150:21]
    addr <= io.addrin @[BuildingBlock.scala 150:21]
    io.addrout <= addr @[BuildingBlock.scala 151:14]
    reg ctrl_reg : UInt<128>, clock with : (reset => (reset, UInt<128>("h00"))) @[BuildingBlock.scala 152:25]
    ctrl_reg <= io.ctrl @[BuildingBlock.scala 153:12]
    node _egress1_0_io_in4_0_T = cat(io.validin64[0], io.in64[0]) @[Cat.scala 30:58]
    egress1_0.io.in4[0] <= _egress1_0_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_0_T = bits(egress1_0.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[0] <= _io_out64_0_T @[BuildingBlock.scala 169:30]
    node _io_validout64_0_T = bits(egress1_0.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[0] <= _io_validout64_0_T @[BuildingBlock.scala 170:35]
    node _egress1_0_io_in4_1_T = cat(io.validin64[1], io.in64[1]) @[Cat.scala 30:58]
    egress1_0.io.in4[1] <= _egress1_0_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_4_T = bits(egress1_0.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[4] <= _io_out64_4_T @[BuildingBlock.scala 169:30]
    node _io_validout64_4_T = bits(egress1_0.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[4] <= _io_validout64_4_T @[BuildingBlock.scala 170:35]
    node _egress1_0_io_in4_2_T = cat(io.validin64[2], io.in64[2]) @[Cat.scala 30:58]
    egress1_0.io.in4[2] <= _egress1_0_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_8_T = bits(egress1_0.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[8] <= _io_out64_8_T @[BuildingBlock.scala 169:30]
    node _io_validout64_8_T = bits(egress1_0.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[8] <= _io_validout64_8_T @[BuildingBlock.scala 170:35]
    node _egress1_0_io_in4_3_T = cat(io.validin64[3], io.in64[3]) @[Cat.scala 30:58]
    egress1_0.io.in4[3] <= _egress1_0_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_12_T = bits(egress1_0.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[12] <= _io_out64_12_T @[BuildingBlock.scala 169:30]
    node _io_validout64_12_T = bits(egress1_0.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[12] <= _io_validout64_12_T @[BuildingBlock.scala 170:35]
    node _egress1_1_io_in4_0_T = cat(io.validin64[4], io.in64[4]) @[Cat.scala 30:58]
    egress1_1.io.in4[0] <= _egress1_1_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_16_T = bits(egress1_1.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[16] <= _io_out64_16_T @[BuildingBlock.scala 169:30]
    node _io_validout64_16_T = bits(egress1_1.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[16] <= _io_validout64_16_T @[BuildingBlock.scala 170:35]
    node _egress1_1_io_in4_1_T = cat(io.validin64[5], io.in64[5]) @[Cat.scala 30:58]
    egress1_1.io.in4[1] <= _egress1_1_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_20_T = bits(egress1_1.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[20] <= _io_out64_20_T @[BuildingBlock.scala 169:30]
    node _io_validout64_20_T = bits(egress1_1.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[20] <= _io_validout64_20_T @[BuildingBlock.scala 170:35]
    node _egress1_1_io_in4_2_T = cat(io.validin64[6], io.in64[6]) @[Cat.scala 30:58]
    egress1_1.io.in4[2] <= _egress1_1_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_24_T = bits(egress1_1.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[24] <= _io_out64_24_T @[BuildingBlock.scala 169:30]
    node _io_validout64_24_T = bits(egress1_1.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[24] <= _io_validout64_24_T @[BuildingBlock.scala 170:35]
    node _egress1_1_io_in4_3_T = cat(io.validin64[7], io.in64[7]) @[Cat.scala 30:58]
    egress1_1.io.in4[3] <= _egress1_1_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_28_T = bits(egress1_1.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[28] <= _io_out64_28_T @[BuildingBlock.scala 169:30]
    node _io_validout64_28_T = bits(egress1_1.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[28] <= _io_validout64_28_T @[BuildingBlock.scala 170:35]
    node _egress1_2_io_in4_0_T = cat(io.validin64[8], io.in64[8]) @[Cat.scala 30:58]
    egress1_2.io.in4[0] <= _egress1_2_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_32_T = bits(egress1_2.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[32] <= _io_out64_32_T @[BuildingBlock.scala 169:30]
    node _io_validout64_32_T = bits(egress1_2.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[32] <= _io_validout64_32_T @[BuildingBlock.scala 170:35]
    node _egress1_2_io_in4_1_T = cat(io.validin64[9], io.in64[9]) @[Cat.scala 30:58]
    egress1_2.io.in4[1] <= _egress1_2_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_36_T = bits(egress1_2.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[36] <= _io_out64_36_T @[BuildingBlock.scala 169:30]
    node _io_validout64_36_T = bits(egress1_2.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[36] <= _io_validout64_36_T @[BuildingBlock.scala 170:35]
    node _egress1_2_io_in4_2_T = cat(io.validin64[10], io.in64[10]) @[Cat.scala 30:58]
    egress1_2.io.in4[2] <= _egress1_2_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_40_T = bits(egress1_2.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[40] <= _io_out64_40_T @[BuildingBlock.scala 169:30]
    node _io_validout64_40_T = bits(egress1_2.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[40] <= _io_validout64_40_T @[BuildingBlock.scala 170:35]
    node _egress1_2_io_in4_3_T = cat(io.validin64[11], io.in64[11]) @[Cat.scala 30:58]
    egress1_2.io.in4[3] <= _egress1_2_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_44_T = bits(egress1_2.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[44] <= _io_out64_44_T @[BuildingBlock.scala 169:30]
    node _io_validout64_44_T = bits(egress1_2.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[44] <= _io_validout64_44_T @[BuildingBlock.scala 170:35]
    node _egress1_3_io_in4_0_T = cat(io.validin64[12], io.in64[12]) @[Cat.scala 30:58]
    egress1_3.io.in4[0] <= _egress1_3_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_48_T = bits(egress1_3.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[48] <= _io_out64_48_T @[BuildingBlock.scala 169:30]
    node _io_validout64_48_T = bits(egress1_3.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[48] <= _io_validout64_48_T @[BuildingBlock.scala 170:35]
    node _egress1_3_io_in4_1_T = cat(io.validin64[13], io.in64[13]) @[Cat.scala 30:58]
    egress1_3.io.in4[1] <= _egress1_3_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_52_T = bits(egress1_3.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[52] <= _io_out64_52_T @[BuildingBlock.scala 169:30]
    node _io_validout64_52_T = bits(egress1_3.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[52] <= _io_validout64_52_T @[BuildingBlock.scala 170:35]
    node _egress1_3_io_in4_2_T = cat(io.validin64[14], io.in64[14]) @[Cat.scala 30:58]
    egress1_3.io.in4[2] <= _egress1_3_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_56_T = bits(egress1_3.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[56] <= _io_out64_56_T @[BuildingBlock.scala 169:30]
    node _io_validout64_56_T = bits(egress1_3.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[56] <= _io_validout64_56_T @[BuildingBlock.scala 170:35]
    node _egress1_3_io_in4_3_T = cat(io.validin64[15], io.in64[15]) @[Cat.scala 30:58]
    egress1_3.io.in4[3] <= _egress1_3_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_60_T = bits(egress1_3.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[60] <= _io_out64_60_T @[BuildingBlock.scala 169:30]
    node _io_validout64_60_T = bits(egress1_3.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[60] <= _io_validout64_60_T @[BuildingBlock.scala 170:35]
    node _egress1_4_io_in4_0_T = cat(io.validin64[16], io.in64[16]) @[Cat.scala 30:58]
    egress1_4.io.in4[0] <= _egress1_4_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_1_T = bits(egress1_4.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[1] <= _io_out64_1_T @[BuildingBlock.scala 169:30]
    node _io_validout64_1_T = bits(egress1_4.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[1] <= _io_validout64_1_T @[BuildingBlock.scala 170:35]
    node _egress1_4_io_in4_1_T = cat(io.validin64[17], io.in64[17]) @[Cat.scala 30:58]
    egress1_4.io.in4[1] <= _egress1_4_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_5_T = bits(egress1_4.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[5] <= _io_out64_5_T @[BuildingBlock.scala 169:30]
    node _io_validout64_5_T = bits(egress1_4.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[5] <= _io_validout64_5_T @[BuildingBlock.scala 170:35]
    node _egress1_4_io_in4_2_T = cat(io.validin64[18], io.in64[18]) @[Cat.scala 30:58]
    egress1_4.io.in4[2] <= _egress1_4_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_9_T = bits(egress1_4.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[9] <= _io_out64_9_T @[BuildingBlock.scala 169:30]
    node _io_validout64_9_T = bits(egress1_4.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[9] <= _io_validout64_9_T @[BuildingBlock.scala 170:35]
    node _egress1_4_io_in4_3_T = cat(io.validin64[19], io.in64[19]) @[Cat.scala 30:58]
    egress1_4.io.in4[3] <= _egress1_4_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_13_T = bits(egress1_4.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[13] <= _io_out64_13_T @[BuildingBlock.scala 169:30]
    node _io_validout64_13_T = bits(egress1_4.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[13] <= _io_validout64_13_T @[BuildingBlock.scala 170:35]
    node _egress1_5_io_in4_0_T = cat(io.validin64[20], io.in64[20]) @[Cat.scala 30:58]
    egress1_5.io.in4[0] <= _egress1_5_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_17_T = bits(egress1_5.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[17] <= _io_out64_17_T @[BuildingBlock.scala 169:30]
    node _io_validout64_17_T = bits(egress1_5.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[17] <= _io_validout64_17_T @[BuildingBlock.scala 170:35]
    node _egress1_5_io_in4_1_T = cat(io.validin64[21], io.in64[21]) @[Cat.scala 30:58]
    egress1_5.io.in4[1] <= _egress1_5_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_21_T = bits(egress1_5.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[21] <= _io_out64_21_T @[BuildingBlock.scala 169:30]
    node _io_validout64_21_T = bits(egress1_5.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[21] <= _io_validout64_21_T @[BuildingBlock.scala 170:35]
    node _egress1_5_io_in4_2_T = cat(io.validin64[22], io.in64[22]) @[Cat.scala 30:58]
    egress1_5.io.in4[2] <= _egress1_5_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_25_T = bits(egress1_5.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[25] <= _io_out64_25_T @[BuildingBlock.scala 169:30]
    node _io_validout64_25_T = bits(egress1_5.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[25] <= _io_validout64_25_T @[BuildingBlock.scala 170:35]
    node _egress1_5_io_in4_3_T = cat(io.validin64[23], io.in64[23]) @[Cat.scala 30:58]
    egress1_5.io.in4[3] <= _egress1_5_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_29_T = bits(egress1_5.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[29] <= _io_out64_29_T @[BuildingBlock.scala 169:30]
    node _io_validout64_29_T = bits(egress1_5.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[29] <= _io_validout64_29_T @[BuildingBlock.scala 170:35]
    node _egress1_6_io_in4_0_T = cat(io.validin64[24], io.in64[24]) @[Cat.scala 30:58]
    egress1_6.io.in4[0] <= _egress1_6_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_33_T = bits(egress1_6.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[33] <= _io_out64_33_T @[BuildingBlock.scala 169:30]
    node _io_validout64_33_T = bits(egress1_6.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[33] <= _io_validout64_33_T @[BuildingBlock.scala 170:35]
    node _egress1_6_io_in4_1_T = cat(io.validin64[25], io.in64[25]) @[Cat.scala 30:58]
    egress1_6.io.in4[1] <= _egress1_6_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_37_T = bits(egress1_6.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[37] <= _io_out64_37_T @[BuildingBlock.scala 169:30]
    node _io_validout64_37_T = bits(egress1_6.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[37] <= _io_validout64_37_T @[BuildingBlock.scala 170:35]
    node _egress1_6_io_in4_2_T = cat(io.validin64[26], io.in64[26]) @[Cat.scala 30:58]
    egress1_6.io.in4[2] <= _egress1_6_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_41_T = bits(egress1_6.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[41] <= _io_out64_41_T @[BuildingBlock.scala 169:30]
    node _io_validout64_41_T = bits(egress1_6.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[41] <= _io_validout64_41_T @[BuildingBlock.scala 170:35]
    node _egress1_6_io_in4_3_T = cat(io.validin64[27], io.in64[27]) @[Cat.scala 30:58]
    egress1_6.io.in4[3] <= _egress1_6_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_45_T = bits(egress1_6.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[45] <= _io_out64_45_T @[BuildingBlock.scala 169:30]
    node _io_validout64_45_T = bits(egress1_6.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[45] <= _io_validout64_45_T @[BuildingBlock.scala 170:35]
    node _egress1_7_io_in4_0_T = cat(io.validin64[28], io.in64[28]) @[Cat.scala 30:58]
    egress1_7.io.in4[0] <= _egress1_7_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_49_T = bits(egress1_7.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[49] <= _io_out64_49_T @[BuildingBlock.scala 169:30]
    node _io_validout64_49_T = bits(egress1_7.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[49] <= _io_validout64_49_T @[BuildingBlock.scala 170:35]
    node _egress1_7_io_in4_1_T = cat(io.validin64[29], io.in64[29]) @[Cat.scala 30:58]
    egress1_7.io.in4[1] <= _egress1_7_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_53_T = bits(egress1_7.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[53] <= _io_out64_53_T @[BuildingBlock.scala 169:30]
    node _io_validout64_53_T = bits(egress1_7.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[53] <= _io_validout64_53_T @[BuildingBlock.scala 170:35]
    node _egress1_7_io_in4_2_T = cat(io.validin64[30], io.in64[30]) @[Cat.scala 30:58]
    egress1_7.io.in4[2] <= _egress1_7_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_57_T = bits(egress1_7.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[57] <= _io_out64_57_T @[BuildingBlock.scala 169:30]
    node _io_validout64_57_T = bits(egress1_7.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[57] <= _io_validout64_57_T @[BuildingBlock.scala 170:35]
    node _egress1_7_io_in4_3_T = cat(io.validin64[31], io.in64[31]) @[Cat.scala 30:58]
    egress1_7.io.in4[3] <= _egress1_7_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_61_T = bits(egress1_7.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[61] <= _io_out64_61_T @[BuildingBlock.scala 169:30]
    node _io_validout64_61_T = bits(egress1_7.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[61] <= _io_validout64_61_T @[BuildingBlock.scala 170:35]
    node _egress1_8_io_in4_0_T = cat(io.validin64[32], io.in64[32]) @[Cat.scala 30:58]
    egress1_8.io.in4[0] <= _egress1_8_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_2_T = bits(egress1_8.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[2] <= _io_out64_2_T @[BuildingBlock.scala 169:30]
    node _io_validout64_2_T = bits(egress1_8.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[2] <= _io_validout64_2_T @[BuildingBlock.scala 170:35]
    node _egress1_8_io_in4_1_T = cat(io.validin64[33], io.in64[33]) @[Cat.scala 30:58]
    egress1_8.io.in4[1] <= _egress1_8_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_6_T = bits(egress1_8.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[6] <= _io_out64_6_T @[BuildingBlock.scala 169:30]
    node _io_validout64_6_T = bits(egress1_8.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[6] <= _io_validout64_6_T @[BuildingBlock.scala 170:35]
    node _egress1_8_io_in4_2_T = cat(io.validin64[34], io.in64[34]) @[Cat.scala 30:58]
    egress1_8.io.in4[2] <= _egress1_8_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_10_T = bits(egress1_8.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[10] <= _io_out64_10_T @[BuildingBlock.scala 169:30]
    node _io_validout64_10_T = bits(egress1_8.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[10] <= _io_validout64_10_T @[BuildingBlock.scala 170:35]
    node _egress1_8_io_in4_3_T = cat(io.validin64[35], io.in64[35]) @[Cat.scala 30:58]
    egress1_8.io.in4[3] <= _egress1_8_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_14_T = bits(egress1_8.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[14] <= _io_out64_14_T @[BuildingBlock.scala 169:30]
    node _io_validout64_14_T = bits(egress1_8.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[14] <= _io_validout64_14_T @[BuildingBlock.scala 170:35]
    node _egress1_9_io_in4_0_T = cat(io.validin64[36], io.in64[36]) @[Cat.scala 30:58]
    egress1_9.io.in4[0] <= _egress1_9_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_18_T = bits(egress1_9.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[18] <= _io_out64_18_T @[BuildingBlock.scala 169:30]
    node _io_validout64_18_T = bits(egress1_9.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[18] <= _io_validout64_18_T @[BuildingBlock.scala 170:35]
    node _egress1_9_io_in4_1_T = cat(io.validin64[37], io.in64[37]) @[Cat.scala 30:58]
    egress1_9.io.in4[1] <= _egress1_9_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_22_T = bits(egress1_9.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[22] <= _io_out64_22_T @[BuildingBlock.scala 169:30]
    node _io_validout64_22_T = bits(egress1_9.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[22] <= _io_validout64_22_T @[BuildingBlock.scala 170:35]
    node _egress1_9_io_in4_2_T = cat(io.validin64[38], io.in64[38]) @[Cat.scala 30:58]
    egress1_9.io.in4[2] <= _egress1_9_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_26_T = bits(egress1_9.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[26] <= _io_out64_26_T @[BuildingBlock.scala 169:30]
    node _io_validout64_26_T = bits(egress1_9.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[26] <= _io_validout64_26_T @[BuildingBlock.scala 170:35]
    node _egress1_9_io_in4_3_T = cat(io.validin64[39], io.in64[39]) @[Cat.scala 30:58]
    egress1_9.io.in4[3] <= _egress1_9_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_30_T = bits(egress1_9.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[30] <= _io_out64_30_T @[BuildingBlock.scala 169:30]
    node _io_validout64_30_T = bits(egress1_9.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[30] <= _io_validout64_30_T @[BuildingBlock.scala 170:35]
    node _egress1_10_io_in4_0_T = cat(io.validin64[40], io.in64[40]) @[Cat.scala 30:58]
    egress1_10.io.in4[0] <= _egress1_10_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_34_T = bits(egress1_10.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[34] <= _io_out64_34_T @[BuildingBlock.scala 169:30]
    node _io_validout64_34_T = bits(egress1_10.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[34] <= _io_validout64_34_T @[BuildingBlock.scala 170:35]
    node _egress1_10_io_in4_1_T = cat(io.validin64[41], io.in64[41]) @[Cat.scala 30:58]
    egress1_10.io.in4[1] <= _egress1_10_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_38_T = bits(egress1_10.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[38] <= _io_out64_38_T @[BuildingBlock.scala 169:30]
    node _io_validout64_38_T = bits(egress1_10.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[38] <= _io_validout64_38_T @[BuildingBlock.scala 170:35]
    node _egress1_10_io_in4_2_T = cat(io.validin64[42], io.in64[42]) @[Cat.scala 30:58]
    egress1_10.io.in4[2] <= _egress1_10_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_42_T = bits(egress1_10.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[42] <= _io_out64_42_T @[BuildingBlock.scala 169:30]
    node _io_validout64_42_T = bits(egress1_10.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[42] <= _io_validout64_42_T @[BuildingBlock.scala 170:35]
    node _egress1_10_io_in4_3_T = cat(io.validin64[43], io.in64[43]) @[Cat.scala 30:58]
    egress1_10.io.in4[3] <= _egress1_10_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_46_T = bits(egress1_10.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[46] <= _io_out64_46_T @[BuildingBlock.scala 169:30]
    node _io_validout64_46_T = bits(egress1_10.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[46] <= _io_validout64_46_T @[BuildingBlock.scala 170:35]
    node _egress1_11_io_in4_0_T = cat(io.validin64[44], io.in64[44]) @[Cat.scala 30:58]
    egress1_11.io.in4[0] <= _egress1_11_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_50_T = bits(egress1_11.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[50] <= _io_out64_50_T @[BuildingBlock.scala 169:30]
    node _io_validout64_50_T = bits(egress1_11.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[50] <= _io_validout64_50_T @[BuildingBlock.scala 170:35]
    node _egress1_11_io_in4_1_T = cat(io.validin64[45], io.in64[45]) @[Cat.scala 30:58]
    egress1_11.io.in4[1] <= _egress1_11_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_54_T = bits(egress1_11.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[54] <= _io_out64_54_T @[BuildingBlock.scala 169:30]
    node _io_validout64_54_T = bits(egress1_11.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[54] <= _io_validout64_54_T @[BuildingBlock.scala 170:35]
    node _egress1_11_io_in4_2_T = cat(io.validin64[46], io.in64[46]) @[Cat.scala 30:58]
    egress1_11.io.in4[2] <= _egress1_11_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_58_T = bits(egress1_11.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[58] <= _io_out64_58_T @[BuildingBlock.scala 169:30]
    node _io_validout64_58_T = bits(egress1_11.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[58] <= _io_validout64_58_T @[BuildingBlock.scala 170:35]
    node _egress1_11_io_in4_3_T = cat(io.validin64[47], io.in64[47]) @[Cat.scala 30:58]
    egress1_11.io.in4[3] <= _egress1_11_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_62_T = bits(egress1_11.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[62] <= _io_out64_62_T @[BuildingBlock.scala 169:30]
    node _io_validout64_62_T = bits(egress1_11.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[62] <= _io_validout64_62_T @[BuildingBlock.scala 170:35]
    node _egress1_12_io_in4_0_T = cat(io.validin64[48], io.in64[48]) @[Cat.scala 30:58]
    egress1_12.io.in4[0] <= _egress1_12_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_3_T = bits(egress1_12.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[3] <= _io_out64_3_T @[BuildingBlock.scala 169:30]
    node _io_validout64_3_T = bits(egress1_12.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[3] <= _io_validout64_3_T @[BuildingBlock.scala 170:35]
    node _egress1_12_io_in4_1_T = cat(io.validin64[49], io.in64[49]) @[Cat.scala 30:58]
    egress1_12.io.in4[1] <= _egress1_12_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_7_T = bits(egress1_12.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[7] <= _io_out64_7_T @[BuildingBlock.scala 169:30]
    node _io_validout64_7_T = bits(egress1_12.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[7] <= _io_validout64_7_T @[BuildingBlock.scala 170:35]
    node _egress1_12_io_in4_2_T = cat(io.validin64[50], io.in64[50]) @[Cat.scala 30:58]
    egress1_12.io.in4[2] <= _egress1_12_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_11_T = bits(egress1_12.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[11] <= _io_out64_11_T @[BuildingBlock.scala 169:30]
    node _io_validout64_11_T = bits(egress1_12.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[11] <= _io_validout64_11_T @[BuildingBlock.scala 170:35]
    node _egress1_12_io_in4_3_T = cat(io.validin64[51], io.in64[51]) @[Cat.scala 30:58]
    egress1_12.io.in4[3] <= _egress1_12_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_15_T = bits(egress1_12.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[15] <= _io_out64_15_T @[BuildingBlock.scala 169:30]
    node _io_validout64_15_T = bits(egress1_12.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[15] <= _io_validout64_15_T @[BuildingBlock.scala 170:35]
    node _egress1_13_io_in4_0_T = cat(io.validin64[52], io.in64[52]) @[Cat.scala 30:58]
    egress1_13.io.in4[0] <= _egress1_13_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_19_T = bits(egress1_13.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[19] <= _io_out64_19_T @[BuildingBlock.scala 169:30]
    node _io_validout64_19_T = bits(egress1_13.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[19] <= _io_validout64_19_T @[BuildingBlock.scala 170:35]
    node _egress1_13_io_in4_1_T = cat(io.validin64[53], io.in64[53]) @[Cat.scala 30:58]
    egress1_13.io.in4[1] <= _egress1_13_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_23_T = bits(egress1_13.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[23] <= _io_out64_23_T @[BuildingBlock.scala 169:30]
    node _io_validout64_23_T = bits(egress1_13.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[23] <= _io_validout64_23_T @[BuildingBlock.scala 170:35]
    node _egress1_13_io_in4_2_T = cat(io.validin64[54], io.in64[54]) @[Cat.scala 30:58]
    egress1_13.io.in4[2] <= _egress1_13_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_27_T = bits(egress1_13.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[27] <= _io_out64_27_T @[BuildingBlock.scala 169:30]
    node _io_validout64_27_T = bits(egress1_13.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[27] <= _io_validout64_27_T @[BuildingBlock.scala 170:35]
    node _egress1_13_io_in4_3_T = cat(io.validin64[55], io.in64[55]) @[Cat.scala 30:58]
    egress1_13.io.in4[3] <= _egress1_13_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_31_T = bits(egress1_13.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[31] <= _io_out64_31_T @[BuildingBlock.scala 169:30]
    node _io_validout64_31_T = bits(egress1_13.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[31] <= _io_validout64_31_T @[BuildingBlock.scala 170:35]
    node _egress1_14_io_in4_0_T = cat(io.validin64[56], io.in64[56]) @[Cat.scala 30:58]
    egress1_14.io.in4[0] <= _egress1_14_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_35_T = bits(egress1_14.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[35] <= _io_out64_35_T @[BuildingBlock.scala 169:30]
    node _io_validout64_35_T = bits(egress1_14.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[35] <= _io_validout64_35_T @[BuildingBlock.scala 170:35]
    node _egress1_14_io_in4_1_T = cat(io.validin64[57], io.in64[57]) @[Cat.scala 30:58]
    egress1_14.io.in4[1] <= _egress1_14_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_39_T = bits(egress1_14.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[39] <= _io_out64_39_T @[BuildingBlock.scala 169:30]
    node _io_validout64_39_T = bits(egress1_14.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[39] <= _io_validout64_39_T @[BuildingBlock.scala 170:35]
    node _egress1_14_io_in4_2_T = cat(io.validin64[58], io.in64[58]) @[Cat.scala 30:58]
    egress1_14.io.in4[2] <= _egress1_14_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_43_T = bits(egress1_14.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[43] <= _io_out64_43_T @[BuildingBlock.scala 169:30]
    node _io_validout64_43_T = bits(egress1_14.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[43] <= _io_validout64_43_T @[BuildingBlock.scala 170:35]
    node _egress1_14_io_in4_3_T = cat(io.validin64[59], io.in64[59]) @[Cat.scala 30:58]
    egress1_14.io.in4[3] <= _egress1_14_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_47_T = bits(egress1_14.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[47] <= _io_out64_47_T @[BuildingBlock.scala 169:30]
    node _io_validout64_47_T = bits(egress1_14.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[47] <= _io_validout64_47_T @[BuildingBlock.scala 170:35]
    node _egress1_15_io_in4_0_T = cat(io.validin64[60], io.in64[60]) @[Cat.scala 30:58]
    egress1_15.io.in4[0] <= _egress1_15_io_in4_0_T @[BuildingBlock.scala 168:34]
    node _io_out64_51_T = bits(egress1_15.io.out4[0], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[51] <= _io_out64_51_T @[BuildingBlock.scala 169:30]
    node _io_validout64_51_T = bits(egress1_15.io.out4[0], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[51] <= _io_validout64_51_T @[BuildingBlock.scala 170:35]
    node _egress1_15_io_in4_1_T = cat(io.validin64[61], io.in64[61]) @[Cat.scala 30:58]
    egress1_15.io.in4[1] <= _egress1_15_io_in4_1_T @[BuildingBlock.scala 168:34]
    node _io_out64_55_T = bits(egress1_15.io.out4[1], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[55] <= _io_out64_55_T @[BuildingBlock.scala 169:30]
    node _io_validout64_55_T = bits(egress1_15.io.out4[1], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[55] <= _io_validout64_55_T @[BuildingBlock.scala 170:35]
    node _egress1_15_io_in4_2_T = cat(io.validin64[62], io.in64[62]) @[Cat.scala 30:58]
    egress1_15.io.in4[2] <= _egress1_15_io_in4_2_T @[BuildingBlock.scala 168:34]
    node _io_out64_59_T = bits(egress1_15.io.out4[2], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[59] <= _io_out64_59_T @[BuildingBlock.scala 169:30]
    node _io_validout64_59_T = bits(egress1_15.io.out4[2], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[59] <= _io_validout64_59_T @[BuildingBlock.scala 170:35]
    node _egress1_15_io_in4_3_T = cat(io.validin64[63], io.in64[63]) @[Cat.scala 30:58]
    egress1_15.io.in4[3] <= _egress1_15_io_in4_3_T @[BuildingBlock.scala 168:34]
    node _io_out64_63_T = bits(egress1_15.io.out4[3], 3, 0) @[BuildingBlock.scala 169:58]
    io.out64[63] <= _io_out64_63_T @[BuildingBlock.scala 169:30]
    node _io_validout64_63_T = bits(egress1_15.io.out4[3], 4, 4) @[BuildingBlock.scala 170:63]
    io.validout64[63] <= _io_validout64_63_T @[BuildingBlock.scala 170:35]
    node _egress1_0_io_ctrl_T = bits(ctrl_reg, 127, 120) @[BuildingBlock.scala 176:35]
    egress1_0.io.ctrl <= _egress1_0_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_1_io_ctrl_T = bits(ctrl_reg, 119, 112) @[BuildingBlock.scala 176:35]
    egress1_1.io.ctrl <= _egress1_1_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_2_io_ctrl_T = bits(ctrl_reg, 111, 104) @[BuildingBlock.scala 176:35]
    egress1_2.io.ctrl <= _egress1_2_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_3_io_ctrl_T = bits(ctrl_reg, 103, 96) @[BuildingBlock.scala 176:35]
    egress1_3.io.ctrl <= _egress1_3_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_4_io_ctrl_T = bits(ctrl_reg, 95, 88) @[BuildingBlock.scala 176:35]
    egress1_4.io.ctrl <= _egress1_4_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_5_io_ctrl_T = bits(ctrl_reg, 87, 80) @[BuildingBlock.scala 176:35]
    egress1_5.io.ctrl <= _egress1_5_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_6_io_ctrl_T = bits(ctrl_reg, 79, 72) @[BuildingBlock.scala 176:35]
    egress1_6.io.ctrl <= _egress1_6_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_7_io_ctrl_T = bits(ctrl_reg, 71, 64) @[BuildingBlock.scala 176:35]
    egress1_7.io.ctrl <= _egress1_7_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_8_io_ctrl_T = bits(ctrl_reg, 63, 56) @[BuildingBlock.scala 176:35]
    egress1_8.io.ctrl <= _egress1_8_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_9_io_ctrl_T = bits(ctrl_reg, 55, 48) @[BuildingBlock.scala 176:35]
    egress1_9.io.ctrl <= _egress1_9_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_10_io_ctrl_T = bits(ctrl_reg, 47, 40) @[BuildingBlock.scala 176:35]
    egress1_10.io.ctrl <= _egress1_10_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_11_io_ctrl_T = bits(ctrl_reg, 39, 32) @[BuildingBlock.scala 176:35]
    egress1_11.io.ctrl <= _egress1_11_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_12_io_ctrl_T = bits(ctrl_reg, 31, 24) @[BuildingBlock.scala 176:35]
    egress1_12.io.ctrl <= _egress1_12_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_13_io_ctrl_T = bits(ctrl_reg, 23, 16) @[BuildingBlock.scala 176:35]
    egress1_13.io.ctrl <= _egress1_13_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_14_io_ctrl_T = bits(ctrl_reg, 15, 8) @[BuildingBlock.scala 176:35]
    egress1_14.io.ctrl <= _egress1_14_io_ctrl_T @[BuildingBlock.scala 176:24]
    node _egress1_15_io_ctrl_T = bits(ctrl_reg, 7, 0) @[BuildingBlock.scala 176:35]
    egress1_15.io.ctrl <= _egress1_15_io_ctrl_T @[BuildingBlock.scala 176:24]
    
  module CrossBarCell_1024 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1025 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1026 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1027 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1028 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1029 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1030 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1031 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1032 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1033 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1034 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1035 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1036 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1037 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1038 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1039 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_64 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1024 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1025 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1026 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1027 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1028 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1029 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1030 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1031 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1032 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1033 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1034 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1035 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1036 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1037 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1038 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1039 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_64 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_64 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1040 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1041 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1042 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1043 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1044 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1045 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1046 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1047 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1048 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1049 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1050 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1051 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1052 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1053 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1054 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1055 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_65 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1040 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1041 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1042 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1043 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1044 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1045 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1046 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1047 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1048 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1049 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1050 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1051 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1052 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1053 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1054 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1055 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_65 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_65 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1056 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1057 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1058 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1059 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1060 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1061 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1062 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1063 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1064 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1065 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1066 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1067 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1068 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1069 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1070 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1071 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_66 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1056 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1057 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1058 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1059 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1060 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1061 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1062 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1063 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1064 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1065 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1066 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1067 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1068 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1069 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1070 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1071 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_66 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_66 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1072 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1073 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1074 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1075 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1076 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1077 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1078 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1079 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1080 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1081 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1082 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1083 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1084 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1085 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1086 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1087 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_67 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1072 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1073 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1074 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1075 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1076 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1077 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1078 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1079 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1080 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1081 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1082 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1083 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1084 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1085 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1086 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1087 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_67 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_67 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1088 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1089 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1090 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1091 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1092 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1093 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1094 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1095 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1096 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1097 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1098 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1099 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1100 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1101 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1102 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1103 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_68 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1088 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1089 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1090 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1091 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1092 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1093 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1094 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1095 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1096 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1097 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1098 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1099 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1100 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1101 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1102 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1103 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_68 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_68 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1104 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1105 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1106 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1107 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1108 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1109 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1110 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1111 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1112 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1113 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1114 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1115 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1116 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1117 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1118 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1119 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_69 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1104 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1105 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1106 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1107 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1108 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1109 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1110 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1111 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1112 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1113 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1114 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1115 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1116 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1117 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1118 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1119 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_69 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_69 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1120 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1121 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1122 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1123 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1124 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1125 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1126 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1127 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1128 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1129 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1130 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1131 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1132 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1133 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1134 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1135 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_70 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1120 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1121 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1122 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1123 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1124 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1125 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1126 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1127 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1128 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1129 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1130 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1131 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1132 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1133 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1134 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1135 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_70 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_70 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1136 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1137 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1138 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1139 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1140 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1141 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1142 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1143 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1144 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1145 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1146 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1147 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1148 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1149 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1150 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1151 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_71 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1136 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1137 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1138 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1139 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1140 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1141 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1142 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1143 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1144 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1145 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1146 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1147 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1148 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1149 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1150 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1151 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_71 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_71 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1152 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1153 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1154 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1155 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1156 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1157 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1158 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1159 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1160 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1161 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1162 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1163 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1164 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1165 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1166 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1167 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_72 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1152 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1153 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1154 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1155 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1156 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1157 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1158 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1159 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1160 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1161 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1162 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1163 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1164 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1165 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1166 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1167 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_72 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_72 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1168 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1169 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1170 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1171 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1172 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1173 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1174 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1175 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1176 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1177 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1178 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1179 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1180 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1181 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1182 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1183 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_73 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1168 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1169 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1170 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1171 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1172 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1173 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1174 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1175 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1176 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1177 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1178 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1179 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1180 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1181 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1182 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1183 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_73 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_73 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1184 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1185 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1186 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1187 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1188 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1189 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1190 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1191 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1192 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1193 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1194 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1195 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1196 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1197 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1198 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1199 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_74 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1184 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1185 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1186 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1187 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1188 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1189 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1190 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1191 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1192 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1193 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1194 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1195 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1196 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1197 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1198 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1199 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_74 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_74 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1200 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1201 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1202 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1203 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1204 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1205 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1206 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1207 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1208 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1209 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1210 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1211 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1212 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1213 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1214 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1215 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_75 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1200 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1201 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1202 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1203 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1204 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1205 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1206 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1207 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1208 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1209 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1210 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1211 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1212 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1213 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1214 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1215 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_75 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_75 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1216 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1217 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1218 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1219 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1220 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1221 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1222 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1223 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1224 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1225 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1226 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1227 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1228 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1229 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1230 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1231 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_76 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1216 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1217 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1218 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1219 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1220 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1221 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1222 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1223 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1224 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1225 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1226 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1227 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1228 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1229 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1230 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1231 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_76 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_76 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1232 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1233 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1234 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1235 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1236 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1237 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1238 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1239 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1240 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1241 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1242 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1243 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1244 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1245 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1246 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1247 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_77 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1232 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1233 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1234 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1235 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1236 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1237 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1238 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1239 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1240 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1241 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1242 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1243 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1244 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1245 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1246 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1247 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_77 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_77 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1248 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1249 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1250 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1251 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1252 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1253 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1254 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1255 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1256 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1257 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1258 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1259 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1260 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1261 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1262 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1263 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_78 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1248 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1249 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1250 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1251 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1252 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1253 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1254 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1255 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1256 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1257 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1258 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1259 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1260 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1261 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1262 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1263 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_78 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_78 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CrossBarCell_1264 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1265 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1266 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1267 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1268 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1269 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1270 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1271 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1272 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1273 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1274 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1275 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1276 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1277 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1278 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarCell_1279 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>, flip fw_top : UInt<5>, fw_bottom : UInt<5>, fw_right : UInt<5>, flip sel : UInt<1>}
    
    io.fw_right <= io.fw_left @[CrossBarSwitch.scala 14:15]
    when io.sel : @[CrossBarSwitch.scala 15:17]
      io.fw_bottom <= io.fw_left @[CrossBarSwitch.scala 16:18]
      skip @[CrossBarSwitch.scala 15:17]
    else : @[CrossBarSwitch.scala 17:16]
      io.fw_bottom <= io.fw_top @[CrossBarSwitch.scala 18:18]
      skip @[CrossBarSwitch.scala 17:16]
    
  module CrossBarSwitch_79 : 
    input clock : Clock
    input reset : Reset
    output io : {flip fw_left : UInt<5>[4], fw_bottom : UInt<5>[4], flip select : UInt<2>[4]}
    
    reg fw_left_reg : UInt<5>[4], clock @[CrossBarSwitch.scala 33:28]
    fw_left_reg[0] <= io.fw_left[0] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[1] <= io.fw_left[1] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[2] <= io.fw_left[2] @[CrossBarSwitch.scala 33:28]
    fw_left_reg[3] <= io.fw_left[3] @[CrossBarSwitch.scala 33:28]
    inst cells_2d_0 of CrossBarCell_1264 @[CrossBarSwitch.scala 37:53]
    cells_2d_0.clock <= clock
    cells_2d_0.reset <= reset
    inst cells_2d_1 of CrossBarCell_1265 @[CrossBarSwitch.scala 37:53]
    cells_2d_1.clock <= clock
    cells_2d_1.reset <= reset
    inst cells_2d_2 of CrossBarCell_1266 @[CrossBarSwitch.scala 37:53]
    cells_2d_2.clock <= clock
    cells_2d_2.reset <= reset
    inst cells_2d_3 of CrossBarCell_1267 @[CrossBarSwitch.scala 37:53]
    cells_2d_3.clock <= clock
    cells_2d_3.reset <= reset
    inst cells_2d_4 of CrossBarCell_1268 @[CrossBarSwitch.scala 37:53]
    cells_2d_4.clock <= clock
    cells_2d_4.reset <= reset
    inst cells_2d_5 of CrossBarCell_1269 @[CrossBarSwitch.scala 37:53]
    cells_2d_5.clock <= clock
    cells_2d_5.reset <= reset
    inst cells_2d_6 of CrossBarCell_1270 @[CrossBarSwitch.scala 37:53]
    cells_2d_6.clock <= clock
    cells_2d_6.reset <= reset
    inst cells_2d_7 of CrossBarCell_1271 @[CrossBarSwitch.scala 37:53]
    cells_2d_7.clock <= clock
    cells_2d_7.reset <= reset
    inst cells_2d_8 of CrossBarCell_1272 @[CrossBarSwitch.scala 37:53]
    cells_2d_8.clock <= clock
    cells_2d_8.reset <= reset
    inst cells_2d_9 of CrossBarCell_1273 @[CrossBarSwitch.scala 37:53]
    cells_2d_9.clock <= clock
    cells_2d_9.reset <= reset
    inst cells_2d_10 of CrossBarCell_1274 @[CrossBarSwitch.scala 37:53]
    cells_2d_10.clock <= clock
    cells_2d_10.reset <= reset
    inst cells_2d_11 of CrossBarCell_1275 @[CrossBarSwitch.scala 37:53]
    cells_2d_11.clock <= clock
    cells_2d_11.reset <= reset
    inst cells_2d_12 of CrossBarCell_1276 @[CrossBarSwitch.scala 37:53]
    cells_2d_12.clock <= clock
    cells_2d_12.reset <= reset
    inst cells_2d_13 of CrossBarCell_1277 @[CrossBarSwitch.scala 37:53]
    cells_2d_13.clock <= clock
    cells_2d_13.reset <= reset
    inst cells_2d_14 of CrossBarCell_1278 @[CrossBarSwitch.scala 37:53]
    cells_2d_14.clock <= clock
    cells_2d_14.reset <= reset
    inst cells_2d_15 of CrossBarCell_1279 @[CrossBarSwitch.scala 37:53]
    cells_2d_15.clock <= clock
    cells_2d_15.reset <= reset
    node select_onehot_shiftAmount = bits(io.select[0], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T = dshl(UInt<1>("h01"), select_onehot_shiftAmount) @[OneHot.scala 65:12]
    node select_onehot_0 = bits(_select_onehot_T, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_1 = bits(io.select[1], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_1 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_1) @[OneHot.scala 65:12]
    node select_onehot_1 = bits(_select_onehot_T_1, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_2 = bits(io.select[2], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_2 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_2) @[OneHot.scala 65:12]
    node select_onehot_2 = bits(_select_onehot_T_2, 3, 0) @[OneHot.scala 65:27]
    node select_onehot_shiftAmount_3 = bits(io.select[3], 1, 0) @[OneHot.scala 64:49]
    node _select_onehot_T_3 = dshl(UInt<1>("h01"), select_onehot_shiftAmount_3) @[OneHot.scala 65:12]
    node select_onehot_3 = bits(_select_onehot_T_3, 3, 0) @[OneHot.scala 65:27]
    cells_2d_0.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_0.io.fw_left <= fw_left_reg[0] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_0_io_sel_T = bits(select_onehot_0, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_0.io.sel <= _cells_2d_0_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_1.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_1.io.fw_left <= cells_2d_0.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_1_io_sel_T = bits(select_onehot_1, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_1.io.sel <= _cells_2d_1_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_2.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_2.io.fw_left <= cells_2d_1.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_2_io_sel_T = bits(select_onehot_2, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_2.io.sel <= _cells_2d_2_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_3.io.fw_top <= UInt<1>("h00") @[CrossBarSwitch.scala 55:28]
    cells_2d_3.io.fw_left <= cells_2d_2.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_3_io_sel_T = bits(select_onehot_3, 0, 0) @[CrossBarSwitch.scala 70:44]
    cells_2d_3.io.sel <= _cells_2d_3_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_4.io.fw_top <= cells_2d_0.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_4.io.fw_left <= fw_left_reg[1] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_4_io_sel_T = bits(select_onehot_0, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_4.io.sel <= _cells_2d_4_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_5.io.fw_top <= cells_2d_1.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_5.io.fw_left <= cells_2d_4.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_5_io_sel_T = bits(select_onehot_1, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_5.io.sel <= _cells_2d_5_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_6.io.fw_top <= cells_2d_2.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_6.io.fw_left <= cells_2d_5.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_6_io_sel_T = bits(select_onehot_2, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_6.io.sel <= _cells_2d_6_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_7.io.fw_top <= cells_2d_3.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_7.io.fw_left <= cells_2d_6.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_7_io_sel_T = bits(select_onehot_3, 1, 1) @[CrossBarSwitch.scala 70:44]
    cells_2d_7.io.sel <= _cells_2d_7_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_8.io.fw_top <= cells_2d_4.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_8.io.fw_left <= fw_left_reg[2] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_8_io_sel_T = bits(select_onehot_0, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_8.io.sel <= _cells_2d_8_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_9.io.fw_top <= cells_2d_5.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_9.io.fw_left <= cells_2d_8.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_9_io_sel_T = bits(select_onehot_1, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_9.io.sel <= _cells_2d_9_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_10.io.fw_top <= cells_2d_6.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_10.io.fw_left <= cells_2d_9.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_10_io_sel_T = bits(select_onehot_2, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_10.io.sel <= _cells_2d_10_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_11.io.fw_top <= cells_2d_7.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_11.io.fw_left <= cells_2d_10.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_11_io_sel_T = bits(select_onehot_3, 2, 2) @[CrossBarSwitch.scala 70:44]
    cells_2d_11.io.sel <= _cells_2d_11_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_12.io.fw_top <= cells_2d_8.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_12.io.fw_left <= fw_left_reg[3] @[CrossBarSwitch.scala 62:29]
    node _cells_2d_12_io_sel_T = bits(select_onehot_0, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_12.io.sel <= _cells_2d_12_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_13.io.fw_top <= cells_2d_9.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_13.io.fw_left <= cells_2d_12.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_13_io_sel_T = bits(select_onehot_1, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_13.io.sel <= _cells_2d_13_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_14.io.fw_top <= cells_2d_10.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_14.io.fw_left <= cells_2d_13.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_14_io_sel_T = bits(select_onehot_2, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_14.io.sel <= _cells_2d_14_io_sel_T @[CrossBarSwitch.scala 70:25]
    cells_2d_15.io.fw_top <= cells_2d_11.io.fw_bottom @[CrossBarSwitch.scala 58:28]
    cells_2d_15.io.fw_left <= cells_2d_14.io.fw_right @[CrossBarSwitch.scala 66:29]
    node _cells_2d_15_io_sel_T = bits(select_onehot_3, 3, 3) @[CrossBarSwitch.scala 70:44]
    cells_2d_15.io.sel <= _cells_2d_15_io_sel_T @[CrossBarSwitch.scala 70:25]
    io.fw_bottom[0] <= cells_2d_12.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[1] <= cells_2d_13.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[2] <= cells_2d_14.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    io.fw_bottom[3] <= cells_2d_15.io.fw_bottom @[CrossBarSwitch.scala 77:21]
    
  module CLOScell4_79 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in4 : UInt<5>[4], out4 : UInt<5>[4], flip ctrl : UInt<8>}
    
    inst CrossBarSwitch of CrossBarSwitch_79 @[BuildingBlock.scala 18:21]
    CrossBarSwitch.clock <= clock
    CrossBarSwitch.reset <= reset
    node _T = bits(io.ctrl, 7, 6) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[0] <= _T @[BuildingBlock.scala 20:21]
    node _T_1 = bits(io.ctrl, 5, 4) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[1] <= _T_1 @[BuildingBlock.scala 20:21]
    node _T_2 = bits(io.ctrl, 3, 2) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[2] <= _T_2 @[BuildingBlock.scala 20:21]
    node _T_3 = bits(io.ctrl, 1, 0) @[BuildingBlock.scala 20:31]
    CrossBarSwitch.io.select[3] <= _T_3 @[BuildingBlock.scala 20:21]
    CrossBarSwitch.io.fw_left[0] <= io.in4[0] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[1] <= io.in4[1] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[2] <= io.in4[2] @[BuildingBlock.scala 22:17]
    CrossBarSwitch.io.fw_left[3] <= io.in4[3] @[BuildingBlock.scala 22:17]
    io.out4[0] <= CrossBarSwitch.io.fw_bottom[0] @[BuildingBlock.scala 23:11]
    io.out4[1] <= CrossBarSwitch.io.fw_bottom[1] @[BuildingBlock.scala 23:11]
    io.out4[2] <= CrossBarSwitch.io.fw_bottom[2] @[BuildingBlock.scala 23:11]
    io.out4[3] <= CrossBarSwitch.io.fw_bottom[3] @[BuildingBlock.scala 23:11]
    
  module CLOSegress2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in64 : UInt<4>[64], flip validin64 : UInt<1>[64], flip tagin : UInt<2>, flip addrin : UInt<8>, out64 : UInt<4>[64], validout64 : UInt<1>[64], tagout : UInt<2>, addrout : UInt<8>, flip ctrl : UInt<128>}
    
    inst egress2_0 of CLOScell4_64 @[BuildingBlock.scala 192:51]
    egress2_0.clock <= clock
    egress2_0.reset <= reset
    inst egress2_1 of CLOScell4_65 @[BuildingBlock.scala 192:51]
    egress2_1.clock <= clock
    egress2_1.reset <= reset
    inst egress2_2 of CLOScell4_66 @[BuildingBlock.scala 192:51]
    egress2_2.clock <= clock
    egress2_2.reset <= reset
    inst egress2_3 of CLOScell4_67 @[BuildingBlock.scala 192:51]
    egress2_3.clock <= clock
    egress2_3.reset <= reset
    inst egress2_4 of CLOScell4_68 @[BuildingBlock.scala 192:51]
    egress2_4.clock <= clock
    egress2_4.reset <= reset
    inst egress2_5 of CLOScell4_69 @[BuildingBlock.scala 192:51]
    egress2_5.clock <= clock
    egress2_5.reset <= reset
    inst egress2_6 of CLOScell4_70 @[BuildingBlock.scala 192:51]
    egress2_6.clock <= clock
    egress2_6.reset <= reset
    inst egress2_7 of CLOScell4_71 @[BuildingBlock.scala 192:51]
    egress2_7.clock <= clock
    egress2_7.reset <= reset
    inst egress2_8 of CLOScell4_72 @[BuildingBlock.scala 192:51]
    egress2_8.clock <= clock
    egress2_8.reset <= reset
    inst egress2_9 of CLOScell4_73 @[BuildingBlock.scala 192:51]
    egress2_9.clock <= clock
    egress2_9.reset <= reset
    inst egress2_10 of CLOScell4_74 @[BuildingBlock.scala 192:51]
    egress2_10.clock <= clock
    egress2_10.reset <= reset
    inst egress2_11 of CLOScell4_75 @[BuildingBlock.scala 192:51]
    egress2_11.clock <= clock
    egress2_11.reset <= reset
    inst egress2_12 of CLOScell4_76 @[BuildingBlock.scala 192:51]
    egress2_12.clock <= clock
    egress2_12.reset <= reset
    inst egress2_13 of CLOScell4_77 @[BuildingBlock.scala 192:51]
    egress2_13.clock <= clock
    egress2_13.reset <= reset
    inst egress2_14 of CLOScell4_78 @[BuildingBlock.scala 192:51]
    egress2_14.clock <= clock
    egress2_14.reset <= reset
    inst egress2_15 of CLOScell4_79 @[BuildingBlock.scala 192:51]
    egress2_15.clock <= clock
    egress2_15.reset <= reset
    reg tag : UInt, clock @[BuildingBlock.scala 193:20]
    tag <= io.tagin @[BuildingBlock.scala 193:20]
    io.tagout <= tag @[BuildingBlock.scala 194:13]
    reg addr : UInt, clock @[BuildingBlock.scala 195:21]
    addr <= io.addrin @[BuildingBlock.scala 195:21]
    io.addrout <= addr @[BuildingBlock.scala 196:14]
    reg ctrl_reg : UInt<128>, clock with : (reset => (reset, UInt<128>("h00"))) @[BuildingBlock.scala 197:25]
    ctrl_reg <= io.ctrl @[BuildingBlock.scala 198:12]
    node _egress2_0_io_in4_0_T = cat(io.validin64[0], io.in64[0]) @[Cat.scala 30:58]
    egress2_0.io.in4[0] <= _egress2_0_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_0_T = bits(egress2_0.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[0] <= _io_out64_0_T @[BuildingBlock.scala 206:23]
    node _io_validout64_0_T = bits(egress2_0.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[0] <= _io_validout64_0_T @[BuildingBlock.scala 207:28]
    node _egress2_0_io_in4_1_T = cat(io.validin64[1], io.in64[1]) @[Cat.scala 30:58]
    egress2_0.io.in4[1] <= _egress2_0_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_1_T = bits(egress2_0.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[1] <= _io_out64_1_T @[BuildingBlock.scala 206:23]
    node _io_validout64_1_T = bits(egress2_0.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[1] <= _io_validout64_1_T @[BuildingBlock.scala 207:28]
    node _egress2_0_io_in4_2_T = cat(io.validin64[2], io.in64[2]) @[Cat.scala 30:58]
    egress2_0.io.in4[2] <= _egress2_0_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_2_T = bits(egress2_0.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[2] <= _io_out64_2_T @[BuildingBlock.scala 206:23]
    node _io_validout64_2_T = bits(egress2_0.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[2] <= _io_validout64_2_T @[BuildingBlock.scala 207:28]
    node _egress2_0_io_in4_3_T = cat(io.validin64[3], io.in64[3]) @[Cat.scala 30:58]
    egress2_0.io.in4[3] <= _egress2_0_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_3_T = bits(egress2_0.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[3] <= _io_out64_3_T @[BuildingBlock.scala 206:23]
    node _io_validout64_3_T = bits(egress2_0.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[3] <= _io_validout64_3_T @[BuildingBlock.scala 207:28]
    node _egress2_1_io_in4_0_T = cat(io.validin64[4], io.in64[4]) @[Cat.scala 30:58]
    egress2_1.io.in4[0] <= _egress2_1_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_4_T = bits(egress2_1.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[4] <= _io_out64_4_T @[BuildingBlock.scala 206:23]
    node _io_validout64_4_T = bits(egress2_1.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[4] <= _io_validout64_4_T @[BuildingBlock.scala 207:28]
    node _egress2_1_io_in4_1_T = cat(io.validin64[5], io.in64[5]) @[Cat.scala 30:58]
    egress2_1.io.in4[1] <= _egress2_1_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_5_T = bits(egress2_1.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[5] <= _io_out64_5_T @[BuildingBlock.scala 206:23]
    node _io_validout64_5_T = bits(egress2_1.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[5] <= _io_validout64_5_T @[BuildingBlock.scala 207:28]
    node _egress2_1_io_in4_2_T = cat(io.validin64[6], io.in64[6]) @[Cat.scala 30:58]
    egress2_1.io.in4[2] <= _egress2_1_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_6_T = bits(egress2_1.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[6] <= _io_out64_6_T @[BuildingBlock.scala 206:23]
    node _io_validout64_6_T = bits(egress2_1.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[6] <= _io_validout64_6_T @[BuildingBlock.scala 207:28]
    node _egress2_1_io_in4_3_T = cat(io.validin64[7], io.in64[7]) @[Cat.scala 30:58]
    egress2_1.io.in4[3] <= _egress2_1_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_7_T = bits(egress2_1.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[7] <= _io_out64_7_T @[BuildingBlock.scala 206:23]
    node _io_validout64_7_T = bits(egress2_1.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[7] <= _io_validout64_7_T @[BuildingBlock.scala 207:28]
    node _egress2_2_io_in4_0_T = cat(io.validin64[8], io.in64[8]) @[Cat.scala 30:58]
    egress2_2.io.in4[0] <= _egress2_2_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_8_T = bits(egress2_2.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[8] <= _io_out64_8_T @[BuildingBlock.scala 206:23]
    node _io_validout64_8_T = bits(egress2_2.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[8] <= _io_validout64_8_T @[BuildingBlock.scala 207:28]
    node _egress2_2_io_in4_1_T = cat(io.validin64[9], io.in64[9]) @[Cat.scala 30:58]
    egress2_2.io.in4[1] <= _egress2_2_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_9_T = bits(egress2_2.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[9] <= _io_out64_9_T @[BuildingBlock.scala 206:23]
    node _io_validout64_9_T = bits(egress2_2.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[9] <= _io_validout64_9_T @[BuildingBlock.scala 207:28]
    node _egress2_2_io_in4_2_T = cat(io.validin64[10], io.in64[10]) @[Cat.scala 30:58]
    egress2_2.io.in4[2] <= _egress2_2_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_10_T = bits(egress2_2.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[10] <= _io_out64_10_T @[BuildingBlock.scala 206:23]
    node _io_validout64_10_T = bits(egress2_2.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[10] <= _io_validout64_10_T @[BuildingBlock.scala 207:28]
    node _egress2_2_io_in4_3_T = cat(io.validin64[11], io.in64[11]) @[Cat.scala 30:58]
    egress2_2.io.in4[3] <= _egress2_2_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_11_T = bits(egress2_2.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[11] <= _io_out64_11_T @[BuildingBlock.scala 206:23]
    node _io_validout64_11_T = bits(egress2_2.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[11] <= _io_validout64_11_T @[BuildingBlock.scala 207:28]
    node _egress2_3_io_in4_0_T = cat(io.validin64[12], io.in64[12]) @[Cat.scala 30:58]
    egress2_3.io.in4[0] <= _egress2_3_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_12_T = bits(egress2_3.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[12] <= _io_out64_12_T @[BuildingBlock.scala 206:23]
    node _io_validout64_12_T = bits(egress2_3.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[12] <= _io_validout64_12_T @[BuildingBlock.scala 207:28]
    node _egress2_3_io_in4_1_T = cat(io.validin64[13], io.in64[13]) @[Cat.scala 30:58]
    egress2_3.io.in4[1] <= _egress2_3_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_13_T = bits(egress2_3.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[13] <= _io_out64_13_T @[BuildingBlock.scala 206:23]
    node _io_validout64_13_T = bits(egress2_3.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[13] <= _io_validout64_13_T @[BuildingBlock.scala 207:28]
    node _egress2_3_io_in4_2_T = cat(io.validin64[14], io.in64[14]) @[Cat.scala 30:58]
    egress2_3.io.in4[2] <= _egress2_3_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_14_T = bits(egress2_3.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[14] <= _io_out64_14_T @[BuildingBlock.scala 206:23]
    node _io_validout64_14_T = bits(egress2_3.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[14] <= _io_validout64_14_T @[BuildingBlock.scala 207:28]
    node _egress2_3_io_in4_3_T = cat(io.validin64[15], io.in64[15]) @[Cat.scala 30:58]
    egress2_3.io.in4[3] <= _egress2_3_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_15_T = bits(egress2_3.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[15] <= _io_out64_15_T @[BuildingBlock.scala 206:23]
    node _io_validout64_15_T = bits(egress2_3.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[15] <= _io_validout64_15_T @[BuildingBlock.scala 207:28]
    node _egress2_4_io_in4_0_T = cat(io.validin64[16], io.in64[16]) @[Cat.scala 30:58]
    egress2_4.io.in4[0] <= _egress2_4_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_16_T = bits(egress2_4.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[16] <= _io_out64_16_T @[BuildingBlock.scala 206:23]
    node _io_validout64_16_T = bits(egress2_4.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[16] <= _io_validout64_16_T @[BuildingBlock.scala 207:28]
    node _egress2_4_io_in4_1_T = cat(io.validin64[17], io.in64[17]) @[Cat.scala 30:58]
    egress2_4.io.in4[1] <= _egress2_4_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_17_T = bits(egress2_4.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[17] <= _io_out64_17_T @[BuildingBlock.scala 206:23]
    node _io_validout64_17_T = bits(egress2_4.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[17] <= _io_validout64_17_T @[BuildingBlock.scala 207:28]
    node _egress2_4_io_in4_2_T = cat(io.validin64[18], io.in64[18]) @[Cat.scala 30:58]
    egress2_4.io.in4[2] <= _egress2_4_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_18_T = bits(egress2_4.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[18] <= _io_out64_18_T @[BuildingBlock.scala 206:23]
    node _io_validout64_18_T = bits(egress2_4.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[18] <= _io_validout64_18_T @[BuildingBlock.scala 207:28]
    node _egress2_4_io_in4_3_T = cat(io.validin64[19], io.in64[19]) @[Cat.scala 30:58]
    egress2_4.io.in4[3] <= _egress2_4_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_19_T = bits(egress2_4.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[19] <= _io_out64_19_T @[BuildingBlock.scala 206:23]
    node _io_validout64_19_T = bits(egress2_4.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[19] <= _io_validout64_19_T @[BuildingBlock.scala 207:28]
    node _egress2_5_io_in4_0_T = cat(io.validin64[20], io.in64[20]) @[Cat.scala 30:58]
    egress2_5.io.in4[0] <= _egress2_5_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_20_T = bits(egress2_5.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[20] <= _io_out64_20_T @[BuildingBlock.scala 206:23]
    node _io_validout64_20_T = bits(egress2_5.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[20] <= _io_validout64_20_T @[BuildingBlock.scala 207:28]
    node _egress2_5_io_in4_1_T = cat(io.validin64[21], io.in64[21]) @[Cat.scala 30:58]
    egress2_5.io.in4[1] <= _egress2_5_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_21_T = bits(egress2_5.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[21] <= _io_out64_21_T @[BuildingBlock.scala 206:23]
    node _io_validout64_21_T = bits(egress2_5.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[21] <= _io_validout64_21_T @[BuildingBlock.scala 207:28]
    node _egress2_5_io_in4_2_T = cat(io.validin64[22], io.in64[22]) @[Cat.scala 30:58]
    egress2_5.io.in4[2] <= _egress2_5_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_22_T = bits(egress2_5.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[22] <= _io_out64_22_T @[BuildingBlock.scala 206:23]
    node _io_validout64_22_T = bits(egress2_5.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[22] <= _io_validout64_22_T @[BuildingBlock.scala 207:28]
    node _egress2_5_io_in4_3_T = cat(io.validin64[23], io.in64[23]) @[Cat.scala 30:58]
    egress2_5.io.in4[3] <= _egress2_5_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_23_T = bits(egress2_5.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[23] <= _io_out64_23_T @[BuildingBlock.scala 206:23]
    node _io_validout64_23_T = bits(egress2_5.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[23] <= _io_validout64_23_T @[BuildingBlock.scala 207:28]
    node _egress2_6_io_in4_0_T = cat(io.validin64[24], io.in64[24]) @[Cat.scala 30:58]
    egress2_6.io.in4[0] <= _egress2_6_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_24_T = bits(egress2_6.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[24] <= _io_out64_24_T @[BuildingBlock.scala 206:23]
    node _io_validout64_24_T = bits(egress2_6.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[24] <= _io_validout64_24_T @[BuildingBlock.scala 207:28]
    node _egress2_6_io_in4_1_T = cat(io.validin64[25], io.in64[25]) @[Cat.scala 30:58]
    egress2_6.io.in4[1] <= _egress2_6_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_25_T = bits(egress2_6.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[25] <= _io_out64_25_T @[BuildingBlock.scala 206:23]
    node _io_validout64_25_T = bits(egress2_6.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[25] <= _io_validout64_25_T @[BuildingBlock.scala 207:28]
    node _egress2_6_io_in4_2_T = cat(io.validin64[26], io.in64[26]) @[Cat.scala 30:58]
    egress2_6.io.in4[2] <= _egress2_6_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_26_T = bits(egress2_6.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[26] <= _io_out64_26_T @[BuildingBlock.scala 206:23]
    node _io_validout64_26_T = bits(egress2_6.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[26] <= _io_validout64_26_T @[BuildingBlock.scala 207:28]
    node _egress2_6_io_in4_3_T = cat(io.validin64[27], io.in64[27]) @[Cat.scala 30:58]
    egress2_6.io.in4[3] <= _egress2_6_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_27_T = bits(egress2_6.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[27] <= _io_out64_27_T @[BuildingBlock.scala 206:23]
    node _io_validout64_27_T = bits(egress2_6.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[27] <= _io_validout64_27_T @[BuildingBlock.scala 207:28]
    node _egress2_7_io_in4_0_T = cat(io.validin64[28], io.in64[28]) @[Cat.scala 30:58]
    egress2_7.io.in4[0] <= _egress2_7_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_28_T = bits(egress2_7.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[28] <= _io_out64_28_T @[BuildingBlock.scala 206:23]
    node _io_validout64_28_T = bits(egress2_7.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[28] <= _io_validout64_28_T @[BuildingBlock.scala 207:28]
    node _egress2_7_io_in4_1_T = cat(io.validin64[29], io.in64[29]) @[Cat.scala 30:58]
    egress2_7.io.in4[1] <= _egress2_7_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_29_T = bits(egress2_7.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[29] <= _io_out64_29_T @[BuildingBlock.scala 206:23]
    node _io_validout64_29_T = bits(egress2_7.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[29] <= _io_validout64_29_T @[BuildingBlock.scala 207:28]
    node _egress2_7_io_in4_2_T = cat(io.validin64[30], io.in64[30]) @[Cat.scala 30:58]
    egress2_7.io.in4[2] <= _egress2_7_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_30_T = bits(egress2_7.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[30] <= _io_out64_30_T @[BuildingBlock.scala 206:23]
    node _io_validout64_30_T = bits(egress2_7.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[30] <= _io_validout64_30_T @[BuildingBlock.scala 207:28]
    node _egress2_7_io_in4_3_T = cat(io.validin64[31], io.in64[31]) @[Cat.scala 30:58]
    egress2_7.io.in4[3] <= _egress2_7_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_31_T = bits(egress2_7.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[31] <= _io_out64_31_T @[BuildingBlock.scala 206:23]
    node _io_validout64_31_T = bits(egress2_7.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[31] <= _io_validout64_31_T @[BuildingBlock.scala 207:28]
    node _egress2_8_io_in4_0_T = cat(io.validin64[32], io.in64[32]) @[Cat.scala 30:58]
    egress2_8.io.in4[0] <= _egress2_8_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_32_T = bits(egress2_8.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[32] <= _io_out64_32_T @[BuildingBlock.scala 206:23]
    node _io_validout64_32_T = bits(egress2_8.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[32] <= _io_validout64_32_T @[BuildingBlock.scala 207:28]
    node _egress2_8_io_in4_1_T = cat(io.validin64[33], io.in64[33]) @[Cat.scala 30:58]
    egress2_8.io.in4[1] <= _egress2_8_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_33_T = bits(egress2_8.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[33] <= _io_out64_33_T @[BuildingBlock.scala 206:23]
    node _io_validout64_33_T = bits(egress2_8.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[33] <= _io_validout64_33_T @[BuildingBlock.scala 207:28]
    node _egress2_8_io_in4_2_T = cat(io.validin64[34], io.in64[34]) @[Cat.scala 30:58]
    egress2_8.io.in4[2] <= _egress2_8_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_34_T = bits(egress2_8.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[34] <= _io_out64_34_T @[BuildingBlock.scala 206:23]
    node _io_validout64_34_T = bits(egress2_8.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[34] <= _io_validout64_34_T @[BuildingBlock.scala 207:28]
    node _egress2_8_io_in4_3_T = cat(io.validin64[35], io.in64[35]) @[Cat.scala 30:58]
    egress2_8.io.in4[3] <= _egress2_8_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_35_T = bits(egress2_8.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[35] <= _io_out64_35_T @[BuildingBlock.scala 206:23]
    node _io_validout64_35_T = bits(egress2_8.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[35] <= _io_validout64_35_T @[BuildingBlock.scala 207:28]
    node _egress2_9_io_in4_0_T = cat(io.validin64[36], io.in64[36]) @[Cat.scala 30:58]
    egress2_9.io.in4[0] <= _egress2_9_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_36_T = bits(egress2_9.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[36] <= _io_out64_36_T @[BuildingBlock.scala 206:23]
    node _io_validout64_36_T = bits(egress2_9.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[36] <= _io_validout64_36_T @[BuildingBlock.scala 207:28]
    node _egress2_9_io_in4_1_T = cat(io.validin64[37], io.in64[37]) @[Cat.scala 30:58]
    egress2_9.io.in4[1] <= _egress2_9_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_37_T = bits(egress2_9.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[37] <= _io_out64_37_T @[BuildingBlock.scala 206:23]
    node _io_validout64_37_T = bits(egress2_9.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[37] <= _io_validout64_37_T @[BuildingBlock.scala 207:28]
    node _egress2_9_io_in4_2_T = cat(io.validin64[38], io.in64[38]) @[Cat.scala 30:58]
    egress2_9.io.in4[2] <= _egress2_9_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_38_T = bits(egress2_9.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[38] <= _io_out64_38_T @[BuildingBlock.scala 206:23]
    node _io_validout64_38_T = bits(egress2_9.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[38] <= _io_validout64_38_T @[BuildingBlock.scala 207:28]
    node _egress2_9_io_in4_3_T = cat(io.validin64[39], io.in64[39]) @[Cat.scala 30:58]
    egress2_9.io.in4[3] <= _egress2_9_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_39_T = bits(egress2_9.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[39] <= _io_out64_39_T @[BuildingBlock.scala 206:23]
    node _io_validout64_39_T = bits(egress2_9.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[39] <= _io_validout64_39_T @[BuildingBlock.scala 207:28]
    node _egress2_10_io_in4_0_T = cat(io.validin64[40], io.in64[40]) @[Cat.scala 30:58]
    egress2_10.io.in4[0] <= _egress2_10_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_40_T = bits(egress2_10.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[40] <= _io_out64_40_T @[BuildingBlock.scala 206:23]
    node _io_validout64_40_T = bits(egress2_10.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[40] <= _io_validout64_40_T @[BuildingBlock.scala 207:28]
    node _egress2_10_io_in4_1_T = cat(io.validin64[41], io.in64[41]) @[Cat.scala 30:58]
    egress2_10.io.in4[1] <= _egress2_10_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_41_T = bits(egress2_10.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[41] <= _io_out64_41_T @[BuildingBlock.scala 206:23]
    node _io_validout64_41_T = bits(egress2_10.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[41] <= _io_validout64_41_T @[BuildingBlock.scala 207:28]
    node _egress2_10_io_in4_2_T = cat(io.validin64[42], io.in64[42]) @[Cat.scala 30:58]
    egress2_10.io.in4[2] <= _egress2_10_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_42_T = bits(egress2_10.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[42] <= _io_out64_42_T @[BuildingBlock.scala 206:23]
    node _io_validout64_42_T = bits(egress2_10.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[42] <= _io_validout64_42_T @[BuildingBlock.scala 207:28]
    node _egress2_10_io_in4_3_T = cat(io.validin64[43], io.in64[43]) @[Cat.scala 30:58]
    egress2_10.io.in4[3] <= _egress2_10_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_43_T = bits(egress2_10.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[43] <= _io_out64_43_T @[BuildingBlock.scala 206:23]
    node _io_validout64_43_T = bits(egress2_10.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[43] <= _io_validout64_43_T @[BuildingBlock.scala 207:28]
    node _egress2_11_io_in4_0_T = cat(io.validin64[44], io.in64[44]) @[Cat.scala 30:58]
    egress2_11.io.in4[0] <= _egress2_11_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_44_T = bits(egress2_11.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[44] <= _io_out64_44_T @[BuildingBlock.scala 206:23]
    node _io_validout64_44_T = bits(egress2_11.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[44] <= _io_validout64_44_T @[BuildingBlock.scala 207:28]
    node _egress2_11_io_in4_1_T = cat(io.validin64[45], io.in64[45]) @[Cat.scala 30:58]
    egress2_11.io.in4[1] <= _egress2_11_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_45_T = bits(egress2_11.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[45] <= _io_out64_45_T @[BuildingBlock.scala 206:23]
    node _io_validout64_45_T = bits(egress2_11.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[45] <= _io_validout64_45_T @[BuildingBlock.scala 207:28]
    node _egress2_11_io_in4_2_T = cat(io.validin64[46], io.in64[46]) @[Cat.scala 30:58]
    egress2_11.io.in4[2] <= _egress2_11_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_46_T = bits(egress2_11.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[46] <= _io_out64_46_T @[BuildingBlock.scala 206:23]
    node _io_validout64_46_T = bits(egress2_11.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[46] <= _io_validout64_46_T @[BuildingBlock.scala 207:28]
    node _egress2_11_io_in4_3_T = cat(io.validin64[47], io.in64[47]) @[Cat.scala 30:58]
    egress2_11.io.in4[3] <= _egress2_11_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_47_T = bits(egress2_11.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[47] <= _io_out64_47_T @[BuildingBlock.scala 206:23]
    node _io_validout64_47_T = bits(egress2_11.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[47] <= _io_validout64_47_T @[BuildingBlock.scala 207:28]
    node _egress2_12_io_in4_0_T = cat(io.validin64[48], io.in64[48]) @[Cat.scala 30:58]
    egress2_12.io.in4[0] <= _egress2_12_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_48_T = bits(egress2_12.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[48] <= _io_out64_48_T @[BuildingBlock.scala 206:23]
    node _io_validout64_48_T = bits(egress2_12.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[48] <= _io_validout64_48_T @[BuildingBlock.scala 207:28]
    node _egress2_12_io_in4_1_T = cat(io.validin64[49], io.in64[49]) @[Cat.scala 30:58]
    egress2_12.io.in4[1] <= _egress2_12_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_49_T = bits(egress2_12.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[49] <= _io_out64_49_T @[BuildingBlock.scala 206:23]
    node _io_validout64_49_T = bits(egress2_12.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[49] <= _io_validout64_49_T @[BuildingBlock.scala 207:28]
    node _egress2_12_io_in4_2_T = cat(io.validin64[50], io.in64[50]) @[Cat.scala 30:58]
    egress2_12.io.in4[2] <= _egress2_12_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_50_T = bits(egress2_12.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[50] <= _io_out64_50_T @[BuildingBlock.scala 206:23]
    node _io_validout64_50_T = bits(egress2_12.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[50] <= _io_validout64_50_T @[BuildingBlock.scala 207:28]
    node _egress2_12_io_in4_3_T = cat(io.validin64[51], io.in64[51]) @[Cat.scala 30:58]
    egress2_12.io.in4[3] <= _egress2_12_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_51_T = bits(egress2_12.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[51] <= _io_out64_51_T @[BuildingBlock.scala 206:23]
    node _io_validout64_51_T = bits(egress2_12.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[51] <= _io_validout64_51_T @[BuildingBlock.scala 207:28]
    node _egress2_13_io_in4_0_T = cat(io.validin64[52], io.in64[52]) @[Cat.scala 30:58]
    egress2_13.io.in4[0] <= _egress2_13_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_52_T = bits(egress2_13.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[52] <= _io_out64_52_T @[BuildingBlock.scala 206:23]
    node _io_validout64_52_T = bits(egress2_13.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[52] <= _io_validout64_52_T @[BuildingBlock.scala 207:28]
    node _egress2_13_io_in4_1_T = cat(io.validin64[53], io.in64[53]) @[Cat.scala 30:58]
    egress2_13.io.in4[1] <= _egress2_13_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_53_T = bits(egress2_13.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[53] <= _io_out64_53_T @[BuildingBlock.scala 206:23]
    node _io_validout64_53_T = bits(egress2_13.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[53] <= _io_validout64_53_T @[BuildingBlock.scala 207:28]
    node _egress2_13_io_in4_2_T = cat(io.validin64[54], io.in64[54]) @[Cat.scala 30:58]
    egress2_13.io.in4[2] <= _egress2_13_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_54_T = bits(egress2_13.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[54] <= _io_out64_54_T @[BuildingBlock.scala 206:23]
    node _io_validout64_54_T = bits(egress2_13.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[54] <= _io_validout64_54_T @[BuildingBlock.scala 207:28]
    node _egress2_13_io_in4_3_T = cat(io.validin64[55], io.in64[55]) @[Cat.scala 30:58]
    egress2_13.io.in4[3] <= _egress2_13_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_55_T = bits(egress2_13.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[55] <= _io_out64_55_T @[BuildingBlock.scala 206:23]
    node _io_validout64_55_T = bits(egress2_13.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[55] <= _io_validout64_55_T @[BuildingBlock.scala 207:28]
    node _egress2_14_io_in4_0_T = cat(io.validin64[56], io.in64[56]) @[Cat.scala 30:58]
    egress2_14.io.in4[0] <= _egress2_14_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_56_T = bits(egress2_14.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[56] <= _io_out64_56_T @[BuildingBlock.scala 206:23]
    node _io_validout64_56_T = bits(egress2_14.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[56] <= _io_validout64_56_T @[BuildingBlock.scala 207:28]
    node _egress2_14_io_in4_1_T = cat(io.validin64[57], io.in64[57]) @[Cat.scala 30:58]
    egress2_14.io.in4[1] <= _egress2_14_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_57_T = bits(egress2_14.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[57] <= _io_out64_57_T @[BuildingBlock.scala 206:23]
    node _io_validout64_57_T = bits(egress2_14.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[57] <= _io_validout64_57_T @[BuildingBlock.scala 207:28]
    node _egress2_14_io_in4_2_T = cat(io.validin64[58], io.in64[58]) @[Cat.scala 30:58]
    egress2_14.io.in4[2] <= _egress2_14_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_58_T = bits(egress2_14.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[58] <= _io_out64_58_T @[BuildingBlock.scala 206:23]
    node _io_validout64_58_T = bits(egress2_14.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[58] <= _io_validout64_58_T @[BuildingBlock.scala 207:28]
    node _egress2_14_io_in4_3_T = cat(io.validin64[59], io.in64[59]) @[Cat.scala 30:58]
    egress2_14.io.in4[3] <= _egress2_14_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_59_T = bits(egress2_14.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[59] <= _io_out64_59_T @[BuildingBlock.scala 206:23]
    node _io_validout64_59_T = bits(egress2_14.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[59] <= _io_validout64_59_T @[BuildingBlock.scala 207:28]
    node _egress2_15_io_in4_0_T = cat(io.validin64[60], io.in64[60]) @[Cat.scala 30:58]
    egress2_15.io.in4[0] <= _egress2_15_io_in4_0_T @[BuildingBlock.scala 203:28]
    node _io_out64_60_T = bits(egress2_15.io.out4[0], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[60] <= _io_out64_60_T @[BuildingBlock.scala 206:23]
    node _io_validout64_60_T = bits(egress2_15.io.out4[0], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[60] <= _io_validout64_60_T @[BuildingBlock.scala 207:28]
    node _egress2_15_io_in4_1_T = cat(io.validin64[61], io.in64[61]) @[Cat.scala 30:58]
    egress2_15.io.in4[1] <= _egress2_15_io_in4_1_T @[BuildingBlock.scala 203:28]
    node _io_out64_61_T = bits(egress2_15.io.out4[1], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[61] <= _io_out64_61_T @[BuildingBlock.scala 206:23]
    node _io_validout64_61_T = bits(egress2_15.io.out4[1], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[61] <= _io_validout64_61_T @[BuildingBlock.scala 207:28]
    node _egress2_15_io_in4_2_T = cat(io.validin64[62], io.in64[62]) @[Cat.scala 30:58]
    egress2_15.io.in4[2] <= _egress2_15_io_in4_2_T @[BuildingBlock.scala 203:28]
    node _io_out64_62_T = bits(egress2_15.io.out4[2], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[62] <= _io_out64_62_T @[BuildingBlock.scala 206:23]
    node _io_validout64_62_T = bits(egress2_15.io.out4[2], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[62] <= _io_validout64_62_T @[BuildingBlock.scala 207:28]
    node _egress2_15_io_in4_3_T = cat(io.validin64[63], io.in64[63]) @[Cat.scala 30:58]
    egress2_15.io.in4[3] <= _egress2_15_io_in4_3_T @[BuildingBlock.scala 203:28]
    node _io_out64_63_T = bits(egress2_15.io.out4[3], 3, 0) @[BuildingBlock.scala 206:47]
    io.out64[63] <= _io_out64_63_T @[BuildingBlock.scala 206:23]
    node _io_validout64_63_T = bits(egress2_15.io.out4[3], 4, 4) @[BuildingBlock.scala 207:52]
    io.validout64[63] <= _io_validout64_63_T @[BuildingBlock.scala 207:28]
    node _egress2_0_io_ctrl_T = bits(ctrl_reg, 127, 120) @[BuildingBlock.scala 211:35]
    egress2_0.io.ctrl <= _egress2_0_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_1_io_ctrl_T = bits(ctrl_reg, 119, 112) @[BuildingBlock.scala 211:35]
    egress2_1.io.ctrl <= _egress2_1_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_2_io_ctrl_T = bits(ctrl_reg, 111, 104) @[BuildingBlock.scala 211:35]
    egress2_2.io.ctrl <= _egress2_2_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_3_io_ctrl_T = bits(ctrl_reg, 103, 96) @[BuildingBlock.scala 211:35]
    egress2_3.io.ctrl <= _egress2_3_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_4_io_ctrl_T = bits(ctrl_reg, 95, 88) @[BuildingBlock.scala 211:35]
    egress2_4.io.ctrl <= _egress2_4_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_5_io_ctrl_T = bits(ctrl_reg, 87, 80) @[BuildingBlock.scala 211:35]
    egress2_5.io.ctrl <= _egress2_5_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_6_io_ctrl_T = bits(ctrl_reg, 79, 72) @[BuildingBlock.scala 211:35]
    egress2_6.io.ctrl <= _egress2_6_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_7_io_ctrl_T = bits(ctrl_reg, 71, 64) @[BuildingBlock.scala 211:35]
    egress2_7.io.ctrl <= _egress2_7_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_8_io_ctrl_T = bits(ctrl_reg, 63, 56) @[BuildingBlock.scala 211:35]
    egress2_8.io.ctrl <= _egress2_8_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_9_io_ctrl_T = bits(ctrl_reg, 55, 48) @[BuildingBlock.scala 211:35]
    egress2_9.io.ctrl <= _egress2_9_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_10_io_ctrl_T = bits(ctrl_reg, 47, 40) @[BuildingBlock.scala 211:35]
    egress2_10.io.ctrl <= _egress2_10_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_11_io_ctrl_T = bits(ctrl_reg, 39, 32) @[BuildingBlock.scala 211:35]
    egress2_11.io.ctrl <= _egress2_11_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_12_io_ctrl_T = bits(ctrl_reg, 31, 24) @[BuildingBlock.scala 211:35]
    egress2_12.io.ctrl <= _egress2_12_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_13_io_ctrl_T = bits(ctrl_reg, 23, 16) @[BuildingBlock.scala 211:35]
    egress2_13.io.ctrl <= _egress2_13_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_14_io_ctrl_T = bits(ctrl_reg, 15, 8) @[BuildingBlock.scala 211:35]
    egress2_14.io.ctrl <= _egress2_14_io_ctrl_T @[BuildingBlock.scala 211:24]
    node _egress2_15_io_ctrl_T = bits(ctrl_reg, 7, 0) @[BuildingBlock.scala 211:35]
    egress2_15.io.ctrl <= _egress2_15_io_ctrl_T @[BuildingBlock.scala 211:24]
    
  module BuildingBlockNew : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip d_in : {a : UInt<4>, valid_a : UInt<1>, b : UInt<4>, valid_b : UInt<1>}[32], d_out : {a : UInt<4>, valid_a : UInt<1>, b : UInt<4>, valid_b : UInt<1>}[32], flip wr_en_mem1 : UInt<1>, flip wr_en_mem2 : UInt<1>, flip wr_en_mem3 : UInt<1>, flip wr_en_mem4 : UInt<1>, flip wr_en_mem5 : UInt<1>, flip wr_en_mem6 : UInt<1>, flip wr_instr_mem1 : UInt<224>, flip wr_instr_mem2 : UInt<128>, flip wr_instr_mem3 : UInt<128>, flip wr_instr_mem4 : UInt<128>, flip wr_instr_mem5 : UInt<128>, flip wr_instr_mem6 : UInt<128>, flip run_in : UInt<1>, run_out : UInt<1>, flip PC1_in : UInt<8>, PC6_out : UInt<8>, flip Addr_in : UInt<8>, Addr_out : UInt<8>, flip Tag_in : UInt<2>, Tag_out : UInt<2>}
    
    smem Mem1 : UInt<224>[256], undefined @[BuildingBlockNew.scala 33:25]
    smem Mem2 : UInt<128>[256], undefined @[BuildingBlockNew.scala 34:25]
    smem Mem3 : UInt<128>[256], undefined @[BuildingBlockNew.scala 35:25]
    smem Mem4 : UInt<128>[256], undefined @[BuildingBlockNew.scala 36:25]
    smem Mem5 : UInt<128>[256], undefined @[BuildingBlockNew.scala 37:25]
    smem Mem6 : UInt<128>[256], undefined @[BuildingBlockNew.scala 38:25]
    reg PC1 : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[BuildingBlockNew.scala 39:20]
    reg PC2 : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[BuildingBlockNew.scala 40:20]
    reg PC3 : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[BuildingBlockNew.scala 41:20]
    reg PC4 : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[BuildingBlockNew.scala 42:20]
    reg PC5 : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[BuildingBlockNew.scala 43:20]
    reg PC6 : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[BuildingBlockNew.scala 44:20]
    reg wrAddr1 : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[BuildingBlockNew.scala 45:24]
    reg wrAddr2 : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[BuildingBlockNew.scala 46:24]
    reg wrAddr3 : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[BuildingBlockNew.scala 47:24]
    reg wrAddr4 : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[BuildingBlockNew.scala 48:24]
    reg wrAddr5 : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[BuildingBlockNew.scala 49:24]
    reg wrAddr6 : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[BuildingBlockNew.scala 50:24]
    reg instr1 : UInt<224>, clock @[BuildingBlockNew.scala 51:19]
    reg instr2 : UInt<128>, clock @[BuildingBlockNew.scala 52:19]
    reg instr3 : UInt<128>, clock @[BuildingBlockNew.scala 53:19]
    reg instr4 : UInt<128>, clock @[BuildingBlockNew.scala 54:19]
    reg instr5 : UInt<128>, clock @[BuildingBlockNew.scala 55:19]
    reg instr6 : UInt<128>, clock @[BuildingBlockNew.scala 56:19]
    reg run2 : UInt<1>, clock @[BuildingBlockNew.scala 64:21]
    run2 <= io.run_in @[BuildingBlockNew.scala 64:21]
    reg run3 : UInt<1>, clock @[BuildingBlockNew.scala 65:21]
    run3 <= run2 @[BuildingBlockNew.scala 65:21]
    reg run4 : UInt<1>, clock @[BuildingBlockNew.scala 66:21]
    run4 <= run3 @[BuildingBlockNew.scala 66:21]
    reg run5 : UInt<1>, clock @[BuildingBlockNew.scala 67:21]
    run5 <= run4 @[BuildingBlockNew.scala 67:21]
    reg run6 : UInt<1>, clock @[BuildingBlockNew.scala 68:21]
    run6 <= run5 @[BuildingBlockNew.scala 68:21]
    io.run_out <= run6 @[BuildingBlockNew.scala 69:14]
    inst peCol of PEcol @[BuildingBlockNew.scala 75:21]
    peCol.clock <= clock
    peCol.reset <= reset
    inst ingress1 of CLOSingress1 @[BuildingBlockNew.scala 76:24]
    ingress1.clock <= clock
    ingress1.reset <= reset
    inst ingress2 of CLOSingress2 @[BuildingBlockNew.scala 77:24]
    ingress2.clock <= clock
    ingress2.reset <= reset
    inst middle of CLOSmiddle @[BuildingBlockNew.scala 78:22]
    middle.clock <= clock
    middle.reset <= reset
    inst egress1 of CLOSegress1 @[BuildingBlockNew.scala 79:23]
    egress1.clock <= clock
    egress1.reset <= reset
    inst egress2 of CLOSegress2 @[BuildingBlockNew.scala 80:23]
    egress2.clock <= clock
    egress2.reset <= reset
    PC1 <= io.PC1_in @[BuildingBlockNew.scala 146:7]
    PC2 <= PC1 @[BuildingBlockNew.scala 147:7]
    PC3 <= PC2 @[BuildingBlockNew.scala 148:7]
    PC4 <= PC3 @[BuildingBlockNew.scala 149:7]
    PC5 <= PC4 @[BuildingBlockNew.scala 150:7]
    PC6 <= PC5 @[BuildingBlockNew.scala 151:7]
    io.PC6_out <= PC6 @[BuildingBlockNew.scala 153:14]
    peCol.io.instr <= instr1 @[BuildingBlockNew.scala 155:18]
    ingress1.io.ctrl <= instr2 @[BuildingBlockNew.scala 156:20]
    ingress2.io.ctrl <= instr3 @[BuildingBlockNew.scala 157:20]
    middle.io.ctrl <= instr4 @[BuildingBlockNew.scala 158:18]
    egress1.io.ctrl <= instr5 @[BuildingBlockNew.scala 159:19]
    egress2.io.ctrl <= instr6 @[BuildingBlockNew.scala 160:19]
    wire MemAddr1 : UInt<8> @[BuildingBlockNew.scala 207:22]
    wire MemAddr2 : UInt<8> @[BuildingBlockNew.scala 208:22]
    wire MemAddr3 : UInt<8> @[BuildingBlockNew.scala 209:22]
    wire MemAddr4 : UInt<8> @[BuildingBlockNew.scala 210:22]
    wire MemAddr5 : UInt<8> @[BuildingBlockNew.scala 211:22]
    wire MemAddr6 : UInt<8> @[BuildingBlockNew.scala 212:22]
    when io.wr_en_mem1 : @[BuildingBlockNew.scala 214:22]
      write mport MPORT = Mem1[MemAddr1], clock
      MPORT <= io.wr_instr_mem1
      MemAddr1 <= wrAddr1 @[BuildingBlockNew.scala 216:14]
      node _wrAddr1_T = add(wrAddr1, UInt<1>("h01")) @[BuildingBlockNew.scala 217:24]
      node _wrAddr1_T_1 = tail(_wrAddr1_T, 1) @[BuildingBlockNew.scala 217:24]
      wrAddr1 <= _wrAddr1_T_1 @[BuildingBlockNew.scala 217:13]
      instr1 is invalid @[BuildingBlockNew.scala 218:12]
      skip @[BuildingBlockNew.scala 214:22]
    else : @[BuildingBlockNew.scala 219:15]
      read mport instr1_MPORT = Mem1[MemAddr1], clock @[BuildingBlockNew.scala 220:24]
      instr1 <= instr1_MPORT @[BuildingBlockNew.scala 220:12]
      MemAddr1 <= PC1 @[BuildingBlockNew.scala 221:14]
      skip @[BuildingBlockNew.scala 219:15]
    when io.wr_en_mem2 : @[BuildingBlockNew.scala 223:22]
      write mport MPORT_1 = Mem2[MemAddr2], clock
      MPORT_1 <= io.wr_instr_mem2
      MemAddr2 <= wrAddr2 @[BuildingBlockNew.scala 225:14]
      node _wrAddr2_T = add(wrAddr2, UInt<1>("h01")) @[BuildingBlockNew.scala 226:24]
      node _wrAddr2_T_1 = tail(_wrAddr2_T, 1) @[BuildingBlockNew.scala 226:24]
      wrAddr2 <= _wrAddr2_T_1 @[BuildingBlockNew.scala 226:13]
      instr2 is invalid @[BuildingBlockNew.scala 227:12]
      skip @[BuildingBlockNew.scala 223:22]
    else : @[BuildingBlockNew.scala 228:15]
      read mport instr2_MPORT = Mem2[MemAddr2], clock @[BuildingBlockNew.scala 229:24]
      instr2 <= instr2_MPORT @[BuildingBlockNew.scala 229:12]
      MemAddr2 <= PC2 @[BuildingBlockNew.scala 230:14]
      skip @[BuildingBlockNew.scala 228:15]
    when io.wr_en_mem3 : @[BuildingBlockNew.scala 233:22]
      write mport MPORT_2 = Mem3[MemAddr3], clock
      MPORT_2 <= io.wr_instr_mem3
      MemAddr3 <= wrAddr3 @[BuildingBlockNew.scala 235:14]
      node _wrAddr3_T = add(wrAddr3, UInt<1>("h01")) @[BuildingBlockNew.scala 236:24]
      node _wrAddr3_T_1 = tail(_wrAddr3_T, 1) @[BuildingBlockNew.scala 236:24]
      wrAddr3 <= _wrAddr3_T_1 @[BuildingBlockNew.scala 236:13]
      instr3 is invalid @[BuildingBlockNew.scala 237:12]
      skip @[BuildingBlockNew.scala 233:22]
    else : @[BuildingBlockNew.scala 238:15]
      read mport instr3_MPORT = Mem3[MemAddr3], clock @[BuildingBlockNew.scala 239:24]
      instr3 <= instr3_MPORT @[BuildingBlockNew.scala 239:12]
      MemAddr3 <= PC3 @[BuildingBlockNew.scala 240:14]
      skip @[BuildingBlockNew.scala 238:15]
    when io.wr_en_mem4 : @[BuildingBlockNew.scala 242:22]
      write mport MPORT_3 = Mem4[MemAddr4], clock
      MPORT_3 <= io.wr_instr_mem4
      MemAddr4 <= wrAddr4 @[BuildingBlockNew.scala 244:14]
      node _wrAddr4_T = add(wrAddr4, UInt<1>("h01")) @[BuildingBlockNew.scala 245:24]
      node _wrAddr4_T_1 = tail(_wrAddr4_T, 1) @[BuildingBlockNew.scala 245:24]
      wrAddr4 <= _wrAddr4_T_1 @[BuildingBlockNew.scala 245:13]
      instr4 is invalid @[BuildingBlockNew.scala 246:12]
      skip @[BuildingBlockNew.scala 242:22]
    else : @[BuildingBlockNew.scala 247:15]
      read mport instr4_MPORT = Mem4[MemAddr4], clock @[BuildingBlockNew.scala 248:24]
      instr4 <= instr4_MPORT @[BuildingBlockNew.scala 248:12]
      MemAddr4 <= PC4 @[BuildingBlockNew.scala 249:14]
      skip @[BuildingBlockNew.scala 247:15]
    when io.wr_en_mem5 : @[BuildingBlockNew.scala 251:22]
      write mport MPORT_4 = Mem5[MemAddr5], clock
      MPORT_4 <= io.wr_instr_mem5
      MemAddr5 <= wrAddr5 @[BuildingBlockNew.scala 253:14]
      node _wrAddr5_T = add(wrAddr5, UInt<1>("h01")) @[BuildingBlockNew.scala 254:24]
      node _wrAddr5_T_1 = tail(_wrAddr5_T, 1) @[BuildingBlockNew.scala 254:24]
      wrAddr5 <= _wrAddr5_T_1 @[BuildingBlockNew.scala 254:13]
      instr5 is invalid @[BuildingBlockNew.scala 255:12]
      skip @[BuildingBlockNew.scala 251:22]
    else : @[BuildingBlockNew.scala 256:15]
      read mport instr5_MPORT = Mem5[MemAddr5], clock @[BuildingBlockNew.scala 257:24]
      instr5 <= instr5_MPORT @[BuildingBlockNew.scala 257:12]
      MemAddr5 <= PC5 @[BuildingBlockNew.scala 258:14]
      skip @[BuildingBlockNew.scala 256:15]
    when io.wr_en_mem6 : @[BuildingBlockNew.scala 260:22]
      write mport MPORT_5 = Mem6[MemAddr6], clock
      MPORT_5 <= io.wr_instr_mem6
      MemAddr6 <= wrAddr6 @[BuildingBlockNew.scala 262:14]
      node _wrAddr6_T = add(wrAddr6, UInt<1>("h01")) @[BuildingBlockNew.scala 263:24]
      node _wrAddr6_T_1 = tail(_wrAddr6_T, 1) @[BuildingBlockNew.scala 263:24]
      wrAddr6 <= _wrAddr6_T_1 @[BuildingBlockNew.scala 263:13]
      instr6 is invalid @[BuildingBlockNew.scala 264:12]
      skip @[BuildingBlockNew.scala 260:22]
    else : @[BuildingBlockNew.scala 265:15]
      read mport instr6_MPORT = Mem6[MemAddr6], clock @[BuildingBlockNew.scala 266:24]
      instr6 <= instr6_MPORT @[BuildingBlockNew.scala 266:12]
      MemAddr6 <= PC6 @[BuildingBlockNew.scala 267:14]
      skip @[BuildingBlockNew.scala 265:15]
    peCol.io.d_in[0].valid_b <= io.d_in[0].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[0].b <= io.d_in[0].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[0].valid_a <= io.d_in[0].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[0].a <= io.d_in[0].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[1].valid_b <= io.d_in[1].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[1].b <= io.d_in[1].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[1].valid_a <= io.d_in[1].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[1].a <= io.d_in[1].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[2].valid_b <= io.d_in[2].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[2].b <= io.d_in[2].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[2].valid_a <= io.d_in[2].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[2].a <= io.d_in[2].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[3].valid_b <= io.d_in[3].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[3].b <= io.d_in[3].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[3].valid_a <= io.d_in[3].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[3].a <= io.d_in[3].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[4].valid_b <= io.d_in[4].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[4].b <= io.d_in[4].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[4].valid_a <= io.d_in[4].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[4].a <= io.d_in[4].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[5].valid_b <= io.d_in[5].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[5].b <= io.d_in[5].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[5].valid_a <= io.d_in[5].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[5].a <= io.d_in[5].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[6].valid_b <= io.d_in[6].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[6].b <= io.d_in[6].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[6].valid_a <= io.d_in[6].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[6].a <= io.d_in[6].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[7].valid_b <= io.d_in[7].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[7].b <= io.d_in[7].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[7].valid_a <= io.d_in[7].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[7].a <= io.d_in[7].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[8].valid_b <= io.d_in[8].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[8].b <= io.d_in[8].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[8].valid_a <= io.d_in[8].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[8].a <= io.d_in[8].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[9].valid_b <= io.d_in[9].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[9].b <= io.d_in[9].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[9].valid_a <= io.d_in[9].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[9].a <= io.d_in[9].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[10].valid_b <= io.d_in[10].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[10].b <= io.d_in[10].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[10].valid_a <= io.d_in[10].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[10].a <= io.d_in[10].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[11].valid_b <= io.d_in[11].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[11].b <= io.d_in[11].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[11].valid_a <= io.d_in[11].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[11].a <= io.d_in[11].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[12].valid_b <= io.d_in[12].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[12].b <= io.d_in[12].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[12].valid_a <= io.d_in[12].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[12].a <= io.d_in[12].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[13].valid_b <= io.d_in[13].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[13].b <= io.d_in[13].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[13].valid_a <= io.d_in[13].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[13].a <= io.d_in[13].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[14].valid_b <= io.d_in[14].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[14].b <= io.d_in[14].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[14].valid_a <= io.d_in[14].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[14].a <= io.d_in[14].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[15].valid_b <= io.d_in[15].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[15].b <= io.d_in[15].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[15].valid_a <= io.d_in[15].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[15].a <= io.d_in[15].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[16].valid_b <= io.d_in[16].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[16].b <= io.d_in[16].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[16].valid_a <= io.d_in[16].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[16].a <= io.d_in[16].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[17].valid_b <= io.d_in[17].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[17].b <= io.d_in[17].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[17].valid_a <= io.d_in[17].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[17].a <= io.d_in[17].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[18].valid_b <= io.d_in[18].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[18].b <= io.d_in[18].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[18].valid_a <= io.d_in[18].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[18].a <= io.d_in[18].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[19].valid_b <= io.d_in[19].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[19].b <= io.d_in[19].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[19].valid_a <= io.d_in[19].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[19].a <= io.d_in[19].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[20].valid_b <= io.d_in[20].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[20].b <= io.d_in[20].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[20].valid_a <= io.d_in[20].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[20].a <= io.d_in[20].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[21].valid_b <= io.d_in[21].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[21].b <= io.d_in[21].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[21].valid_a <= io.d_in[21].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[21].a <= io.d_in[21].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[22].valid_b <= io.d_in[22].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[22].b <= io.d_in[22].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[22].valid_a <= io.d_in[22].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[22].a <= io.d_in[22].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[23].valid_b <= io.d_in[23].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[23].b <= io.d_in[23].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[23].valid_a <= io.d_in[23].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[23].a <= io.d_in[23].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[24].valid_b <= io.d_in[24].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[24].b <= io.d_in[24].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[24].valid_a <= io.d_in[24].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[24].a <= io.d_in[24].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[25].valid_b <= io.d_in[25].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[25].b <= io.d_in[25].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[25].valid_a <= io.d_in[25].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[25].a <= io.d_in[25].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[26].valid_b <= io.d_in[26].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[26].b <= io.d_in[26].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[26].valid_a <= io.d_in[26].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[26].a <= io.d_in[26].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[27].valid_b <= io.d_in[27].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[27].b <= io.d_in[27].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[27].valid_a <= io.d_in[27].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[27].a <= io.d_in[27].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[28].valid_b <= io.d_in[28].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[28].b <= io.d_in[28].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[28].valid_a <= io.d_in[28].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[28].a <= io.d_in[28].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[29].valid_b <= io.d_in[29].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[29].b <= io.d_in[29].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[29].valid_a <= io.d_in[29].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[29].a <= io.d_in[29].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[30].valid_b <= io.d_in[30].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[30].b <= io.d_in[30].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[30].valid_a <= io.d_in[30].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[30].a <= io.d_in[30].a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[31].valid_b <= io.d_in[31].valid_b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[31].b <= io.d_in[31].b @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[31].valid_a <= io.d_in[31].valid_a @[BuildingBlockNew.scala 272:17]
    peCol.io.d_in[31].a <= io.d_in[31].a @[BuildingBlockNew.scala 272:17]
    peCol.io.tagin <= io.Tag_in @[BuildingBlockNew.scala 273:18]
    peCol.io.addrin <= io.Addr_in @[BuildingBlockNew.scala 274:19]
    ingress1.io.tagin <= peCol.io.tagout @[BuildingBlockNew.scala 276:21]
    ingress1.io.addrin <= peCol.io.addrout @[BuildingBlockNew.scala 277:22]
    ingress1.io.in64[0] <= peCol.io.d_out[0].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[1] <= peCol.io.d_out[0].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[0] <= peCol.io.d_out[0].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[1] <= peCol.io.d_out[0].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[2] <= peCol.io.d_out[1].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[3] <= peCol.io.d_out[1].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[2] <= peCol.io.d_out[1].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[3] <= peCol.io.d_out[1].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[4] <= peCol.io.d_out[2].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[5] <= peCol.io.d_out[2].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[4] <= peCol.io.d_out[2].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[5] <= peCol.io.d_out[2].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[6] <= peCol.io.d_out[3].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[7] <= peCol.io.d_out[3].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[6] <= peCol.io.d_out[3].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[7] <= peCol.io.d_out[3].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[8] <= peCol.io.d_out[4].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[9] <= peCol.io.d_out[4].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[8] <= peCol.io.d_out[4].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[9] <= peCol.io.d_out[4].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[10] <= peCol.io.d_out[5].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[11] <= peCol.io.d_out[5].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[10] <= peCol.io.d_out[5].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[11] <= peCol.io.d_out[5].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[12] <= peCol.io.d_out[6].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[13] <= peCol.io.d_out[6].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[12] <= peCol.io.d_out[6].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[13] <= peCol.io.d_out[6].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[14] <= peCol.io.d_out[7].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[15] <= peCol.io.d_out[7].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[14] <= peCol.io.d_out[7].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[15] <= peCol.io.d_out[7].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[16] <= peCol.io.d_out[8].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[17] <= peCol.io.d_out[8].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[16] <= peCol.io.d_out[8].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[17] <= peCol.io.d_out[8].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[18] <= peCol.io.d_out[9].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[19] <= peCol.io.d_out[9].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[18] <= peCol.io.d_out[9].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[19] <= peCol.io.d_out[9].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[20] <= peCol.io.d_out[10].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[21] <= peCol.io.d_out[10].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[20] <= peCol.io.d_out[10].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[21] <= peCol.io.d_out[10].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[22] <= peCol.io.d_out[11].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[23] <= peCol.io.d_out[11].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[22] <= peCol.io.d_out[11].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[23] <= peCol.io.d_out[11].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[24] <= peCol.io.d_out[12].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[25] <= peCol.io.d_out[12].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[24] <= peCol.io.d_out[12].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[25] <= peCol.io.d_out[12].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[26] <= peCol.io.d_out[13].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[27] <= peCol.io.d_out[13].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[26] <= peCol.io.d_out[13].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[27] <= peCol.io.d_out[13].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[28] <= peCol.io.d_out[14].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[29] <= peCol.io.d_out[14].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[28] <= peCol.io.d_out[14].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[29] <= peCol.io.d_out[14].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[30] <= peCol.io.d_out[15].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[31] <= peCol.io.d_out[15].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[30] <= peCol.io.d_out[15].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[31] <= peCol.io.d_out[15].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[32] <= peCol.io.d_out[16].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[33] <= peCol.io.d_out[16].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[32] <= peCol.io.d_out[16].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[33] <= peCol.io.d_out[16].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[34] <= peCol.io.d_out[17].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[35] <= peCol.io.d_out[17].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[34] <= peCol.io.d_out[17].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[35] <= peCol.io.d_out[17].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[36] <= peCol.io.d_out[18].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[37] <= peCol.io.d_out[18].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[36] <= peCol.io.d_out[18].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[37] <= peCol.io.d_out[18].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[38] <= peCol.io.d_out[19].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[39] <= peCol.io.d_out[19].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[38] <= peCol.io.d_out[19].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[39] <= peCol.io.d_out[19].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[40] <= peCol.io.d_out[20].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[41] <= peCol.io.d_out[20].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[40] <= peCol.io.d_out[20].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[41] <= peCol.io.d_out[20].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[42] <= peCol.io.d_out[21].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[43] <= peCol.io.d_out[21].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[42] <= peCol.io.d_out[21].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[43] <= peCol.io.d_out[21].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[44] <= peCol.io.d_out[22].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[45] <= peCol.io.d_out[22].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[44] <= peCol.io.d_out[22].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[45] <= peCol.io.d_out[22].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[46] <= peCol.io.d_out[23].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[47] <= peCol.io.d_out[23].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[46] <= peCol.io.d_out[23].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[47] <= peCol.io.d_out[23].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[48] <= peCol.io.d_out[24].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[49] <= peCol.io.d_out[24].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[48] <= peCol.io.d_out[24].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[49] <= peCol.io.d_out[24].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[50] <= peCol.io.d_out[25].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[51] <= peCol.io.d_out[25].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[50] <= peCol.io.d_out[25].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[51] <= peCol.io.d_out[25].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[52] <= peCol.io.d_out[26].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[53] <= peCol.io.d_out[26].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[52] <= peCol.io.d_out[26].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[53] <= peCol.io.d_out[26].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[54] <= peCol.io.d_out[27].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[55] <= peCol.io.d_out[27].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[54] <= peCol.io.d_out[27].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[55] <= peCol.io.d_out[27].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[56] <= peCol.io.d_out[28].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[57] <= peCol.io.d_out[28].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[56] <= peCol.io.d_out[28].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[57] <= peCol.io.d_out[28].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[58] <= peCol.io.d_out[29].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[59] <= peCol.io.d_out[29].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[58] <= peCol.io.d_out[29].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[59] <= peCol.io.d_out[29].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[60] <= peCol.io.d_out[30].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[61] <= peCol.io.d_out[30].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[60] <= peCol.io.d_out[30].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[61] <= peCol.io.d_out[30].valid_b @[BuildingBlockNew.scala 282:34]
    ingress1.io.in64[62] <= peCol.io.d_out[31].a @[BuildingBlockNew.scala 279:27]
    ingress1.io.in64[63] <= peCol.io.d_out[31].b @[BuildingBlockNew.scala 280:29]
    ingress1.io.validin64[62] <= peCol.io.d_out[31].valid_a @[BuildingBlockNew.scala 281:32]
    ingress1.io.validin64[63] <= peCol.io.d_out[31].valid_b @[BuildingBlockNew.scala 282:34]
    ingress2.io.in64[0] <= ingress1.io.out64[0] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[1] <= ingress1.io.out64[1] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[2] <= ingress1.io.out64[2] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[3] <= ingress1.io.out64[3] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[4] <= ingress1.io.out64[4] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[5] <= ingress1.io.out64[5] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[6] <= ingress1.io.out64[6] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[7] <= ingress1.io.out64[7] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[8] <= ingress1.io.out64[8] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[9] <= ingress1.io.out64[9] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[10] <= ingress1.io.out64[10] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[11] <= ingress1.io.out64[11] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[12] <= ingress1.io.out64[12] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[13] <= ingress1.io.out64[13] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[14] <= ingress1.io.out64[14] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[15] <= ingress1.io.out64[15] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[16] <= ingress1.io.out64[16] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[17] <= ingress1.io.out64[17] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[18] <= ingress1.io.out64[18] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[19] <= ingress1.io.out64[19] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[20] <= ingress1.io.out64[20] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[21] <= ingress1.io.out64[21] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[22] <= ingress1.io.out64[22] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[23] <= ingress1.io.out64[23] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[24] <= ingress1.io.out64[24] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[25] <= ingress1.io.out64[25] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[26] <= ingress1.io.out64[26] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[27] <= ingress1.io.out64[27] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[28] <= ingress1.io.out64[28] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[29] <= ingress1.io.out64[29] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[30] <= ingress1.io.out64[30] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[31] <= ingress1.io.out64[31] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[32] <= ingress1.io.out64[32] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[33] <= ingress1.io.out64[33] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[34] <= ingress1.io.out64[34] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[35] <= ingress1.io.out64[35] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[36] <= ingress1.io.out64[36] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[37] <= ingress1.io.out64[37] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[38] <= ingress1.io.out64[38] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[39] <= ingress1.io.out64[39] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[40] <= ingress1.io.out64[40] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[41] <= ingress1.io.out64[41] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[42] <= ingress1.io.out64[42] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[43] <= ingress1.io.out64[43] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[44] <= ingress1.io.out64[44] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[45] <= ingress1.io.out64[45] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[46] <= ingress1.io.out64[46] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[47] <= ingress1.io.out64[47] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[48] <= ingress1.io.out64[48] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[49] <= ingress1.io.out64[49] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[50] <= ingress1.io.out64[50] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[51] <= ingress1.io.out64[51] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[52] <= ingress1.io.out64[52] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[53] <= ingress1.io.out64[53] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[54] <= ingress1.io.out64[54] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[55] <= ingress1.io.out64[55] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[56] <= ingress1.io.out64[56] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[57] <= ingress1.io.out64[57] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[58] <= ingress1.io.out64[58] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[59] <= ingress1.io.out64[59] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[60] <= ingress1.io.out64[60] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[61] <= ingress1.io.out64[61] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[62] <= ingress1.io.out64[62] @[BuildingBlockNew.scala 285:20]
    ingress2.io.in64[63] <= ingress1.io.out64[63] @[BuildingBlockNew.scala 285:20]
    ingress2.io.validin64[0] <= ingress1.io.validout64[0] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[1] <= ingress1.io.validout64[1] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[2] <= ingress1.io.validout64[2] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[3] <= ingress1.io.validout64[3] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[4] <= ingress1.io.validout64[4] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[5] <= ingress1.io.validout64[5] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[6] <= ingress1.io.validout64[6] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[7] <= ingress1.io.validout64[7] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[8] <= ingress1.io.validout64[8] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[9] <= ingress1.io.validout64[9] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[10] <= ingress1.io.validout64[10] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[11] <= ingress1.io.validout64[11] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[12] <= ingress1.io.validout64[12] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[13] <= ingress1.io.validout64[13] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[14] <= ingress1.io.validout64[14] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[15] <= ingress1.io.validout64[15] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[16] <= ingress1.io.validout64[16] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[17] <= ingress1.io.validout64[17] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[18] <= ingress1.io.validout64[18] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[19] <= ingress1.io.validout64[19] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[20] <= ingress1.io.validout64[20] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[21] <= ingress1.io.validout64[21] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[22] <= ingress1.io.validout64[22] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[23] <= ingress1.io.validout64[23] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[24] <= ingress1.io.validout64[24] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[25] <= ingress1.io.validout64[25] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[26] <= ingress1.io.validout64[26] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[27] <= ingress1.io.validout64[27] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[28] <= ingress1.io.validout64[28] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[29] <= ingress1.io.validout64[29] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[30] <= ingress1.io.validout64[30] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[31] <= ingress1.io.validout64[31] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[32] <= ingress1.io.validout64[32] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[33] <= ingress1.io.validout64[33] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[34] <= ingress1.io.validout64[34] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[35] <= ingress1.io.validout64[35] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[36] <= ingress1.io.validout64[36] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[37] <= ingress1.io.validout64[37] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[38] <= ingress1.io.validout64[38] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[39] <= ingress1.io.validout64[39] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[40] <= ingress1.io.validout64[40] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[41] <= ingress1.io.validout64[41] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[42] <= ingress1.io.validout64[42] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[43] <= ingress1.io.validout64[43] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[44] <= ingress1.io.validout64[44] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[45] <= ingress1.io.validout64[45] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[46] <= ingress1.io.validout64[46] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[47] <= ingress1.io.validout64[47] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[48] <= ingress1.io.validout64[48] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[49] <= ingress1.io.validout64[49] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[50] <= ingress1.io.validout64[50] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[51] <= ingress1.io.validout64[51] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[52] <= ingress1.io.validout64[52] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[53] <= ingress1.io.validout64[53] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[54] <= ingress1.io.validout64[54] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[55] <= ingress1.io.validout64[55] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[56] <= ingress1.io.validout64[56] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[57] <= ingress1.io.validout64[57] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[58] <= ingress1.io.validout64[58] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[59] <= ingress1.io.validout64[59] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[60] <= ingress1.io.validout64[60] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[61] <= ingress1.io.validout64[61] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[62] <= ingress1.io.validout64[62] @[BuildingBlockNew.scala 286:25]
    ingress2.io.validin64[63] <= ingress1.io.validout64[63] @[BuildingBlockNew.scala 286:25]
    ingress2.io.tagin <= ingress1.io.tagout @[BuildingBlockNew.scala 287:21]
    ingress2.io.addrin <= ingress1.io.addrout @[BuildingBlockNew.scala 288:22]
    middle.io.in64[0] <= ingress2.io.out64[0] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[1] <= ingress2.io.out64[1] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[2] <= ingress2.io.out64[2] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[3] <= ingress2.io.out64[3] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[4] <= ingress2.io.out64[4] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[5] <= ingress2.io.out64[5] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[6] <= ingress2.io.out64[6] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[7] <= ingress2.io.out64[7] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[8] <= ingress2.io.out64[8] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[9] <= ingress2.io.out64[9] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[10] <= ingress2.io.out64[10] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[11] <= ingress2.io.out64[11] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[12] <= ingress2.io.out64[12] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[13] <= ingress2.io.out64[13] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[14] <= ingress2.io.out64[14] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[15] <= ingress2.io.out64[15] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[16] <= ingress2.io.out64[16] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[17] <= ingress2.io.out64[17] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[18] <= ingress2.io.out64[18] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[19] <= ingress2.io.out64[19] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[20] <= ingress2.io.out64[20] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[21] <= ingress2.io.out64[21] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[22] <= ingress2.io.out64[22] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[23] <= ingress2.io.out64[23] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[24] <= ingress2.io.out64[24] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[25] <= ingress2.io.out64[25] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[26] <= ingress2.io.out64[26] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[27] <= ingress2.io.out64[27] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[28] <= ingress2.io.out64[28] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[29] <= ingress2.io.out64[29] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[30] <= ingress2.io.out64[30] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[31] <= ingress2.io.out64[31] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[32] <= ingress2.io.out64[32] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[33] <= ingress2.io.out64[33] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[34] <= ingress2.io.out64[34] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[35] <= ingress2.io.out64[35] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[36] <= ingress2.io.out64[36] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[37] <= ingress2.io.out64[37] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[38] <= ingress2.io.out64[38] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[39] <= ingress2.io.out64[39] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[40] <= ingress2.io.out64[40] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[41] <= ingress2.io.out64[41] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[42] <= ingress2.io.out64[42] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[43] <= ingress2.io.out64[43] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[44] <= ingress2.io.out64[44] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[45] <= ingress2.io.out64[45] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[46] <= ingress2.io.out64[46] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[47] <= ingress2.io.out64[47] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[48] <= ingress2.io.out64[48] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[49] <= ingress2.io.out64[49] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[50] <= ingress2.io.out64[50] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[51] <= ingress2.io.out64[51] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[52] <= ingress2.io.out64[52] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[53] <= ingress2.io.out64[53] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[54] <= ingress2.io.out64[54] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[55] <= ingress2.io.out64[55] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[56] <= ingress2.io.out64[56] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[57] <= ingress2.io.out64[57] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[58] <= ingress2.io.out64[58] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[59] <= ingress2.io.out64[59] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[60] <= ingress2.io.out64[60] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[61] <= ingress2.io.out64[61] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[62] <= ingress2.io.out64[62] @[BuildingBlockNew.scala 289:18]
    middle.io.in64[63] <= ingress2.io.out64[63] @[BuildingBlockNew.scala 289:18]
    middle.io.validin64[0] <= ingress2.io.validout64[0] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[1] <= ingress2.io.validout64[1] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[2] <= ingress2.io.validout64[2] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[3] <= ingress2.io.validout64[3] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[4] <= ingress2.io.validout64[4] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[5] <= ingress2.io.validout64[5] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[6] <= ingress2.io.validout64[6] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[7] <= ingress2.io.validout64[7] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[8] <= ingress2.io.validout64[8] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[9] <= ingress2.io.validout64[9] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[10] <= ingress2.io.validout64[10] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[11] <= ingress2.io.validout64[11] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[12] <= ingress2.io.validout64[12] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[13] <= ingress2.io.validout64[13] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[14] <= ingress2.io.validout64[14] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[15] <= ingress2.io.validout64[15] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[16] <= ingress2.io.validout64[16] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[17] <= ingress2.io.validout64[17] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[18] <= ingress2.io.validout64[18] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[19] <= ingress2.io.validout64[19] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[20] <= ingress2.io.validout64[20] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[21] <= ingress2.io.validout64[21] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[22] <= ingress2.io.validout64[22] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[23] <= ingress2.io.validout64[23] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[24] <= ingress2.io.validout64[24] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[25] <= ingress2.io.validout64[25] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[26] <= ingress2.io.validout64[26] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[27] <= ingress2.io.validout64[27] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[28] <= ingress2.io.validout64[28] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[29] <= ingress2.io.validout64[29] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[30] <= ingress2.io.validout64[30] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[31] <= ingress2.io.validout64[31] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[32] <= ingress2.io.validout64[32] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[33] <= ingress2.io.validout64[33] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[34] <= ingress2.io.validout64[34] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[35] <= ingress2.io.validout64[35] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[36] <= ingress2.io.validout64[36] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[37] <= ingress2.io.validout64[37] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[38] <= ingress2.io.validout64[38] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[39] <= ingress2.io.validout64[39] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[40] <= ingress2.io.validout64[40] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[41] <= ingress2.io.validout64[41] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[42] <= ingress2.io.validout64[42] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[43] <= ingress2.io.validout64[43] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[44] <= ingress2.io.validout64[44] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[45] <= ingress2.io.validout64[45] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[46] <= ingress2.io.validout64[46] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[47] <= ingress2.io.validout64[47] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[48] <= ingress2.io.validout64[48] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[49] <= ingress2.io.validout64[49] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[50] <= ingress2.io.validout64[50] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[51] <= ingress2.io.validout64[51] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[52] <= ingress2.io.validout64[52] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[53] <= ingress2.io.validout64[53] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[54] <= ingress2.io.validout64[54] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[55] <= ingress2.io.validout64[55] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[56] <= ingress2.io.validout64[56] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[57] <= ingress2.io.validout64[57] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[58] <= ingress2.io.validout64[58] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[59] <= ingress2.io.validout64[59] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[60] <= ingress2.io.validout64[60] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[61] <= ingress2.io.validout64[61] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[62] <= ingress2.io.validout64[62] @[BuildingBlockNew.scala 290:23]
    middle.io.validin64[63] <= ingress2.io.validout64[63] @[BuildingBlockNew.scala 290:23]
    middle.io.tagin <= ingress2.io.tagout @[BuildingBlockNew.scala 291:19]
    middle.io.addrin <= ingress2.io.addrout @[BuildingBlockNew.scala 292:20]
    egress1.io.in64[0] <= middle.io.out64[0] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[1] <= middle.io.out64[1] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[2] <= middle.io.out64[2] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[3] <= middle.io.out64[3] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[4] <= middle.io.out64[4] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[5] <= middle.io.out64[5] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[6] <= middle.io.out64[6] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[7] <= middle.io.out64[7] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[8] <= middle.io.out64[8] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[9] <= middle.io.out64[9] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[10] <= middle.io.out64[10] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[11] <= middle.io.out64[11] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[12] <= middle.io.out64[12] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[13] <= middle.io.out64[13] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[14] <= middle.io.out64[14] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[15] <= middle.io.out64[15] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[16] <= middle.io.out64[16] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[17] <= middle.io.out64[17] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[18] <= middle.io.out64[18] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[19] <= middle.io.out64[19] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[20] <= middle.io.out64[20] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[21] <= middle.io.out64[21] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[22] <= middle.io.out64[22] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[23] <= middle.io.out64[23] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[24] <= middle.io.out64[24] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[25] <= middle.io.out64[25] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[26] <= middle.io.out64[26] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[27] <= middle.io.out64[27] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[28] <= middle.io.out64[28] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[29] <= middle.io.out64[29] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[30] <= middle.io.out64[30] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[31] <= middle.io.out64[31] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[32] <= middle.io.out64[32] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[33] <= middle.io.out64[33] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[34] <= middle.io.out64[34] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[35] <= middle.io.out64[35] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[36] <= middle.io.out64[36] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[37] <= middle.io.out64[37] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[38] <= middle.io.out64[38] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[39] <= middle.io.out64[39] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[40] <= middle.io.out64[40] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[41] <= middle.io.out64[41] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[42] <= middle.io.out64[42] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[43] <= middle.io.out64[43] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[44] <= middle.io.out64[44] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[45] <= middle.io.out64[45] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[46] <= middle.io.out64[46] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[47] <= middle.io.out64[47] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[48] <= middle.io.out64[48] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[49] <= middle.io.out64[49] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[50] <= middle.io.out64[50] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[51] <= middle.io.out64[51] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[52] <= middle.io.out64[52] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[53] <= middle.io.out64[53] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[54] <= middle.io.out64[54] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[55] <= middle.io.out64[55] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[56] <= middle.io.out64[56] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[57] <= middle.io.out64[57] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[58] <= middle.io.out64[58] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[59] <= middle.io.out64[59] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[60] <= middle.io.out64[60] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[61] <= middle.io.out64[61] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[62] <= middle.io.out64[62] @[BuildingBlockNew.scala 293:19]
    egress1.io.in64[63] <= middle.io.out64[63] @[BuildingBlockNew.scala 293:19]
    egress1.io.validin64[0] <= middle.io.validout64[0] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[1] <= middle.io.validout64[1] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[2] <= middle.io.validout64[2] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[3] <= middle.io.validout64[3] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[4] <= middle.io.validout64[4] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[5] <= middle.io.validout64[5] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[6] <= middle.io.validout64[6] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[7] <= middle.io.validout64[7] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[8] <= middle.io.validout64[8] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[9] <= middle.io.validout64[9] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[10] <= middle.io.validout64[10] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[11] <= middle.io.validout64[11] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[12] <= middle.io.validout64[12] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[13] <= middle.io.validout64[13] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[14] <= middle.io.validout64[14] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[15] <= middle.io.validout64[15] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[16] <= middle.io.validout64[16] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[17] <= middle.io.validout64[17] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[18] <= middle.io.validout64[18] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[19] <= middle.io.validout64[19] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[20] <= middle.io.validout64[20] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[21] <= middle.io.validout64[21] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[22] <= middle.io.validout64[22] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[23] <= middle.io.validout64[23] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[24] <= middle.io.validout64[24] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[25] <= middle.io.validout64[25] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[26] <= middle.io.validout64[26] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[27] <= middle.io.validout64[27] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[28] <= middle.io.validout64[28] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[29] <= middle.io.validout64[29] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[30] <= middle.io.validout64[30] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[31] <= middle.io.validout64[31] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[32] <= middle.io.validout64[32] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[33] <= middle.io.validout64[33] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[34] <= middle.io.validout64[34] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[35] <= middle.io.validout64[35] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[36] <= middle.io.validout64[36] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[37] <= middle.io.validout64[37] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[38] <= middle.io.validout64[38] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[39] <= middle.io.validout64[39] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[40] <= middle.io.validout64[40] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[41] <= middle.io.validout64[41] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[42] <= middle.io.validout64[42] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[43] <= middle.io.validout64[43] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[44] <= middle.io.validout64[44] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[45] <= middle.io.validout64[45] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[46] <= middle.io.validout64[46] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[47] <= middle.io.validout64[47] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[48] <= middle.io.validout64[48] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[49] <= middle.io.validout64[49] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[50] <= middle.io.validout64[50] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[51] <= middle.io.validout64[51] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[52] <= middle.io.validout64[52] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[53] <= middle.io.validout64[53] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[54] <= middle.io.validout64[54] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[55] <= middle.io.validout64[55] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[56] <= middle.io.validout64[56] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[57] <= middle.io.validout64[57] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[58] <= middle.io.validout64[58] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[59] <= middle.io.validout64[59] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[60] <= middle.io.validout64[60] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[61] <= middle.io.validout64[61] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[62] <= middle.io.validout64[62] @[BuildingBlockNew.scala 294:24]
    egress1.io.validin64[63] <= middle.io.validout64[63] @[BuildingBlockNew.scala 294:24]
    egress1.io.tagin <= middle.io.tagout @[BuildingBlockNew.scala 295:20]
    egress1.io.addrin <= middle.io.addrout @[BuildingBlockNew.scala 296:21]
    egress2.io.in64[0] <= egress1.io.out64[0] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[1] <= egress1.io.out64[1] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[2] <= egress1.io.out64[2] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[3] <= egress1.io.out64[3] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[4] <= egress1.io.out64[4] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[5] <= egress1.io.out64[5] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[6] <= egress1.io.out64[6] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[7] <= egress1.io.out64[7] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[8] <= egress1.io.out64[8] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[9] <= egress1.io.out64[9] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[10] <= egress1.io.out64[10] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[11] <= egress1.io.out64[11] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[12] <= egress1.io.out64[12] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[13] <= egress1.io.out64[13] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[14] <= egress1.io.out64[14] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[15] <= egress1.io.out64[15] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[16] <= egress1.io.out64[16] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[17] <= egress1.io.out64[17] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[18] <= egress1.io.out64[18] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[19] <= egress1.io.out64[19] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[20] <= egress1.io.out64[20] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[21] <= egress1.io.out64[21] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[22] <= egress1.io.out64[22] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[23] <= egress1.io.out64[23] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[24] <= egress1.io.out64[24] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[25] <= egress1.io.out64[25] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[26] <= egress1.io.out64[26] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[27] <= egress1.io.out64[27] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[28] <= egress1.io.out64[28] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[29] <= egress1.io.out64[29] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[30] <= egress1.io.out64[30] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[31] <= egress1.io.out64[31] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[32] <= egress1.io.out64[32] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[33] <= egress1.io.out64[33] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[34] <= egress1.io.out64[34] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[35] <= egress1.io.out64[35] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[36] <= egress1.io.out64[36] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[37] <= egress1.io.out64[37] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[38] <= egress1.io.out64[38] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[39] <= egress1.io.out64[39] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[40] <= egress1.io.out64[40] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[41] <= egress1.io.out64[41] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[42] <= egress1.io.out64[42] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[43] <= egress1.io.out64[43] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[44] <= egress1.io.out64[44] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[45] <= egress1.io.out64[45] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[46] <= egress1.io.out64[46] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[47] <= egress1.io.out64[47] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[48] <= egress1.io.out64[48] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[49] <= egress1.io.out64[49] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[50] <= egress1.io.out64[50] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[51] <= egress1.io.out64[51] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[52] <= egress1.io.out64[52] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[53] <= egress1.io.out64[53] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[54] <= egress1.io.out64[54] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[55] <= egress1.io.out64[55] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[56] <= egress1.io.out64[56] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[57] <= egress1.io.out64[57] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[58] <= egress1.io.out64[58] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[59] <= egress1.io.out64[59] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[60] <= egress1.io.out64[60] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[61] <= egress1.io.out64[61] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[62] <= egress1.io.out64[62] @[BuildingBlockNew.scala 297:19]
    egress2.io.in64[63] <= egress1.io.out64[63] @[BuildingBlockNew.scala 297:19]
    egress2.io.validin64[0] <= egress1.io.validout64[0] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[1] <= egress1.io.validout64[1] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[2] <= egress1.io.validout64[2] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[3] <= egress1.io.validout64[3] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[4] <= egress1.io.validout64[4] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[5] <= egress1.io.validout64[5] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[6] <= egress1.io.validout64[6] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[7] <= egress1.io.validout64[7] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[8] <= egress1.io.validout64[8] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[9] <= egress1.io.validout64[9] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[10] <= egress1.io.validout64[10] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[11] <= egress1.io.validout64[11] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[12] <= egress1.io.validout64[12] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[13] <= egress1.io.validout64[13] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[14] <= egress1.io.validout64[14] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[15] <= egress1.io.validout64[15] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[16] <= egress1.io.validout64[16] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[17] <= egress1.io.validout64[17] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[18] <= egress1.io.validout64[18] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[19] <= egress1.io.validout64[19] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[20] <= egress1.io.validout64[20] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[21] <= egress1.io.validout64[21] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[22] <= egress1.io.validout64[22] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[23] <= egress1.io.validout64[23] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[24] <= egress1.io.validout64[24] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[25] <= egress1.io.validout64[25] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[26] <= egress1.io.validout64[26] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[27] <= egress1.io.validout64[27] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[28] <= egress1.io.validout64[28] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[29] <= egress1.io.validout64[29] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[30] <= egress1.io.validout64[30] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[31] <= egress1.io.validout64[31] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[32] <= egress1.io.validout64[32] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[33] <= egress1.io.validout64[33] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[34] <= egress1.io.validout64[34] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[35] <= egress1.io.validout64[35] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[36] <= egress1.io.validout64[36] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[37] <= egress1.io.validout64[37] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[38] <= egress1.io.validout64[38] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[39] <= egress1.io.validout64[39] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[40] <= egress1.io.validout64[40] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[41] <= egress1.io.validout64[41] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[42] <= egress1.io.validout64[42] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[43] <= egress1.io.validout64[43] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[44] <= egress1.io.validout64[44] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[45] <= egress1.io.validout64[45] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[46] <= egress1.io.validout64[46] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[47] <= egress1.io.validout64[47] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[48] <= egress1.io.validout64[48] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[49] <= egress1.io.validout64[49] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[50] <= egress1.io.validout64[50] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[51] <= egress1.io.validout64[51] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[52] <= egress1.io.validout64[52] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[53] <= egress1.io.validout64[53] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[54] <= egress1.io.validout64[54] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[55] <= egress1.io.validout64[55] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[56] <= egress1.io.validout64[56] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[57] <= egress1.io.validout64[57] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[58] <= egress1.io.validout64[58] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[59] <= egress1.io.validout64[59] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[60] <= egress1.io.validout64[60] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[61] <= egress1.io.validout64[61] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[62] <= egress1.io.validout64[62] @[BuildingBlockNew.scala 298:24]
    egress2.io.validin64[63] <= egress1.io.validout64[63] @[BuildingBlockNew.scala 298:24]
    egress2.io.tagin <= egress1.io.tagout @[BuildingBlockNew.scala 299:20]
    egress2.io.addrin <= egress1.io.addrout @[BuildingBlockNew.scala 300:21]
    io.d_out[0].a <= egress2.io.out64[0] @[BuildingBlockNew.scala 305:19]
    io.d_out[0].b <= egress2.io.out64[1] @[BuildingBlockNew.scala 306:19]
    io.d_out[0].valid_a <= egress2.io.validout64[0] @[BuildingBlockNew.scala 307:25]
    io.d_out[0].valid_b <= egress2.io.validout64[1] @[BuildingBlockNew.scala 308:25]
    io.d_out[1].a <= egress2.io.out64[2] @[BuildingBlockNew.scala 305:19]
    io.d_out[1].b <= egress2.io.out64[3] @[BuildingBlockNew.scala 306:19]
    io.d_out[1].valid_a <= egress2.io.validout64[2] @[BuildingBlockNew.scala 307:25]
    io.d_out[1].valid_b <= egress2.io.validout64[3] @[BuildingBlockNew.scala 308:25]
    io.d_out[2].a <= egress2.io.out64[4] @[BuildingBlockNew.scala 305:19]
    io.d_out[2].b <= egress2.io.out64[5] @[BuildingBlockNew.scala 306:19]
    io.d_out[2].valid_a <= egress2.io.validout64[4] @[BuildingBlockNew.scala 307:25]
    io.d_out[2].valid_b <= egress2.io.validout64[5] @[BuildingBlockNew.scala 308:25]
    io.d_out[3].a <= egress2.io.out64[6] @[BuildingBlockNew.scala 305:19]
    io.d_out[3].b <= egress2.io.out64[7] @[BuildingBlockNew.scala 306:19]
    io.d_out[3].valid_a <= egress2.io.validout64[6] @[BuildingBlockNew.scala 307:25]
    io.d_out[3].valid_b <= egress2.io.validout64[7] @[BuildingBlockNew.scala 308:25]
    io.d_out[4].a <= egress2.io.out64[8] @[BuildingBlockNew.scala 305:19]
    io.d_out[4].b <= egress2.io.out64[9] @[BuildingBlockNew.scala 306:19]
    io.d_out[4].valid_a <= egress2.io.validout64[8] @[BuildingBlockNew.scala 307:25]
    io.d_out[4].valid_b <= egress2.io.validout64[9] @[BuildingBlockNew.scala 308:25]
    io.d_out[5].a <= egress2.io.out64[10] @[BuildingBlockNew.scala 305:19]
    io.d_out[5].b <= egress2.io.out64[11] @[BuildingBlockNew.scala 306:19]
    io.d_out[5].valid_a <= egress2.io.validout64[10] @[BuildingBlockNew.scala 307:25]
    io.d_out[5].valid_b <= egress2.io.validout64[11] @[BuildingBlockNew.scala 308:25]
    io.d_out[6].a <= egress2.io.out64[12] @[BuildingBlockNew.scala 305:19]
    io.d_out[6].b <= egress2.io.out64[13] @[BuildingBlockNew.scala 306:19]
    io.d_out[6].valid_a <= egress2.io.validout64[12] @[BuildingBlockNew.scala 307:25]
    io.d_out[6].valid_b <= egress2.io.validout64[13] @[BuildingBlockNew.scala 308:25]
    io.d_out[7].a <= egress2.io.out64[14] @[BuildingBlockNew.scala 305:19]
    io.d_out[7].b <= egress2.io.out64[15] @[BuildingBlockNew.scala 306:19]
    io.d_out[7].valid_a <= egress2.io.validout64[14] @[BuildingBlockNew.scala 307:25]
    io.d_out[7].valid_b <= egress2.io.validout64[15] @[BuildingBlockNew.scala 308:25]
    io.d_out[8].a <= egress2.io.out64[16] @[BuildingBlockNew.scala 305:19]
    io.d_out[8].b <= egress2.io.out64[17] @[BuildingBlockNew.scala 306:19]
    io.d_out[8].valid_a <= egress2.io.validout64[16] @[BuildingBlockNew.scala 307:25]
    io.d_out[8].valid_b <= egress2.io.validout64[17] @[BuildingBlockNew.scala 308:25]
    io.d_out[9].a <= egress2.io.out64[18] @[BuildingBlockNew.scala 305:19]
    io.d_out[9].b <= egress2.io.out64[19] @[BuildingBlockNew.scala 306:19]
    io.d_out[9].valid_a <= egress2.io.validout64[18] @[BuildingBlockNew.scala 307:25]
    io.d_out[9].valid_b <= egress2.io.validout64[19] @[BuildingBlockNew.scala 308:25]
    io.d_out[10].a <= egress2.io.out64[20] @[BuildingBlockNew.scala 305:19]
    io.d_out[10].b <= egress2.io.out64[21] @[BuildingBlockNew.scala 306:19]
    io.d_out[10].valid_a <= egress2.io.validout64[20] @[BuildingBlockNew.scala 307:25]
    io.d_out[10].valid_b <= egress2.io.validout64[21] @[BuildingBlockNew.scala 308:25]
    io.d_out[11].a <= egress2.io.out64[22] @[BuildingBlockNew.scala 305:19]
    io.d_out[11].b <= egress2.io.out64[23] @[BuildingBlockNew.scala 306:19]
    io.d_out[11].valid_a <= egress2.io.validout64[22] @[BuildingBlockNew.scala 307:25]
    io.d_out[11].valid_b <= egress2.io.validout64[23] @[BuildingBlockNew.scala 308:25]
    io.d_out[12].a <= egress2.io.out64[24] @[BuildingBlockNew.scala 305:19]
    io.d_out[12].b <= egress2.io.out64[25] @[BuildingBlockNew.scala 306:19]
    io.d_out[12].valid_a <= egress2.io.validout64[24] @[BuildingBlockNew.scala 307:25]
    io.d_out[12].valid_b <= egress2.io.validout64[25] @[BuildingBlockNew.scala 308:25]
    io.d_out[13].a <= egress2.io.out64[26] @[BuildingBlockNew.scala 305:19]
    io.d_out[13].b <= egress2.io.out64[27] @[BuildingBlockNew.scala 306:19]
    io.d_out[13].valid_a <= egress2.io.validout64[26] @[BuildingBlockNew.scala 307:25]
    io.d_out[13].valid_b <= egress2.io.validout64[27] @[BuildingBlockNew.scala 308:25]
    io.d_out[14].a <= egress2.io.out64[28] @[BuildingBlockNew.scala 305:19]
    io.d_out[14].b <= egress2.io.out64[29] @[BuildingBlockNew.scala 306:19]
    io.d_out[14].valid_a <= egress2.io.validout64[28] @[BuildingBlockNew.scala 307:25]
    io.d_out[14].valid_b <= egress2.io.validout64[29] @[BuildingBlockNew.scala 308:25]
    io.d_out[15].a <= egress2.io.out64[30] @[BuildingBlockNew.scala 305:19]
    io.d_out[15].b <= egress2.io.out64[31] @[BuildingBlockNew.scala 306:19]
    io.d_out[15].valid_a <= egress2.io.validout64[30] @[BuildingBlockNew.scala 307:25]
    io.d_out[15].valid_b <= egress2.io.validout64[31] @[BuildingBlockNew.scala 308:25]
    io.d_out[16].a <= egress2.io.out64[32] @[BuildingBlockNew.scala 305:19]
    io.d_out[16].b <= egress2.io.out64[33] @[BuildingBlockNew.scala 306:19]
    io.d_out[16].valid_a <= egress2.io.validout64[32] @[BuildingBlockNew.scala 307:25]
    io.d_out[16].valid_b <= egress2.io.validout64[33] @[BuildingBlockNew.scala 308:25]
    io.d_out[17].a <= egress2.io.out64[34] @[BuildingBlockNew.scala 305:19]
    io.d_out[17].b <= egress2.io.out64[35] @[BuildingBlockNew.scala 306:19]
    io.d_out[17].valid_a <= egress2.io.validout64[34] @[BuildingBlockNew.scala 307:25]
    io.d_out[17].valid_b <= egress2.io.validout64[35] @[BuildingBlockNew.scala 308:25]
    io.d_out[18].a <= egress2.io.out64[36] @[BuildingBlockNew.scala 305:19]
    io.d_out[18].b <= egress2.io.out64[37] @[BuildingBlockNew.scala 306:19]
    io.d_out[18].valid_a <= egress2.io.validout64[36] @[BuildingBlockNew.scala 307:25]
    io.d_out[18].valid_b <= egress2.io.validout64[37] @[BuildingBlockNew.scala 308:25]
    io.d_out[19].a <= egress2.io.out64[38] @[BuildingBlockNew.scala 305:19]
    io.d_out[19].b <= egress2.io.out64[39] @[BuildingBlockNew.scala 306:19]
    io.d_out[19].valid_a <= egress2.io.validout64[38] @[BuildingBlockNew.scala 307:25]
    io.d_out[19].valid_b <= egress2.io.validout64[39] @[BuildingBlockNew.scala 308:25]
    io.d_out[20].a <= egress2.io.out64[40] @[BuildingBlockNew.scala 305:19]
    io.d_out[20].b <= egress2.io.out64[41] @[BuildingBlockNew.scala 306:19]
    io.d_out[20].valid_a <= egress2.io.validout64[40] @[BuildingBlockNew.scala 307:25]
    io.d_out[20].valid_b <= egress2.io.validout64[41] @[BuildingBlockNew.scala 308:25]
    io.d_out[21].a <= egress2.io.out64[42] @[BuildingBlockNew.scala 305:19]
    io.d_out[21].b <= egress2.io.out64[43] @[BuildingBlockNew.scala 306:19]
    io.d_out[21].valid_a <= egress2.io.validout64[42] @[BuildingBlockNew.scala 307:25]
    io.d_out[21].valid_b <= egress2.io.validout64[43] @[BuildingBlockNew.scala 308:25]
    io.d_out[22].a <= egress2.io.out64[44] @[BuildingBlockNew.scala 305:19]
    io.d_out[22].b <= egress2.io.out64[45] @[BuildingBlockNew.scala 306:19]
    io.d_out[22].valid_a <= egress2.io.validout64[44] @[BuildingBlockNew.scala 307:25]
    io.d_out[22].valid_b <= egress2.io.validout64[45] @[BuildingBlockNew.scala 308:25]
    io.d_out[23].a <= egress2.io.out64[46] @[BuildingBlockNew.scala 305:19]
    io.d_out[23].b <= egress2.io.out64[47] @[BuildingBlockNew.scala 306:19]
    io.d_out[23].valid_a <= egress2.io.validout64[46] @[BuildingBlockNew.scala 307:25]
    io.d_out[23].valid_b <= egress2.io.validout64[47] @[BuildingBlockNew.scala 308:25]
    io.d_out[24].a <= egress2.io.out64[48] @[BuildingBlockNew.scala 305:19]
    io.d_out[24].b <= egress2.io.out64[49] @[BuildingBlockNew.scala 306:19]
    io.d_out[24].valid_a <= egress2.io.validout64[48] @[BuildingBlockNew.scala 307:25]
    io.d_out[24].valid_b <= egress2.io.validout64[49] @[BuildingBlockNew.scala 308:25]
    io.d_out[25].a <= egress2.io.out64[50] @[BuildingBlockNew.scala 305:19]
    io.d_out[25].b <= egress2.io.out64[51] @[BuildingBlockNew.scala 306:19]
    io.d_out[25].valid_a <= egress2.io.validout64[50] @[BuildingBlockNew.scala 307:25]
    io.d_out[25].valid_b <= egress2.io.validout64[51] @[BuildingBlockNew.scala 308:25]
    io.d_out[26].a <= egress2.io.out64[52] @[BuildingBlockNew.scala 305:19]
    io.d_out[26].b <= egress2.io.out64[53] @[BuildingBlockNew.scala 306:19]
    io.d_out[26].valid_a <= egress2.io.validout64[52] @[BuildingBlockNew.scala 307:25]
    io.d_out[26].valid_b <= egress2.io.validout64[53] @[BuildingBlockNew.scala 308:25]
    io.d_out[27].a <= egress2.io.out64[54] @[BuildingBlockNew.scala 305:19]
    io.d_out[27].b <= egress2.io.out64[55] @[BuildingBlockNew.scala 306:19]
    io.d_out[27].valid_a <= egress2.io.validout64[54] @[BuildingBlockNew.scala 307:25]
    io.d_out[27].valid_b <= egress2.io.validout64[55] @[BuildingBlockNew.scala 308:25]
    io.d_out[28].a <= egress2.io.out64[56] @[BuildingBlockNew.scala 305:19]
    io.d_out[28].b <= egress2.io.out64[57] @[BuildingBlockNew.scala 306:19]
    io.d_out[28].valid_a <= egress2.io.validout64[56] @[BuildingBlockNew.scala 307:25]
    io.d_out[28].valid_b <= egress2.io.validout64[57] @[BuildingBlockNew.scala 308:25]
    io.d_out[29].a <= egress2.io.out64[58] @[BuildingBlockNew.scala 305:19]
    io.d_out[29].b <= egress2.io.out64[59] @[BuildingBlockNew.scala 306:19]
    io.d_out[29].valid_a <= egress2.io.validout64[58] @[BuildingBlockNew.scala 307:25]
    io.d_out[29].valid_b <= egress2.io.validout64[59] @[BuildingBlockNew.scala 308:25]
    io.d_out[30].a <= egress2.io.out64[60] @[BuildingBlockNew.scala 305:19]
    io.d_out[30].b <= egress2.io.out64[61] @[BuildingBlockNew.scala 306:19]
    io.d_out[30].valid_a <= egress2.io.validout64[60] @[BuildingBlockNew.scala 307:25]
    io.d_out[30].valid_b <= egress2.io.validout64[61] @[BuildingBlockNew.scala 308:25]
    io.d_out[31].a <= egress2.io.out64[62] @[BuildingBlockNew.scala 305:19]
    io.d_out[31].b <= egress2.io.out64[63] @[BuildingBlockNew.scala 306:19]
    io.d_out[31].valid_a <= egress2.io.validout64[62] @[BuildingBlockNew.scala 307:25]
    io.d_out[31].valid_b <= egress2.io.validout64[63] @[BuildingBlockNew.scala 308:25]
    io.Tag_out <= egress2.io.tagout @[BuildingBlockNew.scala 310:14]
    io.Addr_out <= egress2.io.addrout @[BuildingBlockNew.scala 311:15]
    
