============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Mar 10 2021  07:08:25 pm
  Module:                 picorv32
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g571/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g633/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g593/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g594/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67754/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62343/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[31]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g570/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g628/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g620/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g621/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67281/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62425/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[30]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g569/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g629/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g605/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g606/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67839/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62423/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[29]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g568/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g622/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g611/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g612/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67835/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62421/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[28]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g567/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g624/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g617/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g618/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67829/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62419/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[27]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g566/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g630/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g599/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g600/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67819/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62416/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[26]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g565/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g623/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g614/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g615/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67813/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62414/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[25]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g667/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g632/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g608/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g609/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67808/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62355/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[24]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g660/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g626/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g602/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g603/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67802/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62353/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[23]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g653/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g634/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g596/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g597/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67795/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62350/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[22]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g646/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g627/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g590/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g591/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67790/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62348/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[21]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g564/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g625/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g587/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g588/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67780/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62347/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[20]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g563/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g635/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g584/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g585/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67772/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62346/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[19]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g640/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g631/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g581/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g582/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67768/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62345/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[18]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: VIOLATED (-193 ps) Setup Check with Pin reg_next_pc_reg[17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g638/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g329/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g578/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     509    (-,-) 
  add_1564_33_Y_add_1555_32/g579/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g67759/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g62344/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[17]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: VIOLATED (-158 ps) Setup Check with Pin reg_next_pc_reg[16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     520                  
             Slack:=    -158                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g676/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g644/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g645/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     489    (-,-) 
  g67816/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     505    (-,-) 
  g62427/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     520    (-,-) 
  reg_next_pc_reg[16]/d            -       -       R     unmapped_d_flop        1     -     -     0     520    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[31]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g572/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g895/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g864/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g865/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g59349/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58749/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58735/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58626/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[31]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[30]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g571/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g890/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g870/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g871/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g59442/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58777/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58705/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58616/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[30]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[29]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g570/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g899/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g876/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g877/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g59268/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58797/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58689/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58612/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[29]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[28]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g569/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g901/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g882/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g883/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g59036/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58812/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58679/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58609/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[28]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[27]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g568/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g898/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g888/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g889/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g58941/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58755/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58725/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58621/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[27]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[26]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g567/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g902/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g849/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g850/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g59430/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58802/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58685/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58611/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[26]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[25]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g566/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g896/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g855/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g856/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g59448/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58745/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58734/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58624/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[25]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[24]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g933/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g893/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g861/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g862/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g59591/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58782/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58701/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58615/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[24]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[23]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g932/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g894/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g873/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g874/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g58989/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58787/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58697/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58614/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[23]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[22]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g910/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g891/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g885/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g886/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g59554/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58751/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58729/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58622/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[22]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[21]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g908/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g903/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g879/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g880/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g59103/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58792/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58693/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58613/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[21]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[20]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g565/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g900/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g867/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g868/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g59156/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58767/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58713/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58618/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[20]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[19]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g564/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g897/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g846/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g847/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g59088/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58762/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58717/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58619/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[19]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[18]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g907/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     384    (-,-) 
  add_1864_26/g892/z  (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     403    (-,-) 
  add_1864_26/g858/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g859/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g58925/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58807/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58682/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58610/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[18]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: VIOLATED (-134 ps) Setup Check with Pin reg_op1_reg[17]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     496                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g909/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     384    (-,-) 
  add_1864_26/g329/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     403    (-,-) 
  add_1864_26/g852/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     419    (-,-) 
  add_1864_26/g853/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     434    (-,-) 
  g59010/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     450    (-,-) 
  g58760/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     465    (-,-) 
  g58721/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     481    (-,-) 
  g58620/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     496    (-,-) 
  reg_op1_reg[17]/d   -       -       R     unmapped_d_flop        1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: VIOLATED (-133 ps) Setup Check with Pin reg_next_pc_reg[15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     495                  
             Slack:=    -133                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g699/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_1->z F     unmapped_complex2      2   8.0     0    20     433    (-,-) 
  add_1564_33_Y_add_1555_32/g648/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g649/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g67458/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g62433/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     495    (-,-) 
  reg_next_pc_reg[15]/d            -       -       R     unmapped_d_flop        1     -     -     0     495    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: VIOLATED (-133 ps) Setup Check with Pin reg_next_pc_reg[14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     495                  
             Slack:=    -133                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g711/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g678/z (u)     in_1->z F     unmapped_complex2      2   8.0     0    20     433    (-,-) 
  add_1564_33_Y_add_1555_32/g651/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g652/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g67461/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g62431/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     495    (-,-) 
  reg_next_pc_reg[14]/d            -       -       R     unmapped_d_flop        1     -     -     0     495    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: VIOLATED (-133 ps) Setup Check with Pin reg_next_pc_reg[13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     495                  
             Slack:=    -133                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g701/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g679/z (u)     in_1->z F     unmapped_complex2      2   8.0     0    20     433    (-,-) 
  add_1564_33_Y_add_1555_32/g655/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g656/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g67468/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g62429/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     495    (-,-) 
  reg_next_pc_reg[13]/d            -       -       R     unmapped_d_flop        1     -     -     0     495    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: VIOLATED (-133 ps) Setup Check with Pin reg_next_pc_reg[12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     495                  
             Slack:=    -133                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g550/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g686/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     433    (-,-) 
  add_1564_33_Y_add_1555_32/g658/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g659/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g67429/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g62442/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     495    (-,-) 
  reg_next_pc_reg[12]/d            -       -       R     unmapped_d_flop        1     -     -     0     495    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: VIOLATED (-133 ps) Setup Check with Pin reg_next_pc_reg[11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     495                  
             Slack:=    -133                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g549/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g681/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     433    (-,-) 
  add_1564_33_Y_add_1555_32/g662/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g663/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g67455/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g62435/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     495    (-,-) 
  reg_next_pc_reg[11]/d            -       -       R     unmapped_d_flop        1     -     -     0     495    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: VIOLATED (-133 ps) Setup Check with Pin reg_next_pc_reg[10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     495                  
             Slack:=    -133                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g697/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g682/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     433    (-,-) 
  add_1564_33_Y_add_1555_32/g665/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g666/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g67432/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g62440/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     495    (-,-) 
  reg_next_pc_reg[10]/d            -       -       R     unmapped_d_flop        1     -     -     0     495    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: VIOLATED (-133 ps) Setup Check with Pin reg_next_pc_reg[9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     495                  
             Slack:=    -133                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g712/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g270/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     433    (-,-) 
  add_1564_33_Y_add_1555_32/g669/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g670/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g67449/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g62437/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     495    (-,-) 
  reg_next_pc_reg[9]/d             -       -       R     unmapped_d_flop        1     -     -     0     495    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[31]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g669/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1239/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1211/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1212/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69222/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g64122/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63324/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[31]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[30]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g668/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1241/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1223/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1224/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69208/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g63922/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63212/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[30]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[29]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g667/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1242/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1229/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1230/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69200/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g63849/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63182/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[29]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[28]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g666/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1243/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1214/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1215/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69206/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g63900/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63201/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[28]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[27]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g665/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1245/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1232/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1233/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69204/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g63890/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63193/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[27]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[26]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g664/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1249/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1226/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1227/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69202/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g63867/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63190/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[26]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[25]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g663/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1250/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1220/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1221/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69198/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g63830/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63179/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[25]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[24]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g1262/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1238/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1235/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1236/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69196/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g63812/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63178/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[24]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[23]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g1251/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1240/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1208/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1209/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69220/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g64090/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63309/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[23]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[22]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g1270/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1244/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1202/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1203/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69218/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g64032/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63285/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[22]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[21]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g1252/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1237/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1199/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1200/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69216/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g64003/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63267/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[21]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[20]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g662/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1246/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1196/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1197/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69194/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g63775/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63166/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[20]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 51: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[19]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g661/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1248/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1193/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1194/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69214/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g63975/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63245/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[19]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 52: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[18]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g1277/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  sub_1235_38_g1247/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1205/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1206/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69212/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g63954/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63232/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[18]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 53: VIOLATED (-124 ps) Setup Check with Pin alu_out_q_reg[17]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     487                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g1266/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     390    (-,-) 
  sub_1235_38_g362/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     409    (-,-) 
  sub_1235_38_g1217/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     425    (-,-) 
  sub_1235_38_g1218/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g69210/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     456    (-,-) 
  g63938/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  g63220/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     487    (-,-) 
  alu_out_q_reg[17]/d -       -       R     unmapped_d_flop        1    -     -     0     487    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 54: VIOLATED (-109 ps) Setup Check with Pin decoder_trigger_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) decoder_trigger_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     471                  
             Slack:=    -109                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk    -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q      (u)     clk->q  F     unmapped_d_flop       19 72.3     0   146     146    (-,-) 
  sub_1235_38_g1526/z   (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     171    (-,-) 
  g68213/z              (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     187    (-,-) 
  g67507/z              (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     202    (-,-) 
  g65050/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     218    (-,-) 
  g64287/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     233    (-,-) 
  g63374/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     249    (-,-) 
  g62521/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     264    (-,-) 
  g62016/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     280    (-,-) 
  g59864/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     295    (-,-) 
  g58962/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     311    (-,-) 
  g58882/z              (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     330    (-,-) 
  g58646/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     346    (-,-) 
  g58629/z              (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     371    (-,-) 
  g58585/z              (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     387    (-,-) 
  g58576/z              (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     402    (-,-) 
  g58573/z              (u)     in_0->z F     unmapped_or2           3 12.0     0    22     424    (-,-) 
  g43110/z              (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     440    (-,-) 
  g58564/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     455    (-,-) 
  g58562/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     471    (-,-) 
  decoder_trigger_reg/d -       -       R     unmapped_d_flop        1    -     -     0     471    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 55: VIOLATED (-100 ps) Setup Check with Pin latched_store_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) latched_store_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     462                  
             Slack:=    -100                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       19 72.3     0   146     146    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     171    (-,-) 
  g68213/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     187    (-,-) 
  g67507/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     202    (-,-) 
  g65050/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     218    (-,-) 
  g64287/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     233    (-,-) 
  g63374/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     249    (-,-) 
  g62521/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     264    (-,-) 
  g62016/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     280    (-,-) 
  g59864/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     295    (-,-) 
  g58962/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     311    (-,-) 
  g58882/z            (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     330    (-,-) 
  g58651/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     350    (-,-) 
  g58623/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     365    (-,-) 
  g58582/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     385    (-,-) 
  g58579/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     400    (-,-) 
  g58572/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     416    (-,-) 
  g58571/z            (u)     in_1->z R     unmapped_or2           1  4.2     0    16     431    (-,-) 
  g58567/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     447    (-,-) 
  g58563/z            (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     462    (-,-) 
  latched_store_reg/d -       -       R     unmapped_d_flop        1    -     -     0     462    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 56: VIOLATED (-99 ps) Setup Check with Pin reg_op1_reg[16]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     461                  
             Slack:=     -99                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  add_1864_26/g2/z    (u)     in_0->z R     unmapped_nand2         3 12.6     0    22     167    (-,-) 
  add_1864_26/g1114/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     208    (-,-) 
  add_1864_26/g1028/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     223    (-,-) 
  add_1864_26/g1015/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     254    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  add_1864_26/g983/z  (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     308    (-,-) 
  add_1864_26/g965/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     323    (-,-) 
  add_1864_26/g941/z  (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     368    (-,-) 
  add_1864_26/g912/z  (u)     in_0->z F     unmapped_or2           1  4.0     0    16     384    (-,-) 
  add_1864_26/g913/z  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     399    (-,-) 
  g59303/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     415    (-,-) 
  g58772/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     430    (-,-) 
  g58709/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     446    (-,-) 
  g58617/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     461    (-,-) 
  reg_op1_reg[16]/d   -       -       R     unmapped_d_flop        1    -     -     0     461    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 57: VIOLATED (-98 ps) Setup Check with Pin reg_next_pc_reg[8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     460                  
             Slack:=     -98                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g692/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g693/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     429    (-,-) 
  g67423/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     444    (-,-) 
  g62443/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     460    (-,-) 
  reg_next_pc_reg[8]/d             -       -       R     unmapped_d_flop        1     -     -     0     460    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 58: VIOLATED (-97 ps) Setup Check with Pin mem_do_rinst_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_rinst_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     459                  
             Slack:=     -97                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  R     unmapped_d_flop       19 75.9     0   146     146    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z R     unmapped_complex2      4 16.8     0    25     171    (-,-) 
  g68213/z            (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     187    (-,-) 
  g67507/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     202    (-,-) 
  g65050/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     218    (-,-) 
  g64287/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     233    (-,-) 
  g63374/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     249    (-,-) 
  g62521/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     264    (-,-) 
  g62016/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     280    (-,-) 
  g59864/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     295    (-,-) 
  g58962/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     311    (-,-) 
  g58882/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     330    (-,-) 
  g58646/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     346    (-,-) 
  g58629/z            (u)     in_0->z R     unmapped_complex2      4 16.8     0    25     371    (-,-) 
  g58585/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     387    (-,-) 
  g58576/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     402    (-,-) 
  g58573/z            (u)     in_0->z R     unmapped_or2           3 12.6     0    22     424    (-,-) 
  g58569/z            (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     444    (-,-) 
  g58565/z            (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     459    (-,-) 
  mem_do_rinst_reg/d  -       -       R     unmapped_d_flop        1    -     -     0     459    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 59: VIOLATED (-97 ps) Setup Check with Pin latched_branch_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) latched_branch_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     459                  
             Slack:=     -97                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk   -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q     (u)     clk->q  R     unmapped_d_flop       19 75.9     0   146     146    (-,-) 
  sub_1235_38_g1526/z  (u)     in_0->z R     unmapped_complex2      4 16.8     0    25     171    (-,-) 
  g68213/z             (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     187    (-,-) 
  g67507/z             (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     202    (-,-) 
  g65050/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     218    (-,-) 
  g64287/z             (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     233    (-,-) 
  g63374/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     249    (-,-) 
  g62521/z             (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     264    (-,-) 
  g62016/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     280    (-,-) 
  g59864/z             (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     295    (-,-) 
  g58962/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     311    (-,-) 
  g58882/z             (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     330    (-,-) 
  g58646/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     346    (-,-) 
  g58629/z             (u)     in_0->z R     unmapped_complex2      4 16.8     0    25     371    (-,-) 
  g58585/z             (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     387    (-,-) 
  g58576/z             (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     402    (-,-) 
  g58573/z             (u)     in_0->z R     unmapped_or2           3 12.6     0    22     424    (-,-) 
  g58569/z             (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     444    (-,-) 
  g58568/z             (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     459    (-,-) 
  latched_branch_reg/d -       -       R     unmapped_d_flop        1    -     -     0     459    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 60: VIOLATED (-93 ps) Setup Check with Pin alu_out_q_reg[0]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     455                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  R     unmapped_d_flop       19 75.9     0   146     146    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z R     unmapped_complex2      4 16.8     0    25     171    (-,-) 
  g68213/z            (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     187    (-,-) 
  g67507/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     202    (-,-) 
  g65050/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     218    (-,-) 
  g64287/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     233    (-,-) 
  g63374/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     249    (-,-) 
  g62521/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     264    (-,-) 
  g62016/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     280    (-,-) 
  g59864/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     295    (-,-) 
  g58962/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     311    (-,-) 
  g58882/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     330    (-,-) 
  g58646/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     346    (-,-) 
  g58629/z            (u)     in_0->z R     unmapped_complex2      4 16.8     0    25     371    (-,-) 
  g58585/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     387    (-,-) 
  g58576/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     402    (-,-) 
  g58573/z            (u)     in_0->z R     unmapped_or2           3 12.6     0    22     424    (-,-) 
  g58570/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     440    (-,-) 
  g58566/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     455    (-,-) 
  alu_out_q_reg[0]/d  -       -       R     unmapped_d_flop        1    -     -     0     455    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 61: VIOLATED (-90 ps) Setup Check with Pin alu_out_q_reg[16]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=     -90                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     374    (-,-) 
  sub_1235_38_g1254/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     390    (-,-) 
  sub_1235_38_g1255/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     405    (-,-) 
  g31607/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     421    (-,-) 
  g31385/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     436    (-,-) 
  g31340/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     452    (-,-) 
  alu_out_q_reg[16]/d -       -       R     unmapped_d_flop        1    -     -     0     452    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 62: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g58948/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58784/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58711/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58592/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[15]/d -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 63: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g59343/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58824/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58681/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58600/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[14]/d -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 64: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g59048/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58779/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58715/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58591/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[13]/d -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 65: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g59384/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58794/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58703/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58594/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[12]/d -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 66: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g59226/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58799/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58699/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58595/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[11]/d -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 67: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g59063/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58804/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58695/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58630/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[10]/d -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 68: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g59005/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58759/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58731/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58608/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[9]/d  -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 69: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g59580/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58764/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58727/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58607/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[8]/d  -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 70: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g59408/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58769/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58723/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58589/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[7]/d  -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 71: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g59235/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58774/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58719/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58590/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[6]/d  -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 72: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g59187/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58829/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58678/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58601/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[5]/d  -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 73: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g59471/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58819/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58684/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58599/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[4]/d  -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 74: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g59535/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58789/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58707/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58593/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[3]/d  -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 75: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g58910/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58814/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58687/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58598/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[2]/d  -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 76: VIOLATED (-88 ps) Setup Check with Pin reg_op1_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63578/z          (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     273    (-,-) 
  g62328/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     289    (-,-) 
  g61977/z          (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     345    (-,-) 
  g59635/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     388    (-,-) 
  g58981/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     403    (-,-) 
  g58809/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g58691/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     434    (-,-) 
  g58597/z          (u)     in_0->z R     unmapped_or2           1   4.2     0    16     450    (-,-) 
  reg_op1_reg[1]/d  -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 77: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[31]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g574/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g633/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g623/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g624/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31766/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31330/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31278/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[31]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 78: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[30]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g573/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g631/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g608/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g609/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31693/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31346/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31275/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[30]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 79: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[29]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g572/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g629/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g614/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g615/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31706/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31354/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31266/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[29]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 80: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[28]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g571/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g627/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g620/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g621/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31687/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31342/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31268/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[28]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 81: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[27]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g570/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g625/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g602/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g603/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31731/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31341/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31265/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[27]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 82: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[26]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g569/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g626/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g617/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g618/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31758/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31332/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31277/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[26]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 83: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[25]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g568/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g628/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g611/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g612/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31763/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31335/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31271/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[25]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 84: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[24]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g641/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g630/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g605/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g606/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31709/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31352/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31270/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[24]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 85: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[23]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g672/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g632/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g599/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g600/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31776/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31339/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31264/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[23]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 86: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[22]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g639/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g634/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g596/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g597/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31747/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31338/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31272/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[22]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 87: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[21]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g673/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g635/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g590/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g591/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31732/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31345/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31269/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[21]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 88: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[20]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g567/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g636/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g581/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g582/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31697/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31355/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31274/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[20]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 89: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[19]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g566/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g637/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g584/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g585/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31721/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31347/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31267/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[19]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 90: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[18]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g660/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     350    (-,-) 
  add_1801_23/g638/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     370    (-,-) 
  add_1801_23/g587/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g588/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31719/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31350/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31273/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[18]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 91: VIOLATED (-85 ps) Setup Check with Pin reg_out_reg[17]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     -85                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g649/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  add_1801_23/g329/z (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     370    (-,-) 
  add_1801_23/g593/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1801_23/g594/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g31743/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     416    (-,-) 
  g31337/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     432    (-,-) 
  g31263/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  reg_out_reg[17]/d  -       -       R     unmapped_d_flop        1    -     -     0     447    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 92: VIOLATED (-79 ps) Setup Check with Pin reg_next_pc_reg[7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     441                  
             Slack:=     -79                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g530/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g714/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     379    (-,-) 
  add_1564_33_Y_add_1555_32/g688/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     395    (-,-) 
  add_1564_33_Y_add_1555_32/g689/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     410    (-,-) 
  g67359/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     426    (-,-) 
  g62451/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     441    (-,-) 
  reg_next_pc_reg[7]/d             -       -       R     unmapped_d_flop        1     -     -     0     441    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 93: VIOLATED (-79 ps) Setup Check with Pin reg_next_pc_reg[6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     441                  
             Slack:=     -79                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g734/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g713/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     379    (-,-) 
  add_1564_33_Y_add_1555_32/g709/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     395    (-,-) 
  add_1564_33_Y_add_1555_32/g710/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     410    (-,-) 
  g67361/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     426    (-,-) 
  g62450/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     441    (-,-) 
  reg_next_pc_reg[6]/d             -       -       R     unmapped_d_flop        1     -     -     0     441    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 94: VIOLATED (-79 ps) Setup Check with Pin reg_next_pc_reg[5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     441                  
             Slack:=     -79                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g733/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g208/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     379    (-,-) 
  add_1564_33_Y_add_1555_32/g705/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     395    (-,-) 
  add_1564_33_Y_add_1555_32/g706/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     410    (-,-) 
  g67365/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     426    (-,-) 
  g62449/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     441    (-,-) 
  reg_next_pc_reg[5]/d             -       -       R     unmapped_d_flop        1     -     -     0     441    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 95: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59653/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59090/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 96: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59649/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59070/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 97: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59637/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59030/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 98: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59644/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59061/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 99: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59642/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59040/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 100: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59631/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59020/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 101: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59715/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59106/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 102: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59629/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58995/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 103: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59624/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58975/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 104: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59620/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58954/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 105: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59618/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58935/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 106: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59607/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59576/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 107: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59614/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58916/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 108: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59609/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59599/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 109: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59553/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 110: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59616/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59526/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 111: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59621/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59501/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 112: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59627/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59475/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 113: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59632/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59456/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 114: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59639/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59435/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 115: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59645/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59415/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 116: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59651/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59394/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 117: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59656/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59375/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 118: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59661/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59354/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 119: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59666/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59334/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 120: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59675/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59294/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 121: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59668/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59322/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 122: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59670/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59313/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 123: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59663/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59151/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 124: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59679/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59273/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 125: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59253/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 126: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[23][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61809/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60379/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59606/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[23][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 127: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60165/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59261/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 128: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60175/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59238/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 129: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60177/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59234/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 130: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60163/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59265/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 131: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60135/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59328/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 132: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60179/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59229/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 133: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60161/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59270/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 134: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60181/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59225/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 135: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60101/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59405/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 136: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60183/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59220/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 137: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60361/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58934/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 138: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60359/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58937/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 139: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60011/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58926/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 140: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60185/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59216/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 141: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60133/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59333/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 142: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60159/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59274/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 143: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60137/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59324/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 144: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59995/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58960/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 145: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60351/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58949/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 146: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60187/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59211/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 147: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60013/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58922/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 148: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60189/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59207/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 149: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60191/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59202/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 150: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60329/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58982/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 151: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60049/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59534/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 152: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60275/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59068/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 153: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60277/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59065/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 154: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60261/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59089/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 155: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60053/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59523/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 156: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60281/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59059/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 157: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60157/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59279/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 158: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[22][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61890/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60377/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58906/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[22][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 159: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59683/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59241/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 160: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59919/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59136/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 161: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59665/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59171/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 162: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59673/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59199/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 163: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59689/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59201/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 164: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59691/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59192/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 165: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59685/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59222/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 166: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59701/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59153/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 167: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59951/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59064/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 168: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59723/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59079/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 169: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59727/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59066/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 170: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59731/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59052/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 171: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59781/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59583/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 172: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59785/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59565/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 173: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59759/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58953/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 174: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59729/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59058/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 175: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59771/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58914/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 176: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59757/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58959/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 177: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59783/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59575/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 178: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59703/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59147/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 179: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59789/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59549/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 180: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59969/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59024/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 181: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59755/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58966/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 182: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59753/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58972/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 183: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59767/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58928/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 184: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59787/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59558/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 185: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59655/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59111/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 186: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59659/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59130/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 187: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59751/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58980/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 188: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59749/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58986/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 189: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59747/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58993/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 190: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[21][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61692/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g61163/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59603/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[21][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 191: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59999/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58951/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 192: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60271/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59074/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 193: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60259/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59092/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 194: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60273/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59071/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 195: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60043/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59550/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 196: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60169/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59252/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 197: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60257/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59095/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 198: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60255/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59098/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 199: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60033/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59579/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 200: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60279/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59062/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 201: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60047/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59539/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 202: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60253/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59101/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 203: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60051/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59528/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 204: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60283/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59056/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 205: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60251/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59104/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 206: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60249/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59107/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 207: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60155/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59283/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 208: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59993/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58965/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 209: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60295/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59038/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 210: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60285/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59053/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 211: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60039/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59561/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 212: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60247/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59110/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 213: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60153/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59288/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 214: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60287/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59050/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 215: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60055/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59516/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 216: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60245/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59113/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 217: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60291/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59044/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 218: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60293/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59041/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 219: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60061/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59500/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 220: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60243/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59116/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 221: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60057/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59511/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 222: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[20][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61647/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60375/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58909/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[20][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 223: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59791/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59541/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 224: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59765/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58932/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 225: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59813/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59453/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 226: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59761/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58945/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 227: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59801/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59498/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 228: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59677/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59228/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 229: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59803/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59490/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 230: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59807/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59474/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 231: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59793/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59531/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 232: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59805/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59481/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 233: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59811/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59460/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 234: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59886/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59223/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 235: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59888/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59217/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 236: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59815/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59447/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 237: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59737/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59031/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 238: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59745/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59000/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 239: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59907/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59163/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 240: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59797/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59515/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 241: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59819/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59433/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 242: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59735/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59039/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 243: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59881/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59237/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 244: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59733/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59045/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 245: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59891/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59210/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 246: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59945/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59078/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 247: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59893/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59204/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 248: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59860/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59298/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 249: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59895/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59196/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 250: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59909/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59159/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 251: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59871/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59264/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 252: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59897/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59190/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 253: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59775/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59604/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 254: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[19][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61677/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60373/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58912/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[19][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 255: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60031/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59584/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 256: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60297/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59035/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 257: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60241/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59119/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 258: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60029/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59589/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 259: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60037/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59568/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 260: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60239/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59122/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 261: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60151/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59292/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 262: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60265/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59083/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 263: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60027/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59593/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 264: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60171/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59247/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 265: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60059/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59505/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 266: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60237/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59125/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 267: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60063/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59494/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 268: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60167/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59256/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 269: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60235/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59128/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 270: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60299/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59032/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 271: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60065/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59489/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 272: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60149/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59297/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 273: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60233/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59131/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 274: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60301/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59029/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 275: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60035/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59573/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 276: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60303/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59026/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 277: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60231/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59134/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 278: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60229/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59137/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 279: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60001/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58947/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 280: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60305/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59023/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 281: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60227/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59140/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 282: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60147/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59301/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 283: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60107/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59391/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 284: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60083/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59445/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 285: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60319/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58997/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 286: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[18][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61686/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60369/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58918/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[18][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 287: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59795/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59524/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 288: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59869/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59271/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 289: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59858/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59304/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 290: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59899/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59183/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 291: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59901/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59177/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 292: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59876/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59250/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 293: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59855/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59312/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 294: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59862/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59291/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 295: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59903/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59172/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 296: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59779/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59590/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 297: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59853/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59318/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 298: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59851/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59325/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 299: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59905/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59168/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 300: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59725/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59072/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 301: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59849/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59331/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 302: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59911/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59154/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 303: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59933/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59105/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 304: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59935/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59100/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 305: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59743/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59009/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 306: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59913/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59150/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 307: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59763/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58939/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 308: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59884/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59231/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 309: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59809/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59466/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 310: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59915/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59145/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 311: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59947/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59073/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 312: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59741/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59016/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 313: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59985/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58983/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 314: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59847/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59339/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 315: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59955/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59055/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 316: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59739/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59025/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 317: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59799/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59508/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 318: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[17][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62339/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60385/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59596/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[17][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 319: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60317/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59001/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 320: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60067/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59483/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 321: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60069/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59478/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 322: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60225/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59143/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 323: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59997/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58956/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 324: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60309/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59015/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 325: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60073/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59468/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 326: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60263/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59086/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 327: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60071/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59472/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 328: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60145/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59306/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 329: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60143/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59310/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 330: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60141/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59315/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 331: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60075/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59463/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 332: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60077/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59459/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 333: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60223/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59146/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 334: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60221/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59149/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 335: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60139/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59319/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 336: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60311/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59012/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 337: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60269/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59077/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 338: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60219/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59152/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 339: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60025/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59598/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 340: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60313/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59008/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 341: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60315/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59004/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 342: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60079/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59454/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 343: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60123/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59355/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 344: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60119/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59364/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 345: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60045/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59545/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 346: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60355/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58943/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 347: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60333/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58976/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 348: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60217/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59155/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 349: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60267/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59080/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 350: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[16][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62340/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62186/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60383/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59600/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[16][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 351: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59773/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58907/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 352: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59769/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58920/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 353: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59717/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59099/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 354: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59721/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59085/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 355: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59957/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59051/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 356: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59719/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59093/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 357: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59949/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59069/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 358: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59941/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59087/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 359: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59711/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59120/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 360: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59709/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59126/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 361: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59713/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59112/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 362: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59961/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59042/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 363: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59937/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59096/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 364: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59959/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59046/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 365: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59967/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59028/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 366: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59874/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59258/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 367: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59707/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59133/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 368: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59817/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59439/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 369: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59878/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59244/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 370: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59777/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59595/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 371: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59845/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59345/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 372: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59865/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59285/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 373: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59953/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59060/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 374: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59843/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59352/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 375: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59963/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59037/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 376: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59939/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59091/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 377: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59687/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59213/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 378: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59931/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59109/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 379: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59867/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59277/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 380: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59705/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59139/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 381: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59973/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59013/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 382: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[15][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60365/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58924/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[15][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 383: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60085/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59441/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 384: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60087/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59436/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 385: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60023/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59602/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 386: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60307/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59019/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 387: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60015/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58917/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 388: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60215/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59158/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 389: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60021/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58904/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 390: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60131/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59337/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 391: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60323/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58991/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 392: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60213/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59161/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 393: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60019/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58908/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 394: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60009/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58930/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 395: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60081/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59450/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 396: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60007/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58933/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 397: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60173/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59243/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 398: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60211/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59164/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 399: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60005/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58938/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 400: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60321/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58994/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 401: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60099/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59409/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 402: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60003/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58942/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 403: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60089/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59432/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 404: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60209/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59167/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 405: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60017/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58913/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 406: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60097/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59414/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 407: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60207/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59170/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 408: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59991/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58969/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 409: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60111/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59382/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 410: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60205/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59173/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 411: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60357/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58940/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 412: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60095/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59418/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 413: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60203/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59176/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 414: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[14][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61665/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60363/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58927/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[14][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 415: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59929/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59114/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 416: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59987/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58978/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 417: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59699/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59160/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 418: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59841/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59358/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 419: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59975/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59006/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 420: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59965/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59033/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 421: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59697/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59166/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 422: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59927/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59118/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 423: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59839/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59366/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 424: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59837/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59372/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 425: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59925/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59123/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 426: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59695/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59174/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 427: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59835/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59379/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 428: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59693/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59181/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 429: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59943/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59082/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 430: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59971/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59018/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 431: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59833/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59385/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 432: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59983/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58987/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 433: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59979/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58996/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 434: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59923/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59127/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 435: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59977/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59002/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 436: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59831/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59393/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 437: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59981/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58992/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 438: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59829/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59399/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 439: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59827/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59406/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 440: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59989/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58974/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 441: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59825/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59412/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 442: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59921/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59132/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 443: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59823/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59420/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 444: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59821/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59426/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 445: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g59917/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59141/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 446: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[13][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62034/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60371/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58915/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[13][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 447: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60353/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58946/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 448: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60335/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58973/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 449: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60109/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59387/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 450: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60201/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59179/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 451: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60339/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58967/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 452: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60093/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59423/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 453: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60289/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59047/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 454: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60117/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59369/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 455: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60199/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59184/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 456: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60337/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58970/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 457: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60115/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59373/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 458: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60197/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59189/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 459: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60105/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59396/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 460: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60127/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59346/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 461: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60347/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58955/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 462: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60091/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59427/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 463: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60325/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58988/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 464: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60121/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59360/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 465: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60103/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59400/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 466: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60327/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58985/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 467: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60113/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59378/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 468: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60195/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59193/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 469: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60341/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58964/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 470: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60331/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58979/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 471: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60041/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59556/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 472: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60349/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58952/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 473: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60125/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59351/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 474: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60129/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59342/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 475: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60345/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58958/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 476: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60343/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58961/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 477: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60193/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59198/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 478: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[12][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62111/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60367/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g58921/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[12][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 479: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60494/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59404/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 480: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60492/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59407/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 481: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60506/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59386/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 482: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60498/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59398/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 483: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60500/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59395/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 484: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60452/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59467/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 485: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60510/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59380/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 486: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60490/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59410/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 487: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60508/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59383/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 488: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60388/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59585/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 489: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60486/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59416/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 490: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60390/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59581/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 491: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60392/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59578/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 492: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60394/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59574/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 493: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60456/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59461/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 494: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60484/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59419/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 495: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60396/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59570/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 496: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60398/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59566/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 497: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60400/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59563/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 498: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60402/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59559/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 499: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60488/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59413/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 500: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60404/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59555/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 501: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60406/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59551/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 502: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60408/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59548/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 503: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60502/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59392/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 504: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60410/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59544/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 505: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60412/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59540/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 506: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60480/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59425/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 507: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60414/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59536/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 508: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60476/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59431/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 509: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60478/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59428/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 510: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[11][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61947/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60638/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59188/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[11][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 511: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60614/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59224/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 512: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60554/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59314/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 513: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60612/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59227/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 514: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60550/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59320/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 515: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60574/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59284/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 516: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60534/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59344/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 517: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60512/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59377/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 518: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60606/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59236/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 519: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60624/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59209/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 520: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60548/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59323/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 521: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60552/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59317/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 522: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60594/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59254/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 523: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60634/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59194/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 524: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60598/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59248/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 525: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60566/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59296/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 526: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60592/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59257/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 527: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60556/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59311/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 528: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59230/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 529: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60604/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59239/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 530: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60542/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59332/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 531: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60516/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59371/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 532: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60520/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59365/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 533: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60616/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59221/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 534: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60540/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59335/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 535: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60576/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59281/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 536: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60546/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59326/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 537: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60620/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59215/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 538: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60600/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59245/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 539: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60562/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59302/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 540: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60590/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59260/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 541: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60578/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59278/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 542: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[10][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62168/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60636/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59191/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[10][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 543: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60416/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59533/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 544: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60450/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59470/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 545: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60418/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59529/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 546: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60474/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59434/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 547: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60420/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59525/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 548: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60422/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59521/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 549: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60472/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59437/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 550: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60424/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59518/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 551: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60426/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59514/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 552: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60470/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59440/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 553: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60466/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59446/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 554: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60428/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59510/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 555: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60468/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59443/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 556: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60430/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59506/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 557: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60432/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59503/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 558: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60482/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59422/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 559: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60434/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59499/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 560: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60436/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59495/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 561: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60462/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59452/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 562: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60440/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59488/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 563: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60438/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59491/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 564: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60458/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59458/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 565: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60442/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59484/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 566: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60460/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59455/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 567: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60464/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59449/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 568: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60444/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59480/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 569: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60496/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59401/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 570: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60454/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59464/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 571: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60446/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59476/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 572: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60504/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59389/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 573: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60448/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59473/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 574: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[9][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62351/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g61641/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60642/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59182/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[9][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 575: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60538/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59338/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 576: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60524/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59359/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 577: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60618/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59218/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 578: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60522/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59362/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 579: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60608/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59233/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 580: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60530/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59350/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 581: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60586/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59266/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 582: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60622/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59212/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 583: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60536/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59341/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 584: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60528/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59353/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 585: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60514/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59374/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 586: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60572/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59287/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 587: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60630/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59200/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 588: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60626/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59206/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 589: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60570/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59290/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 590: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60588/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59263/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 591: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60580/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59275/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 592: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60582/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59272/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 593: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60558/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59308/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 594: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60526/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59356/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 595: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60632/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59197/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 596: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60518/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59368/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 597: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60584/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59269/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 598: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60560/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59305/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 599: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60628/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59203/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 600: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60568/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59293/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 601: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60544/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59329/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 602: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60532/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59347/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 603: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60602/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59242/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 604: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60564/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59299/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 605: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60596/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59251/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 606: VIOLATED (-76 ps) Setup Check with Pin cpuregs_reg[8][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     -76                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62342/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     342    (-,-) 
  g62123/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     407    (-,-) 
  g60640/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     423    (-,-) 
  g59185/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     438    (-,-) 
  cpuregs_reg[8][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 607: VIOLATED (-64 ps) Setup Check with Pin alu_out_q_reg[15]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=     -64                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1306/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1293/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     349    (-,-) 
  sub_1235_38_g1257/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     364    (-,-) 
  sub_1235_38_g1258/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     380    (-,-) 
  g31650/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     395    (-,-) 
  g31358/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     411    (-,-) 
  g31356/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     426    (-,-) 
  alu_out_q_reg[15]/d -       -       R     unmapped_d_flop        1    -     -     0     426    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 608: VIOLATED (-64 ps) Setup Check with Pin alu_out_q_reg[14]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=     -64                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1312/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1287/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     349    (-,-) 
  sub_1235_38_g1260/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     364    (-,-) 
  sub_1235_38_g1261/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     380    (-,-) 
  g69190/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     395    (-,-) 
  g64524/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     411    (-,-) 
  g63130/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     426    (-,-) 
  alu_out_q_reg[14]/d -       -       R     unmapped_d_flop        1    -     -     0     426    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 609: VIOLATED (-64 ps) Setup Check with Pin alu_out_q_reg[13]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=     -64                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1319/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1292/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     349    (-,-) 
  sub_1235_38_g1264/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     364    (-,-) 
  sub_1235_38_g1265/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     380    (-,-) 
  g31655/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     395    (-,-) 
  g31377/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     411    (-,-) 
  g31349/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     426    (-,-) 
  alu_out_q_reg[13]/d -       -       R     unmapped_d_flop        1    -     -     0     426    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 610: VIOLATED (-64 ps) Setup Check with Pin alu_out_q_reg[12]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=     -64                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g652/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1289/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     349    (-,-) 
  sub_1235_38_g1268/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     364    (-,-) 
  sub_1235_38_g1269/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     380    (-,-) 
  g31636/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     395    (-,-) 
  g31372/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     411    (-,-) 
  g31351/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     426    (-,-) 
  alu_out_q_reg[12]/d -       -       R     unmapped_d_flop        1    -     -     0     426    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 611: VIOLATED (-64 ps) Setup Check with Pin alu_out_q_reg[11]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=     -64                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g651/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1294/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     349    (-,-) 
  sub_1235_38_g1272/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     364    (-,-) 
  sub_1235_38_g1273/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     380    (-,-) 
  g69192/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     395    (-,-) 
  g64604/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     411    (-,-) 
  g63138/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     426    (-,-) 
  alu_out_q_reg[11]/d -       -       R     unmapped_d_flop        1    -     -     0     426    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 612: VIOLATED (-64 ps) Setup Check with Pin alu_out_q_reg[10]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=     -64                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1311/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     329    (-,-) 
  sub_1235_38_g1285/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     349    (-,-) 
  sub_1235_38_g1275/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     364    (-,-) 
  sub_1235_38_g1276/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     380    (-,-) 
  g31641/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     395    (-,-) 
  g31364/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     411    (-,-) 
  g31353/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     426    (-,-) 
  alu_out_q_reg[10]/d -       -       R     unmapped_d_flop        1    -     -     0     426    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 613: VIOLATED (-64 ps) Setup Check with Pin alu_out_q_reg[9]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=     -64                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1315/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     329    (-,-) 
  sub_1235_38_g303/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     349    (-,-) 
  sub_1235_38_g1279/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     364    (-,-) 
  sub_1235_38_g1280/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     380    (-,-) 
  g69188/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     395    (-,-) 
  g64434/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     411    (-,-) 
  g63122/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     426    (-,-) 
  alu_out_q_reg[9]/d  -       -       R     unmapped_d_flop        1    -     -     0     426    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 614: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[31]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59259/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58659/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[31]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 615: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[30]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59276/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58658/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[30]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 616: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[29]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59289/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58657/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[29]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 617: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[28]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59307/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58656/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[28]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 618: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[27]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59327/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58655/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[27]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 619: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[26]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59348/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58654/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[26]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 620: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[25]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59363/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58653/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[25]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 621: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[24]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59381/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58652/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[24]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 622: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[23]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59397/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58650/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[23]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 623: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[22]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59411/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58649/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[22]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 624: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[21]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59429/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58648/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[21]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 625: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[20]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59444/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58647/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[20]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 626: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[19]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59462/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58644/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[19]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 627: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[18]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59479/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58631/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[18]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 628: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[17]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59519/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58633/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[17]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 629: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[16]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59057/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58670/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[16]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 630: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[15]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59076/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58669/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[15]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 631: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[14]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59094/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58668/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[14]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 632: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[13]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59108/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58667/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[13]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 633: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[12]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59124/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58666/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[12]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 634: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[11]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59142/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58665/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[11]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 635: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[10]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59175/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58663/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[10]/d      -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 636: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[9]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59195/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58662/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[9]/d       -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 637: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[8]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59219/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58661/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[8]/d       -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 638: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[7]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59504/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58632/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[7]/d       -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 639: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[6]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59246/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58660/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[6]/d       -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 640: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[5]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59162/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58664/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[5]/d       -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 641: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[4]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g58911/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58638/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[4]/d       -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 642: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[3]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59543/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58634/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[3]/d       -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 643: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[2]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59586/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58636/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[2]/d       -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 644: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[1]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59564/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58635/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[1]/d       -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 645: VIOLATED (-56 ps) Setup Check with Pin reg_op2_reg[0]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g62836/z               (u)     in_1->z R     unmapped_complex2      5  21.0     0    28     278    (-,-) 
  g62249/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     332    (-,-) 
  g59613/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     387    (-,-) 
  g59594/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58637/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     418    (-,-) 
  reg_op2_reg[0]/d       -       -       R     unmapped_d_flop        1     -     -     0     418    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 646: VIOLATED (-55 ps) Setup Check with Pin instr_jal_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_jal_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=     -55                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z          (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62336/z          (u)     in_1->z F     unmapped_or2          26 104.0     0    51     355    (-,-) 
  g62165/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     371    (-,-) 
  g60648/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59336/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g58876/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  instr_jal_reg/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 647: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61996/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60799/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 648: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61858/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60858/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 649: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61831/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60870/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 650: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62313/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60693/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 651: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62289/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60701/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 652: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61939/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60822/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 653: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61783/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60891/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 654: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61882/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60847/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 655: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61798/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60884/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 656: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61497/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60688/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 657: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61951/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60817/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 658: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62053/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60780/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 659: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61696/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60927/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 660: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61921/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60830/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 661: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61891/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60843/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 662: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62094/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60766/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 663: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61927/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60827/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 664: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61780/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60892/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 665: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60896/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 666: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61822/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60874/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 667: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61753/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60904/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 668: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61792/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60887/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 669: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61744/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60908/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 670: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61747/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60907/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 671: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61735/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60912/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 672: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61708/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60923/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 673: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61533/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60684/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 674: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61506/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60687/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 675: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61864/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60855/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 676: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62301/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60697/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 677: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62079/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60771/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 678: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[31][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62548/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61425/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61033/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[31][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 679: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61378/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61056/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 680: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61165/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60381/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 681: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61348/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61071/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 682: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61192/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61149/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 683: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61678/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60933/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 684: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61375/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61058/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 685: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61462/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61014/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 686: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61402/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61044/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 687: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61263/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61114/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 688: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61507/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60994/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 689: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61579/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60966/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 690: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61537/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60982/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 691: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61669/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60936/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 692: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61441/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61025/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 693: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61660/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60939/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 694: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61341/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61075/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 695: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61648/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60943/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 696: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61201/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61145/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 697: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61294/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61098/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 698: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61179/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61156/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 699: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61603/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60958/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 700: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61456/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61017/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 701: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61381/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61055/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 702: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61399/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61046/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 703: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61393/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61049/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 704: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61233/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61129/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 705: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61366/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61062/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 706: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61191/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61150/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 707: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61347/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61072/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 708: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61453/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61019/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 709: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61177/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61157/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 710: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[30][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62547/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61419/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61036/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[30][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 711: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62226/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60722/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 712: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62130/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60754/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 713: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62199/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60731/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 714: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62160/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60744/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 715: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62136/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60752/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 716: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62214/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60726/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 717: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62112/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60760/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 718: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61993/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60800/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 719: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62091/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60767/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 720: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61702/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60925/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 721: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62271/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60707/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 722: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62047/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60782/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 723: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62041/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60784/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 724: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62032/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60787/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 725: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62023/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60790/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 726: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61732/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60914/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 727: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61978/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60805/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 728: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61936/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60823/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 729: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61924/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60828/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 730: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61912/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60834/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 731: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61942/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60820/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 732: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61906/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60836/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 733: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61903/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60838/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 734: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61726/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60916/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 735: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61852/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60860/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 736: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61948/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60818/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 737: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61957/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60814/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 738: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61861/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60856/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 739: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61969/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60808/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 740: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62220/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60724/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 741: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61966/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60809/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 742: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[29][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62539/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61479/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61006/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[29][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 743: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61204/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61143/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 744: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61171/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61160/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 745: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61251/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61120/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 746: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61486/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61002/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 747: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61186/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61152/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 748: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61168/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61161/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 749: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61516/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60990/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 750: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61480/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61004/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 751: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61371/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61060/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 752: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61390/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61050/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 753: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61209/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61141/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 754: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61227/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61132/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 755: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61401/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61045/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 756: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61215/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61138/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 757: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61389/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61051/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 758: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61293/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61099/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 759: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61498/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60997/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 760: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61546/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60978/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 761: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61257/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61117/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 762: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61305/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61093/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 763: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61501/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60996/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 764: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61281/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61105/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 765: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61287/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61102/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 766: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61299/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61096/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 767: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61269/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61111/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 768: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61531/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60984/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 769: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61221/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61135/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 770: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61239/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61126/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 771: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61275/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61108/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 772: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61438/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61026/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 773: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61429/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61031/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 774: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[28][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62538/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61443/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61024/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[28][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 775: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61774/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60895/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 776: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61972/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60807/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 777: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61816/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60876/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 778: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61777/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60894/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 779: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61804/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60882/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 780: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61801/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60883/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 781: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61768/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60898/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 782: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61819/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60875/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 783: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61789/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60888/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 784: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60846/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 785: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61825/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60872/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 786: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61828/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60871/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 787: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61810/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60879/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 788: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61813/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60878/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 789: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61834/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60868/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 790: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61933/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60824/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 791: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61999/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60798/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 792: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61837/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60867/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 793: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62002/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60797/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 794: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61795/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60886/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 795: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61750/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60906/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 796: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61729/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60915/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 797: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61723/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60918/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 798: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62011/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60794/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 799: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61762/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60900/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 800: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61846/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60863/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 801: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61714/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60921/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 802: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61705/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60924/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 803: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61720/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60919/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 804: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61699/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60926/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 805: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61738/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60911/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 806: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[27][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62551/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61407/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61042/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[27][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 807: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61666/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60937/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 808: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61330/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61080/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 809: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61255/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61118/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 810: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61327/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61082/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 811: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61663/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60938/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 812: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61351/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61070/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 813: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61324/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61083/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 814: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61318/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61086/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 815: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61657/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60940/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 816: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61321/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61085/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 817: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61684/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60931/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 818: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61315/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61088/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 819: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61687/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60930/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 820: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61312/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61089/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 821: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61651/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60942/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 822: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61309/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61091/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 823: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61645/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60944/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 824: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61690/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60929/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 825: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61642/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60945/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 826: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61639/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60946/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 827: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61636/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60947/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 828: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61303/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61094/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 829: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61354/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61068/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 830: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61630/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60949/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 831: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61627/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60950/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 832: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61297/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61097/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 833: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61624/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60951/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 834: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61336/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61077/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 835: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61591/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60962/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 836: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61291/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61100/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 837: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61618/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60953/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 838: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[26][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62550/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61431/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61030/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[26][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 839: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61894/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60842/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 840: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61542/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60683/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 841: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61888/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60844/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 842: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61879/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60848/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 843: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61897/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60840/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 844: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61524/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60685/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 845: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61915/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60832/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 846: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61909/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60835/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 847: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61515/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60686/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 848: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61990/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60801/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 849: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62029/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60788/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 850: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62005/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60796/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 851: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61870/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60852/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 852: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61741/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60910/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 853: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62316/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60692/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 854: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62307/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60695/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 855: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61960/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60812/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 856: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62044/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60783/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 857: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62056/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60779/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 858: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62062/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60777/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 859: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62070/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60774/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 860: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62082/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60770/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 861: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62262/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60710/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 862: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61855/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60859/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 863: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62250/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60714/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 864: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61786/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60890/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 865: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61711/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60922/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 866: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62238/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60718/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 867: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62229/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60721/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 868: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62121/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60757/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 869: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61930/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60826/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 870: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[25][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62545/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61467/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61012/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[25][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 871: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61693/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60928/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 872: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61357/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61067/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 873: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61612/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60955/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 874: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61288/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61101/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 875: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61609/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60956/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 876: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61285/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61103/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 877: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61219/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61136/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 878: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61282/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61104/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 879: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61600/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60959/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 880: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61279/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61106/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 881: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61597/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60960/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 882: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61276/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61107/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 883: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61588/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60963/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 884: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61273/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61109/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 885: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61621/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60952/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 886: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61267/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61112/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 887: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61585/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60964/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 888: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61264/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61113/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 889: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61261/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61115/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 890: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61258/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61116/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 891: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61582/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60965/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 892: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61317/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61087/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 893: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61323/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61084/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 894: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61252/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61119/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 895: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61576/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60967/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 896: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61339/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61076/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 897: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61249/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61121/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 898: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61246/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61122/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 899: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61570/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60969/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 900: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61360/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61065/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 901: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61567/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60971/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 902: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[24][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62544/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61437/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61027/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[24][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 903: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61807/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60880/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 904: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61488/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60689/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 905: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62008/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60795/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 906: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61756/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60903/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 907: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62322/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60690/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 908: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62319/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60691/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 909: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62014/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60793/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 910: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61876/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60850/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 911: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62017/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60792/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 912: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62310/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60694/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 913: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62020/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60791/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 914: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61765/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60899/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 915: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62035/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60786/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 916: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62304/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60696/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 917: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62038/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60785/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 918: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62076/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60772/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 919: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62298/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60698/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 920: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62050/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60781/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 921: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62295/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60699/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 922: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62292/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60700/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 923: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62059/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60778/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 924: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62286/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60702/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 925: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62283/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60703/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 926: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62065/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60776/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 927: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62280/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60704/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 928: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62067/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60775/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 929: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62277/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60705/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 930: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62274/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60706/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 931: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62268/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60708/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 932: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62265/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60709/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 933: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62088/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60768/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 934: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[7][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62542/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61473/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61009/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[7][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 935: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61372/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61059/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 936: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61203/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61144/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 937: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61423/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61034/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 938: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61353/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61069/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 939: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61180/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61155/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 940: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61365/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61063/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 941: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61174/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61158/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 942: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61396/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61047/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 943: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61450/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61020/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 944: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61504/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60995/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 945: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61245/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61123/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 946: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61522/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60988/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 947: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61195/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61148/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 948: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61183/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61154/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 949: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61483/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61003/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 950: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61477/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61007/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 951: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61210/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61140/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 952: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61513/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60991/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 953: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61534/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60983/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 954: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61510/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60993/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 955: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61363/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61064/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 956: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61198/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61146/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 957: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61189/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61151/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 958: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61197/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61147/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 959: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61405/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61043/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 960: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61492/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61000/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 961: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61519/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60989/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 962: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61543/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60979/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 963: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61435/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61028/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 964: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61395/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61048/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 965: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61222/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61134/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 966: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[6][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62541/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61449/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61021/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[6][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 967: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61843/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60864/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 968: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62259/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60711/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 969: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62256/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60712/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 970: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62097/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60765/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 971: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62100/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60764/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 972: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62253/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60713/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 973: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62103/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60763/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 974: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62247/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60715/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 975: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62026/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60789/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 976: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61849/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60862/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 977: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61963/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60811/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 978: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61945/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60819/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 979: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61867/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60854/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 980: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61759/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60902/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 981: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62106/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60762/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 982: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62244/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60716/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 983: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62109/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60761/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 984: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62241/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60717/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 985: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62175/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60739/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 986: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61840/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60866/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 987: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62235/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60719/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 988: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62232/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60720/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 989: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62115/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60759/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 990: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62118/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60758/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 991: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62073/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60773/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 992: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62124/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60756/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 993: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62223/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60723/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 994: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62127/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60755/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 995: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61954/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60815/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 996: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62217/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60725/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 997: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61975/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60806/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 998: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[5][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62553/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61413/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61039/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[5][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 999: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61528/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60986/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1000: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61426/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61032/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1001: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61384/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61053/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1002: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61213/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61139/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1003: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61387/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61052/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1004: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61573/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60968/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1005: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61549/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60977/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1006: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61444/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61023/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1007: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61329/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61081/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1008: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61377/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61057/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1009: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61411/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61040/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1010: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61216/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61137/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1011: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61432/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61029/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1012: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61594/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60961/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1013: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61606/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60957/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1014: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61408/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61041/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1015: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61459/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61016/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1016: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61615/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60954/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1017: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61185/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61153/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1018: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61243/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61124/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1019: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61525/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60987/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1020: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61300/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61095/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1021: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61633/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60948/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1022: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61173/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61159/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1023: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61552/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60976/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1024: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61654/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60941/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1025: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61225/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61133/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1026: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61228/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61131/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1027: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61540/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60981/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1028: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61335/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61078/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1029: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61333/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61079/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1030: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[4][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62554/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61551/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60682/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[4][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1031: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61918/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60831/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1032: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62133/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60753/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1033: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61981/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60804/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1034: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61987/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60802/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1035: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61873/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60851/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1036: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61900/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60839/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1037: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62211/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60727/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1038: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62208/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60728/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1039: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62139/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60751/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1040: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62142/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60750/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1041: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62085/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60769/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1042: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62148/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60748/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1043: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62205/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60729/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1044: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62202/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60730/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1045: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62151/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60747/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1046: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62196/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60732/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1047: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62154/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60746/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1048: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62193/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60733/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1049: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62190/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60734/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1050: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62178/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60738/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1051: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62187/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60735/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1052: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62184/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60736/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1053: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62181/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60737/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1054: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62169/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60741/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1055: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62172/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60740/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1056: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62166/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60742/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1057: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62163/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60743/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1058: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62157/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60745/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1059: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61717/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60920/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1060: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g62145/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60749/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1061: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61984/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60803/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1062: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[3][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63570/z               (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     316    (-,-) 
  g62536/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61461/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61015/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[3][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1063: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61495/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60998/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1064: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61672/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60935/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1065: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61167/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61162/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1066: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61231/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61130/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1067: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61555/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60975/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1068: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61342/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61074/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1069: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61675/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60934/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1070: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61417/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61037/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1071: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61489/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61001/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1072: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61468/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61011/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1073: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61359/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61066/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1074: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61270/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61110/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1075: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61447/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61022/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1076: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61465/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61013/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1077: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60932/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1078: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61234/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61128/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1079: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61558/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60974/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1080: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61345/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61073/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1081: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61237/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61127/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1082: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61306/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61092/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1083: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61561/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60973/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1084: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61474/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61008/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1085: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61420/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61035/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1086: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61564/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g60972/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1087: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61414/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61038/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1088: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61311/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61090/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1089: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61207/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61142/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1090: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61383/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61054/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1091: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61369/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61061/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1092: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61471/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61010/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1093: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61240/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61125/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1094: VIOLATED (-51 ps) Setup Check with Pin cpuregs_reg[2][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63573/z               (u)     in_1->z F     unmapped_or2           9  36.0     0    37     316    (-,-) 
  g62535/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     382    (-,-) 
  g61455/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     398    (-,-) 
  g61018/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  cpuregs_reg[2][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1095: VIOLATED (-50 ps) Setup Check with Pin reg_out_reg[16]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     412                  
             Slack:=     -50                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g718/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g687/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     335    (-,-) 
  add_1801_23/g643/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     350    (-,-) 
  add_1801_23/g644/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     366    (-,-) 
  g31680/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     381    (-,-) 
  g31333/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     397    (-,-) 
  g31276/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  reg_out_reg[16]/d  -       -       R     unmapped_d_flop        1    -     -     0     412    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1096: VIOLATED (-50 ps) Setup Check with Pin cpu_state_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     412                  
             Slack:=     -50                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z           (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z           (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z           (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63585/z           (u)     in_0->z F     unmapped_or2           2  8.0     0    20     267    (-,-) 
  g62326/z           (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     287    (-,-) 
  g61989/z           (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     302    (-,-) 
  g59625/z           (u)     in_0->z R     unmapped_or2           2  8.4     0    20     322    (-,-) 
  g59496/z           (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     350    (-,-) 
  g58872/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     366    (-,-) 
  g58674/z           (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g58605/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     396    (-,-) 
  g58586/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  cpu_state_reg[6]/d -       -       R     unmapped_d_flop        1    -     -     0     412    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1097: VIOLATED (-48 ps) Setup Check with Pin mem_wordsize_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_wordsize_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=     -48                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z              (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z              (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z              (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63578/z              (u)     in_1->z R     unmapped_nand2         4 16.8     0    25     273    (-,-) 
  g62354/z              (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     293    (-,-) 
  g62300/z              (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  g59856/z              (u)     in_1->z R     unmapped_nand2         2  8.4     0    20     332    (-,-) 
  g58931/z              (u)     in_0->z R     unmapped_complex2      5 21.0     0    28     360    (-,-) 
  g58885/z              (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     379    (-,-) 
  g58641/z              (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     395    (-,-) 
  g58603/z              (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     410    (-,-) 
  mem_wordsize_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0     410    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1098: VIOLATED (-48 ps) Setup Check with Pin mem_wordsize_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_wordsize_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=     -48                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z              (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z              (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z              (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63578/z              (u)     in_1->z R     unmapped_nand2         4 16.8     0    25     273    (-,-) 
  g62354/z              (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     293    (-,-) 
  g62300/z              (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  g59856/z              (u)     in_1->z R     unmapped_nand2         2  8.4     0    20     332    (-,-) 
  g58931/z              (u)     in_0->z R     unmapped_complex2      5 21.0     0    28     360    (-,-) 
  g58885/z              (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     379    (-,-) 
  g58639/z              (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     395    (-,-) 
  g58602/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     410    (-,-) 
  mem_wordsize_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0     410    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1099: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][31]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g564/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g604/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g605/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68651/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67596/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62360/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61590/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][31]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1100: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][30]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g563/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g607/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g608/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68654/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67612/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62372/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61644/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][30]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1101: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][29]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g562/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g631/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g632/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68634/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67517/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62362/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61599/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][29]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1102: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][28]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g561/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g613/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g614/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68631/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67503/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62370/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61635/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][28]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1103: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][27]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g560/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g616/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g617/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68659/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67631/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62364/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61608/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][27]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1104: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][26]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g559/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g619/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g620/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68628/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67488/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62368/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61626/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][26]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1105: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][25]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g558/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g622/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g623/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68615/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67421/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62366/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61617/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][25]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1106: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][24]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g658/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g625/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g626/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68665/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67675/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62388/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61716/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][24]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1107: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][23]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g659/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g628/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g629/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68679/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67334/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62382/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61689/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][23]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1108: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][22]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g660/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g610/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g611/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68699/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67415/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62376/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61662/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][22]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1109: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][21]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g661/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g601/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g602/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68712/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67502/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62386/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61707/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][21]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1110: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][20]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g553/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g598/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g599/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68827/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67530/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62378/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61671/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][20]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1111: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][19]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g552/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g595/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g596/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68751/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67584/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62384/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61698/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][19]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1112: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][18]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g633/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     276    (-,-) 
  add_1312_30/g592/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g593/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68775/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67722/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62380/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61680/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][18]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1113: VIOLATED (-46 ps) Setup Check with Pin cpuregs_reg[1][17]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     -46                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g550/z   (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     276    (-,-) 
  add_1312_30/g589/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  add_1312_30/g590/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  g68800/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     323    (-,-) 
  g67670/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     377    (-,-) 
  g62374/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g61653/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[1][17]/d -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1114: VIOLATED (-45 ps) Setup Check with Pin reg_op1_reg[0]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     407                  
             Slack:=     -45                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  R     unmapped_d_flop       34 142.8     0   155     155    (-,-) 
  g68831/z               (u)     in_1->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g67861/z               (u)     in_1->z R     unmapped_or2           4  16.8     0    25     196    (-,-) 
  g64842/z               (u)     in_1->z R     unmapped_or2           1   4.2     0    16     212    (-,-) 
  g64102/z               (u)     in_0->z R     unmapped_or2           1   4.2     0    16     227    (-,-) 
  g63593/z               (u)     in_1->z R     unmapped_or2           3  12.6     0    22     249    (-,-) 
  g62332/z               (u)     in_0->z F     unmapped_nand2         3  12.0     0    22     272    (-,-) 
  g61950/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     287    (-,-) 
  g59646/z               (u)     in_0->z R     unmapped_complex2     17  71.4     0    45     332    (-,-) 
  g59485/z               (u)     in_0->z F     unmapped_complex2     16  64.0     0    44     376    (-,-) 
  g58837/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     392    (-,-) 
  g58676/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     407    (-,-) 
  reg_op1_reg[0]/d       -       -       R     unmapped_d_flop        1     -     -     0     407    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1115: VIOLATED (-44 ps) Setup Check with Pin cpu_state_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=     -44                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z           (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z           (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z           (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63585/z           (u)     in_0->z F     unmapped_or2           2  8.0     0    20     267    (-,-) 
  g62326/z           (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     287    (-,-) 
  g61989/z           (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     302    (-,-) 
  g59625/z           (u)     in_0->z R     unmapped_or2           2  8.4     0    20     322    (-,-) 
  g59496/z           (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     350    (-,-) 
  g58898/z           (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     375    (-,-) 
  g58675/z           (u)     in_0->z F     unmapped_or2           1  4.0     0    16     391    (-,-) 
  g58604/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     406    (-,-) 
  cpu_state_reg[7]/d -       -       R     unmapped_d_flop        1    -     -     0     406    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1116: VIOLATED (-44 ps) Setup Check with Pin cpu_state_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=     -44                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z           (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z           (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z           (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63585/z           (u)     in_0->z F     unmapped_or2           2  8.0     0    20     267    (-,-) 
  g62326/z           (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     287    (-,-) 
  g61989/z           (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     302    (-,-) 
  g59625/z           (u)     in_0->z R     unmapped_or2           2  8.4     0    20     322    (-,-) 
  g59496/z           (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     350    (-,-) 
  g58898/z           (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     375    (-,-) 
  g58672/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     391    (-,-) 
  g58606/z           (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     406    (-,-) 
  cpu_state_reg[3]/d -       -       R     unmapped_d_flop        1    -     -     0     406    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1117: VIOLATED (-44 ps) Setup Check with Pin cpu_state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=     -44                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z           (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z           (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z           (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63585/z           (u)     in_0->z F     unmapped_or2           2  8.0     0    20     267    (-,-) 
  g62326/z           (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     287    (-,-) 
  g61989/z           (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     302    (-,-) 
  g59625/z           (u)     in_0->z R     unmapped_or2           2  8.4     0    20     322    (-,-) 
  g59496/z           (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     350    (-,-) 
  g58898/z           (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     375    (-,-) 
  g58645/z           (u)     in_0->z F     unmapped_or2           1  4.0     0    16     391    (-,-) 
  g58596/z           (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     406    (-,-) 
  cpu_state_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0     406    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1118: VIOLATED (-44 ps) Setup Check with Pin reg_next_pc_reg[4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=     -44                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31424/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g892/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g838/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g750/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g737/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g738/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  g67367/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     391    (-,-) 
  g62448/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     406    (-,-) 
  reg_next_pc_reg[4]/d             -       -       R     unmapped_d_flop        1     -     -     0     406    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1119: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[63]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[63]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g636/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g533/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g534/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67289/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g66858/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[63]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1120: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[62]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[62]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g637/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g536/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g537/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67282/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g66899/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[62]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1121: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[61]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[61]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g638/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g539/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g540/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67271/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g66939/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[61]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1122: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[60]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[60]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g639/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g542/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g543/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67260/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g66984/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[60]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1123: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[59]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[59]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g640/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g545/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g546/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67254/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g66985/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[59]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1124: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[58]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[58]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g641/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g548/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g549/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67243/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67025/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[58]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1125: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[57]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[57]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g642/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g551/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g552/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67236/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67066/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[57]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1126: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[56]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[56]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g643/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g554/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g555/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67225/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67106/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[56]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1127: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[55]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[55]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g644/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g557/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g558/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67214/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67147/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[55]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1128: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[54]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[54]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g645/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g560/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g561/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67208/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67152/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[54]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1129: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[53]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[53]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g646/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g563/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g564/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67201/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67191/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[53]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1130: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[52]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[52]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g647/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g566/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g567/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67204/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67192/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[52]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1131: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[51]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[51]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g648/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g569/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g570/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67206/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67181/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[51]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1132: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[50]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[50]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g649/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g572/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g573/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67209/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67170/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[50]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1133: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[49]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[49]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g650/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g575/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g576/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67211/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67167/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[49]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1134: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[48]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[48]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g685/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g578/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g579/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67215/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67157/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[48]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1135: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[47]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[47]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g629/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g581/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g582/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67217/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67146/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[47]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1136: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[46]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[46]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g634/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g584/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g585/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67219/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67135/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[46]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1137: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[45]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[45]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g660/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g587/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g588/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67222/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67124/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[45]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1138: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[44]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[44]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g653/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g590/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g591/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67224/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67121/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[44]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1139: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[43]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[43]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g681/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g593/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g594/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67227/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67111/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[43]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1140: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[42]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[42]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g665/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g596/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g597/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67229/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67100/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[42]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1141: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[41]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[41]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g656/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g599/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g600/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67232/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67089/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[41]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1142: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[40]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[40]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g651/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g602/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g603/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67234/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67078/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[40]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1143: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[39]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[39]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g652/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g605/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g606/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67237/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67075/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[39]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1144: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[38]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[38]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g664/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g608/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g609/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67240/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67065/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[38]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1145: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[37]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[37]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g654/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g611/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g612/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67242/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67054/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[37]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1146: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[36]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[36]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g635/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g530/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g531/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67245/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67043/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[36]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1147: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[35]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[35]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g630/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g527/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g528/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67247/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67032/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[35]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1148: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[34]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[34]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g655/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g524/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g525/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67250/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67029/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[34]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1149: VIOLATED (-43 ps) Setup Check with Pin count_instr_reg[33]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[33]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g613/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     343    (-,-) 
  inc_add_1559_34/g521/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1559_34/g522/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g67252/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     389    (-,-) 
  g67019/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     405    (-,-) 
  count_instr_reg[33]/d  -       -       R     unmapped_d_flop        1     -     -     0     405    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1150: VIOLATED (-40 ps) Setup Check with Pin decoded_rd_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z            (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z            (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z            (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z            (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z            (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61911/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60833/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59492/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_rd_reg[4]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1151: VIOLATED (-40 ps) Setup Check with Pin decoded_rd_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z            (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z            (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z            (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z            (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z            (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61902/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60837/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59497/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_rd_reg[3]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1152: VIOLATED (-40 ps) Setup Check with Pin decoded_rd_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z            (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z            (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z            (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z            (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z            (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61893/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60841/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59502/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_rd_reg[2]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1153: VIOLATED (-40 ps) Setup Check with Pin decoded_rd_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z            (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z            (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z            (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z            (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z            (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61884/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60845/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59507/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_rd_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1154: VIOLATED (-40 ps) Setup Check with Pin decoded_rd_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z            (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z            (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z            (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z            (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z            (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61875/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60849/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59512/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_rd_reg[0]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1155: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[20]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z                (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z                (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z                (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z                (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61866/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60853/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59517/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[20]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1156: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[19]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z                (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z                (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z                (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z                (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61857/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60857/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59522/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[19]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1157: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[18]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z                (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z                (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z                (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z                (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61848/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60861/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59527/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[18]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1158: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[17]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z                (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z                (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z                (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z                (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61839/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60865/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59532/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[17]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1159: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[16]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z                (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z                (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z                (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z                (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61830/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60869/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59537/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[16]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1160: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z                (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z                (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z                (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z                (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61821/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60873/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59542/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[15]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1161: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z                (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z                (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z                (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z                (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61935/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60821/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59477/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[14]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1162: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z                (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z                (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z                (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z                (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61926/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60825/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59482/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[13]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1163: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z                (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z                (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z                (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z                (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61917/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60829/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59487/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[12]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1164: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z                (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z                (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z                (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z                (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61812/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60877/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59547/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[11]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1165: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z                (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z                (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z                (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z                (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61803/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60881/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59552/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[10]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1166: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z               (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z               (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z               (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z               (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61794/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60885/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59557/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[9]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1167: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z               (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z               (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z               (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z               (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61785/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60889/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59562/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[8]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1168: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z               (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z               (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z               (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z               (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61776/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60893/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59567/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[7]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1169: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z               (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z               (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z               (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z               (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60897/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59572/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[6]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1170: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z               (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z               (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z               (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z               (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61758/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60901/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59577/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[5]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1171: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z               (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z               (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z               (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z               (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61749/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60905/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59582/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[4]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1172: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z               (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z               (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z               (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z               (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61740/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60909/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59587/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[3]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1173: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z               (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z               (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z               (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z               (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61731/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60913/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59592/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[2]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1174: VIOLATED (-40 ps) Setup Check with Pin decoded_imm_j_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68798/z               (u)     in_0->z F     unmapped_nand2        19  76.0     0    46     166    (-,-) 
  g67885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     182    (-,-) 
  g67681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     197    (-,-) 
  g64846/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     220    (-,-) 
  g64718/z               (u)     in_0->z F     unmapped_nand2         5  20.0     0    28     248    (-,-) 
  g63591/z               (u)     in_0->z F     unmapped_complex2     38 152.0     0    56     304    (-,-) 
  g62337/z               (u)     in_0->z F     unmapped_complex2     26 104.0     0    51     355    (-,-) 
  g61722/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g60917/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  g59597/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     402    (-,-) 
  decoded_imm_j_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     402    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1175: VIOLATED (-29 ps) Setup Check with Pin alu_out_q_reg[8]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=     -29                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     314    (-,-) 
  sub_1235_38_g1308/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     329    (-,-) 
  sub_1235_38_g1309/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     345    (-,-) 
  g69182/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     360    (-,-) 
  g64361/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     376    (-,-) 
  g62914/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  alu_out_q_reg[8]/d  -       -       R     unmapped_d_flop        1    -     -     0     391    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1176: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[63]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[63]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g636/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g533/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g534/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g68992/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[63]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1177: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[62]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[62]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g637/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g536/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g537/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69054/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[62]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1178: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[61]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[61]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g638/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g539/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g540/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69053/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[61]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1179: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[60]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[60]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g639/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g542/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g543/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69052/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[60]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1180: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[59]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[59]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g640/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g545/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g546/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69051/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[59]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1181: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[58]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[58]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g641/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g548/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g549/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69050/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[58]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1182: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[57]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[57]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g642/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g551/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g552/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69049/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[57]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1183: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[56]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[56]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g643/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g554/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g555/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69048/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[56]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1184: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[55]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[55]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g644/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g557/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g558/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69047/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[55]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1185: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[54]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[54]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g645/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g560/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g561/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69046/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[54]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1186: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[53]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[53]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g646/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g563/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g564/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69045/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[53]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1187: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[52]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[52]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g647/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g566/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g567/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69044/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[52]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1188: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[51]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[51]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g648/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g569/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g570/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69043/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[51]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1189: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[50]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[50]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g649/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g572/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g573/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69042/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[50]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1190: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[49]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[49]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g650/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g575/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g576/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69041/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[49]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1191: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[48]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[48]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g685/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g578/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g579/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69040/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[48]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1192: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[47]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[47]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g629/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g581/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g582/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69039/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[47]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1193: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[46]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[46]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g634/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g584/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g585/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69038/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[46]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1194: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[45]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[45]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g660/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g587/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g588/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69037/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[45]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1195: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[44]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[44]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g653/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g590/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g591/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69036/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[44]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1196: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[43]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[43]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g681/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g593/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g594/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69035/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[43]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1197: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[42]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[42]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g665/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g596/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g597/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69034/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[42]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1198: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[41]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[41]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g656/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g599/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g600/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69033/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[41]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1199: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[40]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[40]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g651/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g602/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g603/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69032/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[40]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1200: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[39]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[39]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g652/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g605/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g606/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69031/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[39]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1201: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[38]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[38]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g664/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g608/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g609/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69030/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[38]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1202: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[37]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[37]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g654/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g611/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g612/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69029/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[37]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1203: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[36]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[36]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g635/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g530/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g531/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69028/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[36]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1204: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[35]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[35]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g630/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g527/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g528/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69027/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[35]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1205: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[34]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[34]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g655/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g524/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g525/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     374    (-,-) 
  g69026/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     389    (-,-) 
  count_cycle_reg[34]/d  -       -       R     unmapped_d_flop      1     -     -     0     389    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1206: VIOLATED (-27 ps) Setup Check with Pin count_cycle_reg[33]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[33]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     -27                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g613/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     343    (-,-) 
  inc_add_1428_40/g521/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  inc_add_1428_40/g522/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  g69025/z               (u)     in_1->z R     unmapped_and2          1   4.2     0    16     389    (-,-) 
  count_cycle_reg[33]/d  -       -       R     unmapped_d_flop        1     -     -     0     389    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1207: VIOLATED (-26 ps) Setup Check with Pin cpuregs_reg[1][16]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     388                  
             Slack:=     -26                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g733/z   (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     158    (-,-) 
  add_1312_30/g699/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     174    (-,-) 
  add_1312_30/g687/z   (u)     in_0->z F     unmapped_or2          10  40.0     0    38     212    (-,-) 
  add_1312_30/g671/z   (u)     in_1->z F     unmapped_or2          17  68.0     0    45     257    (-,-) 
  add_1312_30/g635/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     272    (-,-) 
  add_1312_30/g636/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     288    (-,-) 
  g68719/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     304    (-,-) 
  g67534/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     357    (-,-) 
  g62680/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     373    (-,-) 
  g62321/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     388    (-,-) 
  cpuregs_reg[1][16]/d -       -       R     unmapped_d_flop        1     -     -     0     388    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1208: VIOLATED (-23 ps) Setup Check with Pin count_instr_reg[32]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[32]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=     -23                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6  24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10  40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18  72.0     0    46     269    (-,-) 
  inc_add_1559_34/g745/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     323    (-,-) 
  inc_add_1559_34/g687/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     339    (-,-) 
  inc_add_1559_34/g688/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     354    (-,-) 
  g67255/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     370    (-,-) 
  g67008/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     385    (-,-) 
  count_instr_reg[32]/d  -       -       R     unmapped_d_flop        1     -     -     0     385    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1209: VIOLATED (-23 ps) Setup Check with Pin reg_next_pc_reg[3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=     -23                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g31526/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     238    (-,-) 
  g31413/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g7/z   (u)     in_1->z R     unmapped_nand2         5  21.0     0    28     288    (-,-) 
  add_1564_33_Y_add_1555_32/g839/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     304    (-,-) 
  add_1564_33_Y_add_1555_32/g133/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     323    (-,-) 
  add_1564_33_Y_add_1555_32/g752/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     338    (-,-) 
  add_1564_33_Y_add_1555_32/g753/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     354    (-,-) 
  g67369/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     370    (-,-) 
  g62447/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     385    (-,-) 
  reg_next_pc_reg[3]/d             -       -       R     unmapped_d_flop        1     -     -     0     385    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1210: VIOLATED (-23 ps) Setup Check with Pin latched_is_lu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) latched_is_lu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=     -23                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z            (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z            (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z            (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63578/z            (u)     in_1->z R     unmapped_nand2         4 16.8     0    25     273    (-,-) 
  g62354/z            (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     293    (-,-) 
  g62300/z            (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  g59856/z            (u)     in_1->z R     unmapped_nand2         2  8.4     0    20     332    (-,-) 
  g59097/z            (u)     in_0->z F     unmapped_nand2         3 12.0     0    22     354    (-,-) 
  g58902/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     369    (-,-) 
  g58733/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     385    (-,-) 
  latched_is_lu_reg/d -       -       R     unmapped_d_flop        1    -     -     0     385    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1211: VIOLATED (-23 ps) Setup Check with Pin latched_is_lh_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) latched_is_lh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=     -23                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z            (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z            (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z            (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63578/z            (u)     in_1->z R     unmapped_nand2         4 16.8     0    25     273    (-,-) 
  g62354/z            (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     293    (-,-) 
  g62300/z            (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  g59856/z            (u)     in_1->z R     unmapped_nand2         2  8.4     0    20     332    (-,-) 
  g59097/z            (u)     in_0->z F     unmapped_nand2         3 12.0     0    22     354    (-,-) 
  g58899/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     369    (-,-) 
  g58739/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     385    (-,-) 
  latched_is_lh_reg/d -       -       R     unmapped_d_flop        1    -     -     0     385    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1212: VIOLATED (-23 ps) Setup Check with Pin latched_is_lb_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) latched_is_lb_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=     -23                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z            (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z            (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z            (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63578/z            (u)     in_1->z R     unmapped_nand2         4 16.8     0    25     273    (-,-) 
  g62354/z            (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     293    (-,-) 
  g62300/z            (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  g59856/z            (u)     in_1->z R     unmapped_nand2         2  8.4     0    20     332    (-,-) 
  g59097/z            (u)     in_0->z F     unmapped_nand2         3 12.0     0    22     354    (-,-) 
  g58897/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     369    (-,-) 
  g58738/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     385    (-,-) 
  latched_is_lb_reg/d -       -       R     unmapped_d_flop        1    -     -     0     385    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1213: VIOLATED (-22 ps) Setup Check with Pin cpu_state_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=     -22                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  F     unmapped_d_flop        3  8.3     0   120     120    (-,-) 
  g68798/z           (u)     in_0->z R     unmapped_nand2        19 79.8     0    46     166    (-,-) 
  g67885/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  g67681/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     197    (-,-) 
  g64846/z           (u)     in_1->z F     unmapped_nand2         3 12.0     0    22     220    (-,-) 
  g64718/z           (u)     in_0->z R     unmapped_nand2         5 21.0     0    28     248    (-,-) 
  g63585/z           (u)     in_0->z R     unmapped_or2           2  8.4     0    20     267    (-,-) 
  g62326/z           (u)     in_1->z R     unmapped_complex2      2  8.4     0    20     287    (-,-) 
  g61989/z           (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     302    (-,-) 
  g59625/z           (u)     in_0->z F     unmapped_or2           2  8.0     0    20     322    (-,-) 
  g59262/z           (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     353    (-,-) 
  g58884/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     368    (-,-) 
  g58643/z           (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     384    (-,-) 
  cpu_state_reg[2]/d -       -       R     unmapped_d_flop        1    -     -     0     384    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1214: VIOLATED (-22 ps) Setup Check with Pin cpu_state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=     -22                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  F     unmapped_d_flop        3  8.3     0   120     120    (-,-) 
  g68798/z           (u)     in_0->z R     unmapped_nand2        19 79.8     0    46     166    (-,-) 
  g67885/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  g67681/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     197    (-,-) 
  g64846/z           (u)     in_1->z F     unmapped_nand2         3 12.0     0    22     220    (-,-) 
  g64718/z           (u)     in_0->z R     unmapped_nand2         5 21.0     0    28     248    (-,-) 
  g63585/z           (u)     in_0->z R     unmapped_or2           2  8.4     0    20     267    (-,-) 
  g62326/z           (u)     in_1->z R     unmapped_complex2      2  8.4     0    20     287    (-,-) 
  g61989/z           (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     302    (-,-) 
  g59625/z           (u)     in_0->z F     unmapped_or2           2  8.0     0    20     322    (-,-) 
  g59262/z           (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     353    (-,-) 
  g58886/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     368    (-,-) 
  g58642/z           (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     384    (-,-) 
  cpu_state_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0     384    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1215: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62628/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62078/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1216: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62677/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62309/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1217: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62632/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62096/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1218: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62675/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62297/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1219: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62637/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62108/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1220: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62673/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62288/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1221: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62639/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62126/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1222: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62670/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62273/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1223: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62644/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62147/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1224: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62668/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62264/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1225: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62649/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62159/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1226: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62666/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62252/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1227: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62654/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62195/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1228: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62663/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62237/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1229: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62661/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62228/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1230: VIOLATED (-14 ps) Setup Check with Pin cpuregs_reg[1][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=     -14                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67923/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g67610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64848/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     257    (-,-) 
  g55779/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     280    (-,-) 
  g63539/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     345    (-,-) 
  g62625/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     361    (-,-) 
  g62064/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  cpuregs_reg[1][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1231: VIOLATED (-11 ps) Setup Check with Pin decoded_imm_reg[31]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63278/z                (u)     in_0->z R     unmapped_nand2        12 50.4     0    40     358    (-,-) 
  g62528/z                (u)     in_0->z R     unmapped_or2           1  4.2     0    16     373    (-,-) 
  decoded_imm_reg[31]/d   -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1232: VIOLATED (-11 ps) Setup Check with Pin decoded_imm_reg[30]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63278/z                (u)     in_0->z R     unmapped_nand2        12 50.4     0    40     358    (-,-) 
  g62530/z                (u)     in_0->z R     unmapped_or2           1  4.2     0    16     373    (-,-) 
  decoded_imm_reg[30]/d   -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1233: VIOLATED (-11 ps) Setup Check with Pin decoded_imm_reg[29]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63278/z                (u)     in_0->z R     unmapped_nand2        12 50.4     0    40     358    (-,-) 
  g62531/z                (u)     in_0->z R     unmapped_or2           1  4.2     0    16     373    (-,-) 
  decoded_imm_reg[29]/d   -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1234: VIOLATED (-11 ps) Setup Check with Pin decoded_imm_reg[28]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63278/z                (u)     in_0->z R     unmapped_nand2        12 50.4     0    40     358    (-,-) 
  g62533/z                (u)     in_0->z R     unmapped_or2           1  4.2     0    16     373    (-,-) 
  decoded_imm_reg[28]/d   -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1235: VIOLATED (-11 ps) Setup Check with Pin decoded_imm_reg[27]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63278/z                (u)     in_0->z R     unmapped_nand2        12 50.4     0    40     358    (-,-) 
  g62534/z                (u)     in_0->z R     unmapped_or2           1  4.2     0    16     373    (-,-) 
  decoded_imm_reg[27]/d   -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1236: VIOLATED (-11 ps) Setup Check with Pin decoded_imm_reg[26]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63278/z                (u)     in_0->z R     unmapped_nand2        12 50.4     0    40     358    (-,-) 
  g62537/z                (u)     in_0->z R     unmapped_or2           1  4.2     0    16     373    (-,-) 
  decoded_imm_reg[26]/d   -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1237: VIOLATED (-11 ps) Setup Check with Pin decoded_imm_reg[25]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63278/z                (u)     in_0->z R     unmapped_nand2        12 50.4     0    40     358    (-,-) 
  g62540/z                (u)     in_0->z R     unmapped_or2           1  4.2     0    16     373    (-,-) 
  decoded_imm_reg[25]/d   -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1238: VIOLATED (-11 ps) Setup Check with Pin decoded_imm_reg[24]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63278/z                (u)     in_0->z R     unmapped_nand2        12 50.4     0    40     358    (-,-) 
  g62543/z                (u)     in_0->z R     unmapped_or2           1  4.2     0    16     373    (-,-) 
  decoded_imm_reg[24]/d   -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1239: VIOLATED (-11 ps) Setup Check with Pin decoded_imm_reg[23]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63278/z                (u)     in_0->z R     unmapped_nand2        12 50.4     0    40     358    (-,-) 
  g62552/z                (u)     in_0->z R     unmapped_or2           1  4.2     0    16     373    (-,-) 
  decoded_imm_reg[23]/d   -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1240: VIOLATED (-11 ps) Setup Check with Pin decoded_imm_reg[22]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63278/z                (u)     in_0->z R     unmapped_nand2        12 50.4     0    40     358    (-,-) 
  g62555/z                (u)     in_0->z R     unmapped_or2           1  4.2     0    16     373    (-,-) 
  decoded_imm_reg[22]/d   -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1241: VIOLATED (-11 ps) Setup Check with Pin decoded_imm_reg[21]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63278/z                (u)     in_0->z R     unmapped_nand2        12 50.4     0    40     358    (-,-) 
  g62556/z                (u)     in_0->z R     unmapped_or2           1  4.2     0    16     373    (-,-) 
  decoded_imm_reg[21]/d   -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1242: VIOLATED (-11 ps) Setup Check with Pin decoded_imm_reg[20]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63278/z                (u)     in_0->z R     unmapped_nand2        12 50.4     0    40     358    (-,-) 
  g62557/z                (u)     in_0->z R     unmapped_or2           1  4.2     0    16     373    (-,-) 
  decoded_imm_reg[20]/d   -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1243: VIOLATED (-10 ps) Setup Check with Pin alu_out_q_reg[7]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -10                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g633/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1330/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     295    (-,-) 
  sub_1235_38_g1296/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     311    (-,-) 
  sub_1235_38_g1297/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     326    (-,-) 
  g31663/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     342    (-,-) 
  g31379/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     357    (-,-) 
  g31343/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     373    (-,-) 
  alu_out_q_reg[7]/d  -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1244: VIOLATED (-10 ps) Setup Check with Pin alu_out_q_reg[6]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -10                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g1351/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  sub_1235_38_g1332/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     295    (-,-) 
  sub_1235_38_g1300/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     311    (-,-) 
  sub_1235_38_g1301/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     326    (-,-) 
  g69186/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     342    (-,-) 
  g64185/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     357    (-,-) 
  g63210/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     373    (-,-) 
  alu_out_q_reg[6]/d  -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1245: VIOLATED (-10 ps) Setup Check with Pin alu_out_q_reg[5]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     -10                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g1352/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     276    (-,-) 
  sub_1235_38_g241/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     295    (-,-) 
  sub_1235_38_g1304/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     311    (-,-) 
  sub_1235_38_g1305/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     326    (-,-) 
  g69184/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     342    (-,-) 
  g64068/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     357    (-,-) 
  g63202/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     373    (-,-) 
  alu_out_q_reg[5]/d  -       -       R     unmapped_d_flop        1    -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1246: VIOLATED (-9 ps) Setup Check with Pin reg_out_reg[15]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g704/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g683/z (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     309    (-,-) 
  add_1801_23/g647/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     325    (-,-) 
  add_1801_23/g648/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     340    (-,-) 
  g68706/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     356    (-,-) 
  g62454/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     371    (-,-) 
  reg_out_reg[15]/d  -       -       R     unmapped_d_flop        1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1247: VIOLATED (-9 ps) Setup Check with Pin reg_out_reg[14]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g703/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g677/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     309    (-,-) 
  add_1801_23/g651/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     325    (-,-) 
  add_1801_23/g652/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     340    (-,-) 
  g68710/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     356    (-,-) 
  g61944/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     371    (-,-) 
  reg_out_reg[14]/d  -       -       R     unmapped_d_flop        1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1248: VIOLATED (-9 ps) Setup Check with Pin reg_out_reg[13]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g700/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g685/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     309    (-,-) 
  add_1801_23/g655/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     325    (-,-) 
  add_1801_23/g656/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     340    (-,-) 
  g68707/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     356    (-,-) 
  g62037/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     371    (-,-) 
  reg_out_reg[13]/d  -       -       R     unmapped_d_flop        1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1249: VIOLATED (-9 ps) Setup Check with Pin reg_out_reg[12]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g553/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g681/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     309    (-,-) 
  add_1801_23/g658/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     325    (-,-) 
  add_1801_23/g659/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     340    (-,-) 
  g68687/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     356    (-,-) 
  g61566/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     371    (-,-) 
  reg_out_reg[12]/d  -       -       R     unmapped_d_flop        1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1250: VIOLATED (-9 ps) Setup Check with Pin reg_out_reg[11]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g552/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g684/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     309    (-,-) 
  add_1801_23/g662/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     325    (-,-) 
  add_1801_23/g663/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     340    (-,-) 
  g68663/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     356    (-,-) 
  g61818/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     371    (-,-) 
  reg_out_reg[11]/d  -       -       R     unmapped_d_flop        1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1251: VIOLATED (-9 ps) Setup Check with Pin reg_out_reg[10]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g710/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  add_1801_23/g689/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     309    (-,-) 
  add_1801_23/g665/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     325    (-,-) 
  add_1801_23/g666/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     340    (-,-) 
  g68676/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     356    (-,-) 
  g61623/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     371    (-,-) 
  reg_out_reg[10]/d  -       -       R     unmapped_d_flop        1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1252: VIOLATED (-9 ps) Setup Check with Pin reg_out_reg[9]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g697/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  add_1801_23/g270/z (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     309    (-,-) 
  add_1801_23/g669/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     325    (-,-) 
  add_1801_23/g670/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     340    (-,-) 
  g68704/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     356    (-,-) 
  g62258/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     371    (-,-) 
  reg_out_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1253: VIOLATED (-8 ps) Setup Check with Pin count_cycle_reg[32]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[32]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=      -8                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6  24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10  40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18  72.0     0    46     269    (-,-) 
  inc_add_1428_40/g745/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     323    (-,-) 
  inc_add_1428_40/g687/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     339    (-,-) 
  inc_add_1428_40/g688/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     354    (-,-) 
  g69024/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     370    (-,-) 
  count_cycle_reg[32]/d  -       -       R     unmapped_d_flop      1     -     -     0     370    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1254: VIOLATED (-8 ps) Setup Check with Pin mem_wstrb_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=      -8                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g27815/z             (u)     in_1->z R     unmapped_or2          34 142.8     0    55     192    (-,-) 
  g40812/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     212    (-,-) 
  g67509/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     231    (-,-) 
  g64853/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     247    (-,-) 
  g64374/z             (u)     in_1->z R     unmapped_nand2        69 289.8     0    67     313    (-,-) 
  g63563/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     339    (-,-) 
  g62615/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     354    (-,-) 
  g62013/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     370    (-,-) 
  mem_wstrb_reg[3]/d   -       -       R     unmapped_d_flop        1     -     -     0     370    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1255: VIOLATED (-8 ps) Setup Check with Pin mem_wstrb_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=      -8                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g27815/z             (u)     in_1->z R     unmapped_or2          34 142.8     0    55     192    (-,-) 
  g40812/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     212    (-,-) 
  g67509/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     231    (-,-) 
  g64853/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     247    (-,-) 
  g64374/z             (u)     in_1->z R     unmapped_nand2        69 289.8     0    67     313    (-,-) 
  g63563/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     339    (-,-) 
  g62620/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     354    (-,-) 
  g62031/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     370    (-,-) 
  mem_wstrb_reg[2]/d   -       -       R     unmapped_d_flop        1     -     -     0     370    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1256: VIOLATED (-8 ps) Setup Check with Pin mem_wstrb_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=      -8                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g27815/z             (u)     in_1->z R     unmapped_or2          34 142.8     0    55     192    (-,-) 
  g40812/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     212    (-,-) 
  g67509/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     231    (-,-) 
  g64853/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     247    (-,-) 
  g64374/z             (u)     in_1->z R     unmapped_nand2        69 289.8     0    67     313    (-,-) 
  g63563/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     339    (-,-) 
  g62622/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     354    (-,-) 
  g62049/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     370    (-,-) 
  mem_wstrb_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     370    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1257: VIOLATED (-8 ps) Setup Check with Pin mem_wstrb_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=      -8                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g27815/z             (u)     in_1->z R     unmapped_or2          34 142.8     0    55     192    (-,-) 
  g40812/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     212    (-,-) 
  g67509/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     231    (-,-) 
  g64853/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     247    (-,-) 
  g64374/z             (u)     in_1->z R     unmapped_nand2        69 289.8     0    67     313    (-,-) 
  g63563/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     339    (-,-) 
  g62612/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     354    (-,-) 
  g62001/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     370    (-,-) 
  mem_wstrb_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     370    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1258: VIOLATED (-3 ps) Setup Check with Pin cpu_state_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=      -3                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z           (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z           (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z           (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63585/z           (u)     in_0->z F     unmapped_or2           2  8.0     0    20     267    (-,-) 
  g62326/z           (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     287    (-,-) 
  g61989/z           (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     302    (-,-) 
  g59625/z           (u)     in_0->z R     unmapped_or2           2  8.4     0    20     322    (-,-) 
  g59496/z           (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     350    (-,-) 
  g69085/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     366    (-,-) 
  cpu_state_reg[5]/d -       -       R     unmapped_d_flop        1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1259: VIOLATED (-2 ps) Setup Check with Pin reg_next_pc_reg[2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=      -2                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z                         (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31516/z                         (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31421/z                         (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g574/z (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g803/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     302    (-,-) 
  add_1564_33_Y_add_1555_32/g783/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     317    (-,-) 
  add_1564_33_Y_add_1555_32/g784/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     333    (-,-) 
  g67371/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g62445/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     364    (-,-) 
  reg_next_pc_reg[2]/d             -       -       R     unmapped_d_flop        1     -     -     0     364    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1260: VIOLATED (-1 ps) Setup Check with Pin reg_sh_reg[4]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=      -1                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g68737/z                 (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     156    (-,-) 
  g67932/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     181    (-,-) 
  g67354/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     235    (-,-) 
  g64903/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g63613/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  g63523/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     282    (-,-) 
  g62424/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     297    (-,-) 
  g62061/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  g42592/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     332    (-,-) 
  g59022/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g58888/z                 (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_sh_reg[4]/d          -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1261: VIOLATED (-1 ps) Setup Check with Pin reg_sh_reg[3]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=      -1                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g68737/z                 (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     156    (-,-) 
  g67932/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     181    (-,-) 
  g67354/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     235    (-,-) 
  g65045/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64758/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  g63377/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     282    (-,-) 
  g62518/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     297    (-,-) 
  g62084/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  g42627/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     332    (-,-) 
  g58999/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g58896/z                 (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_sh_reg[3]/d          -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1262: VIOLATED (-1 ps) Setup Check with Pin reg_sh_reg[2]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=      -1                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g68737/z                 (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     156    (-,-) 
  g67932/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     181    (-,-) 
  g67354/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     235    (-,-) 
  g64973/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64589/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  g63402/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     282    (-,-) 
  g62506/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     297    (-,-) 
  g62028/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  g42618/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     332    (-,-) 
  g59011/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g58892/z                 (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_sh_reg[2]/d          -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1263: VIOLATED (-1 ps) Setup Check with Pin reg_sh_reg[1]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=      -1                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g68737/z                 (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     156    (-,-) 
  g67932/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     181    (-,-) 
  g67354/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     235    (-,-) 
  g65007/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64059/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  g63389/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     282    (-,-) 
  g62512/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     297    (-,-) 
  g61557/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  g42621/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     332    (-,-) 
  g59007/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g58894/z                 (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_sh_reg[1]/d          -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1264: VIOLATED (-1 ps) Setup Check with Pin reg_sh_reg[0]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=      -1                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g68737/z                 (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     156    (-,-) 
  g67932/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     181    (-,-) 
  g67354/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     235    (-,-) 
  g64936/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64029/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  g63414/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     282    (-,-) 
  g62500/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     297    (-,-) 
  g62312/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  g42615/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     332    (-,-) 
  g59017/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g58890/z                 (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_sh_reg[0]/d          -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1265: MET (9 ps) Setup Check with Pin reg_next_pc_reg[1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g68148/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g67745/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     253    (-,-) 
  g65008/z               (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     307    (-,-) 
  g64761/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     322    (-,-) 
  g62868/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     338    (-,-) 
  g62820/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     353    (-,-) 
  reg_next_pc_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1266: MET (9 ps) Setup Check with Pin mem_addr_reg[31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67478/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65342/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64065/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63477/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62468/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[31]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1267: MET (9 ps) Setup Check with Pin mem_addr_reg[30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67498/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65324/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64145/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63486/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62464/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[30]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1268: MET (9 ps) Setup Check with Pin mem_addr_reg[29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67516/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65314/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64228/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63441/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62486/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[29]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1269: MET (9 ps) Setup Check with Pin mem_addr_reg[28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67549/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65300/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64330/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63426/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62494/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[28]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1270: MET (9 ps) Setup Check with Pin mem_addr_reg[27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67567/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65284/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64401/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63483/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62465/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[27]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1271: MET (9 ps) Setup Check with Pin mem_addr_reg[26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67585/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65270/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64477/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63504/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62438/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[26]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1272: MET (9 ps) Setup Check with Pin mem_addr_reg[25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67619/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65257/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64581/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63435/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62489/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[25]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1273: MET (9 ps) Setup Check with Pin mem_addr_reg[24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67634/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65233/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64681/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63507/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62436/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[24]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1274: MET (9 ps) Setup Check with Pin mem_addr_reg[23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67650/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65215/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64772/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63495/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62459/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[23]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1275: MET (9 ps) Setup Check with Pin mem_addr_reg[22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67673/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65203/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g63633/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63498/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62458/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[22]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1276: MET (9 ps) Setup Check with Pin mem_addr_reg[21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67685/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65172/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g63737/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63474/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62470/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[21]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1277: MET (9 ps) Setup Check with Pin mem_addr_reg[20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67699/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65159/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g63838/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63432/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62491/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[20]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1278: MET (9 ps) Setup Check with Pin mem_addr_reg[19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67724/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65146/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g63960/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63468/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62473/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[19]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1279: MET (9 ps) Setup Check with Pin mem_addr_reg[18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67739/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65116/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64084/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63444/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62485/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[18]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1280: MET (9 ps) Setup Check with Pin mem_addr_reg[17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67751/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65107/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64182/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63447/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62483/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[17]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1281: MET (9 ps) Setup Check with Pin mem_addr_reg[16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67777/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65095/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64327/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63492/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62461/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[16]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1282: MET (9 ps) Setup Check with Pin mem_addr_reg[15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67792/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65074/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64439/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63450/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62482/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[15]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1283: MET (9 ps) Setup Check with Pin mem_addr_reg[14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67806/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65073/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64470/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63453/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62480/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[14]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1284: MET (9 ps) Setup Check with Pin mem_addr_reg[13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67810/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65065/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64785/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63456/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62479/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[13]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1285: MET (9 ps) Setup Check with Pin mem_addr_reg[12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67327/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65064/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64834/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63459/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62477/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[12]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1286: MET (9 ps) Setup Check with Pin mem_addr_reg[11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67335/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65063/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g63624/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63471/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62471/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[11]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1287: MET (9 ps) Setup Check with Pin mem_addr_reg[10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67342/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65060/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g63827/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63489/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62462/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[10]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1288: MET (9 ps) Setup Check with Pin mem_addr_reg[9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67404/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65055/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g63988/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63462/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62476/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[9]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1289: MET (9 ps) Setup Check with Pin mem_addr_reg[8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67472/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65047/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64714/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63429/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62492/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[8]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1290: MET (9 ps) Setup Check with Pin mem_addr_reg[7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67640/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65046/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64749/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63480/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62467/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[7]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1291: MET (9 ps) Setup Check with Pin mem_addr_reg[6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67665/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65032/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g63753/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63438/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62488/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[6]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1292: MET (9 ps) Setup Check with Pin mem_addr_reg[5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67692/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65018/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g63914/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63501/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62446/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[5]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1293: MET (9 ps) Setup Check with Pin mem_addr_reg[4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67738/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g65009/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64051/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63465/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62474/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[4]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1294: MET (9 ps) Setup Check with Pin mem_addr_reg[3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67764/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64994/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64343/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63420/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62497/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[3]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1295: MET (9 ps) Setup Check with Pin mem_addr_reg[2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z R     unmapped_nand2        66 277.2     0    66     222    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g67788/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64981/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g64469/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63423/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g62495/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[2]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1296: MET (10 ps) Setup Check with Pin reg_out_reg[8]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=      10                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g729/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     274    (-,-) 
  add_1801_23/g708/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     290    (-,-) 
  add_1801_23/g709/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     305    (-,-) 
  g68640/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     321    (-,-) 
  g62646/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     336    (-,-) 
  g61974/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     352    (-,-) 
  reg_out_reg[8]/d   -       -       R     unmapped_d_flop        1    -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1297: MET (12 ps) Setup Check with Pin count_instr_reg[31]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g735/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g690/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g691/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67257/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66997/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[31]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1298: MET (12 ps) Setup Check with Pin count_instr_reg[30]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g736/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g615/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g616/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67261/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66986/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[30]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1299: MET (12 ps) Setup Check with Pin count_instr_reg[29]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g737/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g621/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g622/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67263/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66983/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[29]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1300: MET (12 ps) Setup Check with Pin count_instr_reg[28]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g738/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g627/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g628/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67265/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66973/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[28]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1301: MET (12 ps) Setup Check with Pin count_instr_reg[27]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g740/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g632/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g633/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67268/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66962/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[27]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1302: MET (12 ps) Setup Check with Pin count_instr_reg[26]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g743/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g658/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g659/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67270/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66951/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[26]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1303: MET (12 ps) Setup Check with Pin count_instr_reg[25]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g744/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g662/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g663/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67273/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66940/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[25]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1304: MET (12 ps) Setup Check with Pin count_instr_reg[24]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g722/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g667/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g668/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67275/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66937/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[24]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1305: MET (12 ps) Setup Check with Pin count_instr_reg[23]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g721/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g670/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g671/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67278/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66927/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[23]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1306: MET (12 ps) Setup Check with Pin count_instr_reg[22]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g755/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g673/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g674/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67280/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66916/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[22]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1307: MET (12 ps) Setup Check with Pin count_instr_reg[21]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g695/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g676/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g677/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67283/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66905/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[21]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1308: MET (12 ps) Setup Check with Pin count_instr_reg[20]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g746/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g679/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g680/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67286/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66894/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[20]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1309: MET (12 ps) Setup Check with Pin count_instr_reg[19]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g747/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g683/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g684/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67288/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66891/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[19]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1310: MET (12 ps) Setup Check with Pin count_instr_reg[18]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g696/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g618/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g619/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67291/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66881/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[18]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1311: MET (12 ps) Setup Check with Pin count_instr_reg[17]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=      12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g748/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     288    (-,-) 
  inc_add_1559_34/g624/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1559_34/g625/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g67293/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g66870/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     350    (-,-) 
  count_instr_reg[17]/d  -       -       R     unmapped_d_flop        1    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1312: MET (18 ps) Setup Check with Pin mem_state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=      18                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g27815/z             (u)     in_1->z R     unmapped_or2          34 142.8     0    55     192    (-,-) 
  g40812/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     212    (-,-) 
  g67509/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     231    (-,-) 
  g64853/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     247    (-,-) 
  g64374/z             (u)     in_1->z R     unmapped_nand2        69 289.8     0    67     313    (-,-) 
  g63251/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     329    (-,-) 
  g61593/z             (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     344    (-,-) 
  mem_state_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     344    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1313: MET (18 ps) Setup Check with Pin mem_instr_reg/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_instr_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=      18                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g27815/z             (u)     in_1->z R     unmapped_or2          34 142.8     0    55     192    (-,-) 
  g40812/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     212    (-,-) 
  g67509/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     231    (-,-) 
  g64853/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     247    (-,-) 
  g64374/z             (u)     in_1->z R     unmapped_nand2        69 289.8     0    67     313    (-,-) 
  g63511/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     329    (-,-) 
  g62432/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  mem_instr_reg/d      -       -       R     unmapped_d_flop        1     -     -     0     344    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1314: MET (21 ps) Setup Check with Pin reg_out_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=      21                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14 56.0     0   142     142    (-,-) 
  g31845/z                (u)     in_1->z R     unmapped_complex2     17 71.4     0    45     187    (-,-) 
  g31596/z                (u)     in_1->z R     unmapped_or2           1  4.2     0    16     203    (-,-) 
  g31480/z                (u)     in_1->z F     unmapped_nand2         5 20.0     0    28     231    (-,-) 
  g31430/z                (u)     in_1->z F     unmapped_or2           4 16.0     0    25     256    (-,-) 
  g31375/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     272    (-,-) 
  g31331/z                (u)     in_1->z R     unmapped_complex2      3 12.6     0    22     294    (-,-) 
  g68468/z                (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     310    (-,-) 
  g63277/z                (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  g62595/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     341    (-,-) 
  reg_out_reg[7]/d        -       -       R     unmapped_d_flop        1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1315: MET (24 ps) Setup Check with Pin alu_out_q_reg[4]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=      24                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     229    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     260    (-,-) 
  sub_1235_38_g1339/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     276    (-,-) 
  sub_1235_38_g1340/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     291    (-,-) 
  g31669/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     307    (-,-) 
  g31378/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     322    (-,-) 
  g31334/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     338    (-,-) 
  alu_out_q_reg[4]/d  -       -       R     unmapped_d_flop        1    -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1316: MET (26 ps) Setup Check with Pin is_sb_sh_sw_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_sb_sh_sw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=      26                  

#----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64648/z          (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     235    (-,-) 
  g62334/z          (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     257    (-,-) 
  g61575/z          (u)     in_0->z F     unmapped_complex2      3 12.0     0    22     280    (-,-) 
  g60647/z          (u)     in_0->z F     unmapped_or2           4 16.0     0    25     305    (-,-) 
  g58968/z          (u)     in_1->z F     unmapped_or2           1  4.0     0    16     320    (-,-) 
  g58836/z          (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     336    (-,-) 
  is_sb_sh_sw_reg/d -       -       R     unmapped_d_flop        1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1317: MET (26 ps) Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lb_lh_lw_lbu_lhu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=      26                  

#------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk         -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q           (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z                  (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z                  (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z                  (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z                  (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64648/z                  (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     235    (-,-) 
  g62334/z                  (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     257    (-,-) 
  g61575/z                  (u)     in_0->z F     unmapped_complex2      3 12.0     0    22     280    (-,-) 
  g60647/z                  (u)     in_0->z F     unmapped_or2           4 16.0     0    25     305    (-,-) 
  g59003/z                  (u)     in_1->z F     unmapped_or2           1  4.0     0    16     320    (-,-) 
  g58834/z                  (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     336    (-,-) 
  is_lb_lh_lw_lbu_lhu_reg/d -       -       R     unmapped_d_flop        1    -     -     0     336    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1318: MET (26 ps) Setup Check with Pin is_alu_reg_reg_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_reg_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=      26                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z             (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z             (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64648/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     235    (-,-) 
  g62334/z             (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     257    (-,-) 
  g61575/z             (u)     in_0->z F     unmapped_complex2      3 12.0     0    22     280    (-,-) 
  g60647/z             (u)     in_0->z F     unmapped_or2           4 16.0     0    25     305    (-,-) 
  g58984/z             (u)     in_1->z F     unmapped_or2           1  4.0     0    16     320    (-,-) 
  g58835/z             (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     336    (-,-) 
  is_alu_reg_reg_reg/d -       -       R     unmapped_d_flop        1    -     -     0     336    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1319: MET (26 ps) Setup Check with Pin is_alu_reg_imm_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_imm_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=      26                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z             (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z             (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64648/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     235    (-,-) 
  g62334/z             (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     257    (-,-) 
  g61575/z             (u)     in_0->z F     unmapped_complex2      3 12.0     0    22     280    (-,-) 
  g60647/z             (u)     in_0->z F     unmapped_or2           4 16.0     0    25     305    (-,-) 
  g59021/z             (u)     in_1->z F     unmapped_or2           1  4.0     0    16     320    (-,-) 
  g58833/z             (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     336    (-,-) 
  is_alu_reg_imm_reg/d -       -       R     unmapped_d_flop        1    -     -     0     336    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1320: MET (27 ps) Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      27                  

#----------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk                  -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q                    (u)     clk->q  F     unmapped_d_flop        3   8.3     0   120     120    (-,-) 
  g68798/z                           (u)     in_0->z R     unmapped_nand2        19  79.8     0    46     166    (-,-) 
  g67885/z                           (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     182    (-,-) 
  g67681/z                           (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     197    (-,-) 
  g64846/z                           (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     220    (-,-) 
  g64718/z                           (u)     in_0->z R     unmapped_nand2         5  21.0     0    28     248    (-,-) 
  g63591/z                           (u)     in_0->z R     unmapped_complex2     38 159.6     0    56     304    (-,-) 
  g62795/z                           (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     320    (-,-) 
  g60386/z                           (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     335    (-,-) 
  is_beq_bne_blt_bge_bltu_bgeu_reg/d -       -       R     unmapped_d_flop        1     -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1321: MET (27 ps) Setup Check with Pin instr_lui_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lui_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      27                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  F     unmapped_d_flop        3   8.3     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z R     unmapped_nand2        19  79.8     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z R     unmapped_nand2         5  21.0     0    28     248    (-,-) 
  g63591/z          (u)     in_0->z R     unmapped_complex2     38 159.6     0    56     304    (-,-) 
  g62566/z          (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     320    (-,-) 
  g59027/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     335    (-,-) 
  instr_lui_reg/d   -       -       R     unmapped_d_flop        1     -     -     0     335    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1322: MET (27 ps) Setup Check with Pin instr_jalr_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_jalr_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      27                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  F     unmapped_d_flop        3   8.3     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z R     unmapped_nand2        19  79.8     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z R     unmapped_nand2         5  21.0     0    28     248    (-,-) 
  g63591/z          (u)     in_0->z R     unmapped_complex2     38 159.6     0    56     304    (-,-) 
  g62682/z          (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     320    (-,-) 
  g60644/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     335    (-,-) 
  instr_jalr_reg/d  -       -       R     unmapped_d_flop        1     -     -     0     335    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1323: MET (27 ps) Setup Check with Pin instr_auipc_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_auipc_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      27                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  F     unmapped_d_flop        3   8.3     0   120     120    (-,-) 
  g68798/z          (u)     in_0->z R     unmapped_nand2        19  79.8     0    46     166    (-,-) 
  g67885/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     182    (-,-) 
  g67681/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     197    (-,-) 
  g64846/z          (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     220    (-,-) 
  g64718/z          (u)     in_0->z R     unmapped_nand2         5  21.0     0    28     248    (-,-) 
  g63591/z          (u)     in_0->z R     unmapped_complex2     38 159.6     0    56     304    (-,-) 
  g62569/z          (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     320    (-,-) 
  g58957/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     335    (-,-) 
  instr_auipc_reg/d -       -       R     unmapped_d_flop        1     -     -     0     335    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1324: MET (28 ps) Setup Check with Pin count_cycle_reg[31]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g735/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g690/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g691/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69023/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[31]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1325: MET (28 ps) Setup Check with Pin count_cycle_reg[30]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g736/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g615/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g616/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69022/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[30]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1326: MET (28 ps) Setup Check with Pin count_cycle_reg[29]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g737/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g621/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g622/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69021/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[29]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1327: MET (28 ps) Setup Check with Pin count_cycle_reg[28]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g738/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g627/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g628/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69020/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[28]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1328: MET (28 ps) Setup Check with Pin count_cycle_reg[27]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g740/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g632/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g633/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69019/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[27]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1329: MET (28 ps) Setup Check with Pin count_cycle_reg[26]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g743/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g658/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g659/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69018/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[26]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1330: MET (28 ps) Setup Check with Pin count_cycle_reg[25]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g744/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g662/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g663/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69017/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[25]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1331: MET (28 ps) Setup Check with Pin count_cycle_reg[24]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g722/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g667/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g668/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69016/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[24]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1332: MET (28 ps) Setup Check with Pin count_cycle_reg[23]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g721/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g670/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g671/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69015/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[23]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1333: MET (28 ps) Setup Check with Pin count_cycle_reg[22]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g755/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g673/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g674/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69014/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[22]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1334: MET (28 ps) Setup Check with Pin count_cycle_reg[21]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g695/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g676/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g677/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69013/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[21]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1335: MET (28 ps) Setup Check with Pin count_cycle_reg[20]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g746/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g679/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g680/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69012/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[20]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1336: MET (28 ps) Setup Check with Pin count_cycle_reg[19]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g747/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g683/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g684/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69011/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[19]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1337: MET (28 ps) Setup Check with Pin count_cycle_reg[18]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g696/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g618/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g619/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     319    (-,-) 
  g69010/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     335    (-,-) 
  count_cycle_reg[18]/d  -       -       R     unmapped_d_flop      1    -     -     0     335    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1338: MET (28 ps) Setup Check with Pin count_cycle_reg[17]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      28                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g748/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     288    (-,-) 
  inc_add_1428_40/g624/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     304    (-,-) 
  inc_add_1428_40/g625/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     319    (-,-) 
  g69009/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     335    (-,-) 
  count_cycle_reg[17]/d  -       -       R     unmapped_d_flop        1    -     -     0     335    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1339: MET (29 ps) Setup Check with Pin reg_out_reg[6]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=      29                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g746/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     236    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     256    (-,-) 
  add_1801_23/g716/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     271    (-,-) 
  add_1801_23/g717/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     287    (-,-) 
  g68551/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     302    (-,-) 
  g67803/z           (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     318    (-,-) 
  g62617/z           (u)     in_1->z R     unmapped_or2           1  4.2     0    16     333    (-,-) 
  reg_out_reg[6]/d   -       -       R     unmapped_d_flop        1    -     -     0     333    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1340: MET (29 ps) Setup Check with Pin reg_out_reg[5]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=      29                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop        8 32.0     0   136     136    (-,-) 
  add_1801_23/g878/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     158    (-,-) 
  add_1801_23/g849/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     174    (-,-) 
  add_1801_23/g794/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     190    (-,-) 
  add_1801_23/g762/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     221    (-,-) 
  add_1801_23/g748/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     236    (-,-) 
  add_1801_23/g208/z (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     256    (-,-) 
  add_1801_23/g691/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     271    (-,-) 
  add_1801_23/g692/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     287    (-,-) 
  g68566/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     302    (-,-) 
  g67763/z           (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     318    (-,-) 
  g62624/z           (u)     in_1->z R     unmapped_or2           1  4.2     0    16     333    (-,-) 
  reg_out_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0     333    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1341: MET (29 ps) Setup Check with Pin decoded_imm_reg[19]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=      29                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63553/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     333    (-,-) 
  decoded_imm_reg[19]/d   -       -       R     unmapped_d_flop        1    -     -     0     333    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1342: MET (29 ps) Setup Check with Pin decoded_imm_reg[18]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=      29                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63556/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     333    (-,-) 
  decoded_imm_reg[18]/d   -       -       R     unmapped_d_flop        1    -     -     0     333    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1343: MET (29 ps) Setup Check with Pin decoded_imm_reg[17]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=      29                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63557/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     333    (-,-) 
  decoded_imm_reg[17]/d   -       -       R     unmapped_d_flop        1    -     -     0     333    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1344: MET (29 ps) Setup Check with Pin decoded_imm_reg[16]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=      29                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63558/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     333    (-,-) 
  decoded_imm_reg[16]/d   -       -       R     unmapped_d_flop        1    -     -     0     333    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1345: MET (29 ps) Setup Check with Pin decoded_imm_reg[15]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=      29                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63561/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     333    (-,-) 
  decoded_imm_reg[15]/d   -       -       R     unmapped_d_flop        1    -     -     0     333    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1346: MET (29 ps) Setup Check with Pin decoded_imm_reg[14]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=      29                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63565/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     333    (-,-) 
  decoded_imm_reg[14]/d   -       -       R     unmapped_d_flop        1    -     -     0     333    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1347: MET (29 ps) Setup Check with Pin decoded_imm_reg[13]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=      29                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63568/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     333    (-,-) 
  decoded_imm_reg[13]/d   -       -       R     unmapped_d_flop        1    -     -     0     333    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1348: MET (29 ps) Setup Check with Pin decoded_imm_reg[12]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=      29                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64519/z                (u)     in_1->z F     unmapped_nand2         9 36.0     0    37     318    (-,-) 
  g63572/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     333    (-,-) 
  decoded_imm_reg[12]/d   -       -       R     unmapped_d_flop        1    -     -     0     333    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1349: MET (31 ps) Setup Check with Pin reg_out_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=      31                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14 56.0     0   142     142    (-,-) 
  g31845/z                (u)     in_1->z R     unmapped_complex2     17 71.4     0    45     187    (-,-) 
  g31596/z                (u)     in_1->z R     unmapped_or2           1  4.2     0    16     203    (-,-) 
  g31480/z                (u)     in_1->z F     unmapped_nand2         5 20.0     0    28     231    (-,-) 
  g31430/z                (u)     in_1->z F     unmapped_or2           4 16.0     0    25     256    (-,-) 
  g69175/z                (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     285    (-,-) 
  g68256/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     300    (-,-) 
  g63262/z                (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     316    (-,-) 
  g62604/z                (u)     in_1->z R     unmapped_or2           1  4.2     0    16     331    (-,-) 
  reg_out_reg[4]/d        -       -       R     unmapped_d_flop        1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1350: MET (32 ps) Setup Check with Pin count_instr_reg[16]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=      32                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g792/z (u)     in_1->z F     unmapped_or2          18 72.0     0    46     269    (-,-) 
  inc_add_1559_34/g698/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     284    (-,-) 
  inc_add_1559_34/g699/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     300    (-,-) 
  g67295/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     315    (-,-) 
  g66859/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     331    (-,-) 
  count_instr_reg[16]/d  -       -       R     unmapped_d_flop        1    -     -     0     331    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1351: MET (33 ps) Setup Check with Pin mem_valid_reg/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_valid_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     329                  
             Slack:=      33                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g27815/z             (u)     in_1->z R     unmapped_or2          34 142.8     0    55     192    (-,-) 
  g40812/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     212    (-,-) 
  g67509/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     231    (-,-) 
  g64853/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     247    (-,-) 
  g64374/z             (u)     in_1->z R     unmapped_nand2        69 289.8     0    67     313    (-,-) 
  g62597/z             (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     329    (-,-) 
  mem_valid_reg/d      -       -       R     unmapped_d_flop        1     -     -     0     329    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1352: MET (34 ps) Setup Check with Pin mem_do_rdata_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_rdata_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=      34                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z           (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z           (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z           (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63578/z           (u)     in_1->z R     unmapped_nand2         4 16.8     0    25     273    (-,-) 
  g62354/z           (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     293    (-,-) 
  g62300/z           (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  g60670/z           (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     328    (-,-) 
  mem_do_rdata_reg/d -       -       R     unmapped_d_flop        1    -     -     0     328    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1353: MET (36 ps) Setup Check with Pin alu_out_q_reg[3]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=      36                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1374/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     229    (-,-) 
  sub_1235_38_g166/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     248    (-,-) 
  sub_1235_38_g1336/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     264    (-,-) 
  sub_1235_38_g1337/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     280    (-,-) 
  g69180/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     295    (-,-) 
  g63820/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     310    (-,-) 
  g63272/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     326    (-,-) 
  alu_out_q_reg[3]/d  -       -       R     unmapped_d_flop        1    -     -     0     326    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1354: MET (40 ps) Setup Check with Pin instr_rdinstrh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdinstrh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=      40                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68661/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     203    (-,-) 
  g68067/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     218    (-,-) 
  g67647/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     234    (-,-) 
  g66479/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     249    (-,-) 
  g64626/z                (u)     in_1->z F     unmapped_or2           3 12.0     0    22     272    (-,-) 
  g63400/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     291    (-,-) 
  g62563/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     307    (-,-) 
  g61659/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     322    (-,-) 
  instr_rdinstrh_reg/d    -       -       R     unmapped_d_flop        1    -     -     0     322    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1355: MET (40 ps) Setup Check with Pin instr_rdcycleh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdcycleh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=      40                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68661/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     203    (-,-) 
  g68067/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     218    (-,-) 
  g67647/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     234    (-,-) 
  g66479/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     249    (-,-) 
  g64626/z                (u)     in_1->z F     unmapped_or2           3 12.0     0    22     272    (-,-) 
  g63400/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     291    (-,-) 
  g62327/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     307    (-,-) 
  g62213/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     322    (-,-) 
  instr_rdcycleh_reg/d    -       -       R     unmapped_d_flop        1    -     -     0     322    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1356: MET (41 ps) Setup Check with Pin reg_out_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=      41                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g31845/z                (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     187    (-,-) 
  g31622/z                (u)     in_1->z F     unmapped_or2           5 20.0     0    28     216    (-,-) 
  g69167/z                (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     244    (-,-) 
  g68198/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     259    (-,-) 
  g67833/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     275    (-,-) 
  g64588/z                (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  g63241/z                (u)     in_1->z R     unmapped_or2           1  4.2     0    16     306    (-,-) 
  g62611/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     321    (-,-) 
  reg_out_reg[2]/d        -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1357: MET (41 ps) Setup Check with Pin reg_out_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=      41                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g31845/z                (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     187    (-,-) 
  g31622/z                (u)     in_1->z F     unmapped_or2           5 20.0     0    28     216    (-,-) 
  g69167/z                (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     244    (-,-) 
  g68229/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     259    (-,-) 
  g67325/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     275    (-,-) 
  g64746/z                (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     290    (-,-) 
  g63252/z                (u)     in_1->z R     unmapped_or2           1  4.2     0    16     306    (-,-) 
  g62607/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     321    (-,-) 
  reg_out_reg[1]/d        -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1358: MET (42 ps) Setup Check with Pin mem_do_prefetch_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_prefetch_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=      42                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  F     unmapped_d_flop        3  8.3     0   120     120    (-,-) 
  g68798/z              (u)     in_0->z R     unmapped_nand2        19 79.8     0    46     166    (-,-) 
  g67885/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     182    (-,-) 
  g67681/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     197    (-,-) 
  g64846/z              (u)     in_1->z F     unmapped_nand2         3 12.0     0    22     220    (-,-) 
  g64718/z              (u)     in_0->z R     unmapped_nand2         5 21.0     0    28     248    (-,-) 
  g63578/z              (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     273    (-,-) 
  g62577/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     289    (-,-) 
  g61755/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     304    (-,-) 
  g60668/z              (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     320    (-,-) 
  mem_do_prefetch_reg/d -       -       R     unmapped_d_flop        1    -     -     0     320    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1359: MET (44 ps) Setup Check with Pin reg_out_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14 56.0     0   142     142    (-,-) 
  g31845/z                (u)     in_1->z R     unmapped_complex2     17 71.4     0    45     187    (-,-) 
  g31596/z                (u)     in_1->z R     unmapped_or2           1  4.2     0    16     203    (-,-) 
  g31480/z                (u)     in_1->z F     unmapped_nand2         5 20.0     0    28     231    (-,-) 
  g31430/z                (u)     in_1->z F     unmapped_or2           4 16.0     0    25     256    (-,-) 
  g31387/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     272    (-,-) 
  g31348/z                (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     287    (-,-) 
  g31320/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     303    (-,-) 
  g31300/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     318    (-,-) 
  reg_out_reg[3]/d        -       -       R     unmapped_d_flop        1    -     -     0     318    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1360: MET (44 ps) Setup Check with Pin reg_out_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14 56.0     0   142     142    (-,-) 
  g31845/z                (u)     in_1->z R     unmapped_complex2     17 71.4     0    45     187    (-,-) 
  g31596/z                (u)     in_1->z R     unmapped_or2           1  4.2     0    16     203    (-,-) 
  g31480/z                (u)     in_1->z F     unmapped_nand2         5 20.0     0    28     231    (-,-) 
  g31430/z                (u)     in_1->z F     unmapped_or2           4 16.0     0    25     256    (-,-) 
  g69178/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     272    (-,-) 
  g66368/z                (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     287    (-,-) 
  g64399/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     303    (-,-) 
  g63359/z                (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     318    (-,-) 
  reg_out_reg[0]/d        -       -       R     unmapped_d_flop        1    -     -     0     318    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1361: MET (44 ps) Setup Check with Pin mem_wdata_reg[23]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64856/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     271    (-,-) 
  g64506/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63516/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62428/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[23]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1362: MET (44 ps) Setup Check with Pin mem_wdata_reg[22]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64856/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     271    (-,-) 
  g64652/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63520/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62426/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[22]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1363: MET (44 ps) Setup Check with Pin mem_wdata_reg[21]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64856/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     271    (-,-) 
  g63598/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63524/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62422/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[21]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1364: MET (44 ps) Setup Check with Pin mem_wdata_reg[20]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64856/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     271    (-,-) 
  g63864/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63529/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62418/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[20]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1365: MET (44 ps) Setup Check with Pin mem_wdata_reg[19]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64856/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     271    (-,-) 
  g64137/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63533/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62415/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[19]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1366: MET (44 ps) Setup Check with Pin mem_wdata_reg[18]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64856/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     271    (-,-) 
  g64310/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63538/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62357/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[18]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1367: MET (44 ps) Setup Check with Pin mem_wdata_reg[17]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64856/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     271    (-,-) 
  g64561/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63542/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62356/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[17]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1368: MET (44 ps) Setup Check with Pin mem_wdata_reg[16]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64856/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     271    (-,-) 
  g64283/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63545/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62352/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[16]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1369: MET (44 ps) Setup Check with Pin mem_wdata_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64867/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     271    (-,-) 
  g63817/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63548/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62349/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[15]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1370: MET (44 ps) Setup Check with Pin mem_wdata_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64867/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     271    (-,-) 
  g63933/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63551/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62341/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[14]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1371: MET (44 ps) Setup Check with Pin mem_wdata_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64867/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     271    (-,-) 
  g64031/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63555/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62338/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[13]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1372: MET (44 ps) Setup Check with Pin mem_wdata_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64867/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     271    (-,-) 
  g64392/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63559/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62335/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[12]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1373: MET (44 ps) Setup Check with Pin mem_wdata_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64867/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     271    (-,-) 
  g64838/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63564/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62333/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[11]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1374: MET (44 ps) Setup Check with Pin mem_wdata_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64867/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     271    (-,-) 
  g64728/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63567/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62331/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[10]/d  -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1375: MET (44 ps) Setup Check with Pin mem_wdata_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64867/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     271    (-,-) 
  g63790/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63571/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62330/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[9]/d   -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1376: MET (44 ps) Setup Check with Pin mem_wdata_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      44                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g64867/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     271    (-,-) 
  g64193/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     287    (-,-) 
  g63574/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     302    (-,-) 
  g62329/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     318    (-,-) 
  mem_wdata_reg[8]/d   -       -       R     unmapped_d_flop        1     -     -     0     318    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1377: MET (47 ps) Setup Check with Pin count_cycle_reg[16]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=      47                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z F     unmapped_or2        18 72.0     0    46     269    (-,-) 
  inc_add_1428_40/g698/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     284    (-,-) 
  inc_add_1428_40/g699/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     300    (-,-) 
  g69008/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     315    (-,-) 
  count_cycle_reg[16]/d  -       -       R     unmapped_d_flop      1    -     -     0     315    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1378: MET (50 ps) Setup Check with Pin decoded_imm_reg[10]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=      50                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64391/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     296    (-,-) 
  g63575/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     312    (-,-) 
  decoded_imm_reg[10]/d   -       -       R     unmapped_d_flop        1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1379: MET (50 ps) Setup Check with Pin decoded_imm_reg[9]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=      50                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64104/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     296    (-,-) 
  g63583/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     312    (-,-) 
  decoded_imm_reg[9]/d    -       -       R     unmapped_d_flop        1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1380: MET (50 ps) Setup Check with Pin decoded_imm_reg[8]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=      50                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g63977/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     296    (-,-) 
  g63584/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     312    (-,-) 
  decoded_imm_reg[8]/d    -       -       R     unmapped_d_flop        1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1381: MET (50 ps) Setup Check with Pin decoded_imm_reg[7]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=      50                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g63717/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     296    (-,-) 
  g63588/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     312    (-,-) 
  decoded_imm_reg[7]/d    -       -       R     unmapped_d_flop        1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1382: MET (50 ps) Setup Check with Pin decoded_imm_reg[6]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=      50                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64764/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     296    (-,-) 
  g63592/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     312    (-,-) 
  decoded_imm_reg[6]/d    -       -       R     unmapped_d_flop        1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1383: MET (50 ps) Setup Check with Pin decoded_imm_reg[5]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=      50                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g28464/z                (u)     in_0->z R     unmapped_or2           7 29.4     0    34     281    (-,-) 
  g64570/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     296    (-,-) 
  g63361/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     312    (-,-) 
  decoded_imm_reg[5]/d    -       -       R     unmapped_d_flop        1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1384: MET (54 ps) Setup Check with Pin mem_do_wdata_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_wdata_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=      54                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z           (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z           (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z           (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63578/z           (u)     in_1->z R     unmapped_nand2         4 16.8     0    25     273    (-,-) 
  g62519/z           (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     293    (-,-) 
  g61728/z           (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     308    (-,-) 
  mem_do_wdata_reg/d -       -       R     unmapped_d_flop        1    -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1385: MET (58 ps) Setup Check with Pin count_instr_reg[15]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=      58                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g784/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     242    (-,-) 
  inc_add_1559_34/g701/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     258    (-,-) 
  inc_add_1559_34/g702/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     273    (-,-) 
  g67297/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     289    (-,-) 
  g66847/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     304    (-,-) 
  count_instr_reg[15]/d  -       -       R     unmapped_d_flop        1    -     -     0     304    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1386: MET (58 ps) Setup Check with Pin count_instr_reg[14]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=      58                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g783/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     242    (-,-) 
  inc_add_1559_34/g704/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     258    (-,-) 
  inc_add_1559_34/g705/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     273    (-,-) 
  g67299/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     289    (-,-) 
  g66844/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     304    (-,-) 
  count_instr_reg[14]/d  -       -       R     unmapped_d_flop        1    -     -     0     304    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1387: MET (58 ps) Setup Check with Pin count_instr_reg[13]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=      58                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g781/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     242    (-,-) 
  inc_add_1559_34/g707/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     258    (-,-) 
  inc_add_1559_34/g708/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     273    (-,-) 
  g67302/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     289    (-,-) 
  g66834/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     304    (-,-) 
  count_instr_reg[13]/d  -       -       R     unmapped_d_flop        1    -     -     0     304    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1388: MET (58 ps) Setup Check with Pin count_instr_reg[12]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=      58                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g790/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     242    (-,-) 
  inc_add_1559_34/g710/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     258    (-,-) 
  inc_add_1559_34/g711/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     273    (-,-) 
  g67305/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     289    (-,-) 
  g66823/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     304    (-,-) 
  count_instr_reg[12]/d  -       -       R     unmapped_d_flop        1    -     -     0     304    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1389: MET (58 ps) Setup Check with Pin count_instr_reg[11]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=      58                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g791/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     242    (-,-) 
  inc_add_1559_34/g713/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     258    (-,-) 
  inc_add_1559_34/g714/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     273    (-,-) 
  g67309/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     289    (-,-) 
  g66812/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     304    (-,-) 
  count_instr_reg[11]/d  -       -       R     unmapped_d_flop        1    -     -     0     304    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1390: MET (58 ps) Setup Check with Pin count_instr_reg[10]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=      58                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g780/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     242    (-,-) 
  inc_add_1559_34/g716/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     258    (-,-) 
  inc_add_1559_34/g717/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     273    (-,-) 
  g67311/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     289    (-,-) 
  g66801/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     304    (-,-) 
  count_instr_reg[10]/d  -       -       R     unmapped_d_flop        1    -     -     0     304    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1391: MET (58 ps) Setup Check with Pin count_instr_reg[9]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=      58                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g768/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     242    (-,-) 
  inc_add_1559_34/g719/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     258    (-,-) 
  inc_add_1559_34/g720/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     273    (-,-) 
  g67313/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     289    (-,-) 
  g66798/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     304    (-,-) 
  count_instr_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0     304    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1392: MET (58 ps) Setup Check with Pin count_instr_reg[8]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=      58                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1559_34/g766/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     238    (-,-) 
  inc_add_1559_34/g767/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     254    (-,-) 
  count_instr_reg[8]/d   -       -       R     unmapped_d_flop      1    -     -     0     254    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1393: MET (59 ps) Setup Check with Pin instr_rdinstr_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdinstr_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     303                  
             Slack:=      59                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68661/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     203    (-,-) 
  g68067/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     218    (-,-) 
  g67647/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     234    (-,-) 
  g66479/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     249    (-,-) 
  g64626/z                (u)     in_1->z F     unmapped_or2           3 12.0     0    22     272    (-,-) 
  g63113/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     287    (-,-) 
  g62701/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     303    (-,-) 
  instr_rdinstr_reg/d     -       -       R     unmapped_d_flop        1    -     -     0     303    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1394: MET (59 ps) Setup Check with Pin instr_rdcycle_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdcycle_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     303                  
             Slack:=      59                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68661/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     203    (-,-) 
  g68067/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     218    (-,-) 
  g67647/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     234    (-,-) 
  g66479/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     249    (-,-) 
  g64626/z                (u)     in_1->z F     unmapped_or2           3 12.0     0    22     272    (-,-) 
  g63108/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     287    (-,-) 
  g62704/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     303    (-,-) 
  instr_rdcycle_reg/d     -       -       R     unmapped_d_flop        1    -     -     0     303    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1395: MET (68 ps) Setup Check with Pin instr_xor_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/clk
          Clock: (R) clk
       Endpoint: (R) instr_xor_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=      68                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g68681/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     144    (-,-) 
  g68046/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     169    (-,-) 
  g67804/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     195    (-,-) 
  g64865/z                (u)     in_0->z F     unmapped_complex2      7 28.0     0    34     229    (-,-) 
  g69078/z                (u)     in_0->z R     unmapped_nor2          1  4.2     0    16     244    (-,-) 
  instr_xor_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     244    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1396: MET (68 ps) Setup Check with Pin instr_sltu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/clk
          Clock: (R) clk
       Endpoint: (R) instr_sltu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=      68                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g68681/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     144    (-,-) 
  g68046/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     169    (-,-) 
  g67804/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     195    (-,-) 
  g64865/z                (u)     in_0->z F     unmapped_complex2      7 28.0     0    34     229    (-,-) 
  g69080/z                (u)     in_1->z R     unmapped_nor2          1  4.2     0    16     244    (-,-) 
  instr_sltu_reg/d        -       -       R     unmapped_d_flop        1    -     -     0     244    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1397: MET (68 ps) Setup Check with Pin instr_slt_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/clk
          Clock: (R) clk
       Endpoint: (R) instr_slt_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=      68                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g68681/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     144    (-,-) 
  g68046/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     169    (-,-) 
  g67804/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     195    (-,-) 
  g64865/z                (u)     in_0->z F     unmapped_complex2      7 28.0     0    34     229    (-,-) 
  g69079/z                (u)     in_0->z R     unmapped_nor2          1  4.2     0    16     244    (-,-) 
  instr_slt_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     244    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1398: MET (68 ps) Setup Check with Pin instr_or_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/clk
          Clock: (R) clk
       Endpoint: (R) instr_or_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=      68                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g68681/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     144    (-,-) 
  g68046/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     169    (-,-) 
  g67804/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     195    (-,-) 
  g64865/z                (u)     in_0->z F     unmapped_complex2      7 28.0     0    34     229    (-,-) 
  g69077/z                (u)     in_0->z R     unmapped_nor2          1  4.2     0    16     244    (-,-) 
  instr_or_reg/d          -       -       R     unmapped_d_flop        1    -     -     0     244    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1399: MET (68 ps) Setup Check with Pin instr_and_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/clk
          Clock: (R) clk
       Endpoint: (R) instr_and_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=      68                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g68681/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     144    (-,-) 
  g68046/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     169    (-,-) 
  g67804/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     195    (-,-) 
  g64865/z                (u)     in_0->z F     unmapped_complex2      7 28.0     0    34     229    (-,-) 
  g69083/z                (u)     in_0->z R     unmapped_nor2          1  4.2     0    16     244    (-,-) 
  instr_and_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     244    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1400: MET (68 ps) Setup Check with Pin instr_add_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/clk
          Clock: (R) clk
       Endpoint: (R) instr_add_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=      68                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g68681/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     144    (-,-) 
  g68046/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     169    (-,-) 
  g67804/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     195    (-,-) 
  g64865/z                (u)     in_0->z F     unmapped_complex2      7 28.0     0    34     229    (-,-) 
  g69082/z                (u)     in_0->z R     unmapped_nor2          1  4.2     0    16     244    (-,-) 
  instr_add_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     244    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1401: MET (69 ps) Setup Check with Pin decoded_imm_reg[11]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=      69                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g65508/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     262    (-,-) 
  g64143/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     278    (-,-) 
  g63552/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  decoded_imm_reg[11]/d   -       -       R     unmapped_d_flop        1    -     -     0     293    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1402: MET (69 ps) Setup Check with Pin decoded_imm_reg[4]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=      69                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g66625/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     262    (-,-) 
  g64169/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     278    (-,-) 
  g63093/z                (u)     in_1->z R     unmapped_or2           1  4.2     0    16     293    (-,-) 
  decoded_imm_reg[4]/d    -       -       R     unmapped_d_flop        1    -     -     0     293    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1403: MET (69 ps) Setup Check with Pin decoded_imm_reg[3]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=      69                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g66690/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     262    (-,-) 
  g64110/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     278    (-,-) 
  g63087/z                (u)     in_1->z R     unmapped_or2           1  4.2     0    16     293    (-,-) 
  decoded_imm_reg[3]/d    -       -       R     unmapped_d_flop        1    -     -     0     293    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1404: MET (69 ps) Setup Check with Pin decoded_imm_reg[2]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=      69                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g66755/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     262    (-,-) 
  g64054/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     278    (-,-) 
  g63081/z                (u)     in_1->z R     unmapped_or2           1  4.2     0    16     293    (-,-) 
  decoded_imm_reg[2]/d    -       -       R     unmapped_d_flop        1    -     -     0     293    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1405: MET (69 ps) Setup Check with Pin decoded_imm_reg[1]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=      69                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g66817/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     262    (-,-) 
  g64004/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     278    (-,-) 
  g63075/z                (u)     in_1->z R     unmapped_or2           1  4.2     0    16     293    (-,-) 
  decoded_imm_reg[1]/d    -       -       R     unmapped_d_flop        1    -     -     0     293    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1406: MET (71 ps) Setup Check with Pin alu_out_q_reg[2]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/q    (u)     clk->q  F     unmapped_d_flop       17 64.3     0   144     144    (-,-) 
  sub_1235_38_g487/z  (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     173    (-,-) 
  sub_1235_38_g1471/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     188    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     214    (-,-) 
  sub_1235_38_g1391/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     229    (-,-) 
  sub_1235_38_g1392/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     244    (-,-) 
  g69177/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     260    (-,-) 
  g64495/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  g62861/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     291    (-,-) 
  alu_out_q_reg[2]/d  -       -       R     unmapped_d_flop        1    -     -     0     291    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1407: MET (71 ps) Setup Check with Pin reg_pc_reg[31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31500/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31402/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68032/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67590/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[31]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1408: MET (71 ps) Setup Check with Pin reg_pc_reg[30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31502/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31400/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68030/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67586/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[30]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1409: MET (71 ps) Setup Check with Pin reg_pc_reg[29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31490/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31414/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68027/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67583/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[29]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1410: MET (71 ps) Setup Check with Pin reg_pc_reg[28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31482/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31422/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68024/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67577/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[28]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1411: MET (71 ps) Setup Check with Pin reg_pc_reg[27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31481/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31425/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68022/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67574/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[27]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1412: MET (71 ps) Setup Check with Pin reg_pc_reg[26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31476/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31429/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68020/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67569/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[26]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1413: MET (71 ps) Setup Check with Pin reg_pc_reg[25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31471/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31432/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68017/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67566/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[25]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1414: MET (71 ps) Setup Check with Pin reg_pc_reg[24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31469/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31437/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68014/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67562/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[24]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1415: MET (71 ps) Setup Check with Pin reg_pc_reg[23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31463/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31444/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68011/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67557/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[23]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1416: MET (71 ps) Setup Check with Pin reg_pc_reg[22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31458/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31446/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68009/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67553/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[22]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1417: MET (71 ps) Setup Check with Pin reg_pc_reg[21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31456/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31447/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68007/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67551/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[21]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1418: MET (71 ps) Setup Check with Pin reg_pc_reg[20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31452/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31448/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68005/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67546/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[20]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1419: MET (71 ps) Setup Check with Pin reg_pc_reg[19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31498/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31403/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68001/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67543/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[19]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1420: MET (71 ps) Setup Check with Pin reg_pc_reg[18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31495/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31408/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67999/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67539/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[18]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1421: MET (71 ps) Setup Check with Pin reg_pc_reg[17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31524/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31443/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67997/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[17]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1422: MET (71 ps) Setup Check with Pin reg_pc_reg[16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31521/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31426/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67994/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67531/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[16]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1423: MET (71 ps) Setup Check with Pin reg_pc_reg[15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31453/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31450/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67991/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67527/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[15]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1424: MET (71 ps) Setup Check with Pin reg_pc_reg[14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31464/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31441/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67989/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67521/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[14]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1425: MET (71 ps) Setup Check with Pin reg_pc_reg[13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31468/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31438/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67987/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67518/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[13]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1426: MET (71 ps) Setup Check with Pin reg_pc_reg[12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31465/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31439/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67985/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67515/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[12]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1427: MET (71 ps) Setup Check with Pin reg_pc_reg[11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31459/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31445/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67983/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67511/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[11]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1428: MET (71 ps) Setup Check with Pin reg_pc_reg[10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31509/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31389/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67981/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67508/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[10]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1429: MET (71 ps) Setup Check with Pin reg_pc_reg[9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31483/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31419/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67978/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67504/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[9]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1430: MET (71 ps) Setup Check with Pin reg_pc_reg[8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31477/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31428/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67975/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67499/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[8]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1431: MET (71 ps) Setup Check with Pin reg_pc_reg[7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31503/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31395/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67973/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67494/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[7]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1432: MET (71 ps) Setup Check with Pin reg_pc_reg[6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31489/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31415/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67970/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67491/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[6]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1433: MET (71 ps) Setup Check with Pin reg_pc_reg[5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31515/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31396/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67965/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67484/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[5]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1434: MET (71 ps) Setup Check with Pin reg_pc_reg[4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31493/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31405/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67963/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67479/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[4]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1435: MET (71 ps) Setup Check with Pin reg_pc_reg[3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31488/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31424/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67961/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67474/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[3]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1436: MET (71 ps) Setup Check with Pin reg_pc_reg[2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31516/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31421/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67958/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67471/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[2]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1437: MET (71 ps) Setup Check with Pin reg_pc_reg[1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      71                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g31869/z               (u)     in_0->z F     unmapped_nand2        66 264.0     0    66     222    (-,-) 
  g31526/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     238    (-,-) 
  g31413/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67956/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g67467/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[1]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1438: MET (72 ps) Setup Check with Pin is_sll_srl_sra_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/clk
          Clock: (R) clk
       Endpoint: (R) is_sll_srl_sra_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      72                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g68681/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     144    (-,-) 
  g68046/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     169    (-,-) 
  g67804/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     195    (-,-) 
  g64865/z                (u)     in_0->z F     unmapped_complex2      7 28.0     0    34     229    (-,-) 
  g64126/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     244    (-,-) 
  g63590/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     260    (-,-) 
  g62601/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     275    (-,-) 
  g61971/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     291    (-,-) 
  is_sll_srl_sra_reg/d    -       -       R     unmapped_d_flop        1    -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1439: MET (73 ps) Setup Check with Pin count_cycle_reg[15]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     289                  
             Slack:=      73                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g784/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     242    (-,-) 
  inc_add_1428_40/g701/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     258    (-,-) 
  inc_add_1428_40/g702/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     273    (-,-) 
  g69007/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     289    (-,-) 
  count_cycle_reg[15]/d  -       -       R     unmapped_d_flop      1    -     -     0     289    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1440: MET (73 ps) Setup Check with Pin count_cycle_reg[14]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     289                  
             Slack:=      73                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g783/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     242    (-,-) 
  inc_add_1428_40/g704/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     258    (-,-) 
  inc_add_1428_40/g705/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     273    (-,-) 
  g69006/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     289    (-,-) 
  count_cycle_reg[14]/d  -       -       R     unmapped_d_flop      1    -     -     0     289    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1441: MET (73 ps) Setup Check with Pin count_cycle_reg[13]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     289                  
             Slack:=      73                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g781/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     242    (-,-) 
  inc_add_1428_40/g707/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     258    (-,-) 
  inc_add_1428_40/g708/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     273    (-,-) 
  g69005/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     289    (-,-) 
  count_cycle_reg[13]/d  -       -       R     unmapped_d_flop      1    -     -     0     289    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1442: MET (73 ps) Setup Check with Pin count_cycle_reg[12]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     289                  
             Slack:=      73                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g790/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     242    (-,-) 
  inc_add_1428_40/g710/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     258    (-,-) 
  inc_add_1428_40/g711/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     273    (-,-) 
  g69004/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     289    (-,-) 
  count_cycle_reg[12]/d  -       -       R     unmapped_d_flop      1    -     -     0     289    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1443: MET (73 ps) Setup Check with Pin count_cycle_reg[11]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     289                  
             Slack:=      73                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g791/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     242    (-,-) 
  inc_add_1428_40/g713/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     258    (-,-) 
  inc_add_1428_40/g714/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     273    (-,-) 
  g69003/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     289    (-,-) 
  count_cycle_reg[11]/d  -       -       R     unmapped_d_flop      1    -     -     0     289    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1444: MET (73 ps) Setup Check with Pin count_cycle_reg[10]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     289                  
             Slack:=      73                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g780/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     242    (-,-) 
  inc_add_1428_40/g716/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     258    (-,-) 
  inc_add_1428_40/g717/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     273    (-,-) 
  g69002/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     289    (-,-) 
  count_cycle_reg[10]/d  -       -       R     unmapped_d_flop      1    -     -     0     289    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1445: MET (73 ps) Setup Check with Pin count_cycle_reg[9]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     289                  
             Slack:=      73                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2          10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g768/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     242    (-,-) 
  inc_add_1428_40/g719/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     258    (-,-) 
  inc_add_1428_40/g720/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     273    (-,-) 
  g69001/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     289    (-,-) 
  count_cycle_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0     289    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1446: MET (77 ps) Setup Check with Pin count_instr_reg[7]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     235                  
             Slack:=      77                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g795/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     204    (-,-) 
  inc_add_1559_34/g750/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     220    (-,-) 
  inc_add_1559_34/g751/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     235    (-,-) 
  count_instr_reg[7]/d   -       -       R     unmapped_d_flop      1    -     -     0     235    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1447: MET (77 ps) Setup Check with Pin count_instr_reg[6]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     235                  
             Slack:=      77                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g782/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     204    (-,-) 
  inc_add_1559_34/g753/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     220    (-,-) 
  inc_add_1559_34/g754/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     235    (-,-) 
  count_instr_reg[6]/d   -       -       R     unmapped_d_flop      1    -     -     0     235    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1448: MET (77 ps) Setup Check with Pin count_instr_reg[5]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     235                  
             Slack:=      77                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g760/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     204    (-,-) 
  inc_add_1559_34/g693/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     220    (-,-) 
  inc_add_1559_34/g694/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     235    (-,-) 
  count_instr_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0     235    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1449: MET (79 ps) Setup Check with Pin decoder_pseudo_trigger_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoder_pseudo_trigger_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     283                  
             Slack:=      79                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk            -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q              (u)     clk->q  R     unmapped_d_flop        3  8.7     0   120     120    (-,-) 
  g68798/z                     (u)     in_0->z F     unmapped_nand2        19 76.0     0    46     166    (-,-) 
  g67885/z                     (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     182    (-,-) 
  g67681/z                     (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     197    (-,-) 
  g64846/z                     (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     220    (-,-) 
  g64718/z                     (u)     in_0->z F     unmapped_nand2         5 20.0     0    28     248    (-,-) 
  g63585/z                     (u)     in_0->z F     unmapped_or2           2  8.0     0    20     267    (-,-) 
  g69084/z                     (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     283    (-,-) 
  decoder_pseudo_trigger_reg/d -       -       R     unmapped_d_flop        1    -     -     0     283    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1450: MET (80 ps) Setup Check with Pin latched_rd_reg[4]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     249                  
             Slack:=      80                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q     (u)     clk->q  R     unmapped_d_flop       41 172.2     0   158     158    (-,-) 
  g68709/z               (u)     in_1->z F     unmapped_nand2         7  28.0     0    34     192    (-,-) 
  g68247/z               (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     211    (-,-) 
  g67345/z               (u)     in_0->z R     unmapped_nand2         5  42.0     0    38     249    (-,-) 
  latched_rd_reg[4]/sena -       -       R     unmapped_d_flop        5     -     -     0     249    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1451: MET (80 ps) Setup Check with Pin latched_rd_reg[3]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     249                  
             Slack:=      80                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q     (u)     clk->q  R     unmapped_d_flop       41 172.2     0   158     158    (-,-) 
  g68709/z               (u)     in_1->z F     unmapped_nand2         7  28.0     0    34     192    (-,-) 
  g68247/z               (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     211    (-,-) 
  g67345/z               (u)     in_0->z R     unmapped_nand2         5  42.0     0    38     249    (-,-) 
  latched_rd_reg[3]/sena -       -       R     unmapped_d_flop        5     -     -     0     249    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1452: MET (80 ps) Setup Check with Pin latched_rd_reg[2]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     249                  
             Slack:=      80                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q     (u)     clk->q  R     unmapped_d_flop       41 172.2     0   158     158    (-,-) 
  g68709/z               (u)     in_1->z F     unmapped_nand2         7  28.0     0    34     192    (-,-) 
  g68247/z               (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     211    (-,-) 
  g67345/z               (u)     in_0->z R     unmapped_nand2         5  42.0     0    38     249    (-,-) 
  latched_rd_reg[2]/sena -       -       R     unmapped_d_flop        5     -     -     0     249    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1453: MET (80 ps) Setup Check with Pin latched_rd_reg[1]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     249                  
             Slack:=      80                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q     (u)     clk->q  R     unmapped_d_flop       41 172.2     0   158     158    (-,-) 
  g68709/z               (u)     in_1->z F     unmapped_nand2         7  28.0     0    34     192    (-,-) 
  g68247/z               (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     211    (-,-) 
  g67345/z               (u)     in_0->z R     unmapped_nand2         5  42.0     0    38     249    (-,-) 
  latched_rd_reg[1]/sena -       -       R     unmapped_d_flop        5     -     -     0     249    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1454: MET (80 ps) Setup Check with Pin latched_rd_reg[0]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     249                  
             Slack:=      80                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q     (u)     clk->q  R     unmapped_d_flop       41 172.2     0   158     158    (-,-) 
  g68709/z               (u)     in_1->z F     unmapped_nand2         7  28.0     0    34     192    (-,-) 
  g68247/z               (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     211    (-,-) 
  g67345/z               (u)     in_0->z R     unmapped_nand2         5  42.0     0    38     249    (-,-) 
  latched_rd_reg[0]/sena -       -       R     unmapped_d_flop        5     -     -     0     249    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1455: MET (84 ps) Setup Check with Pin decoded_imm_reg[0]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=      84                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g67529/z                (u)     in_0->z R     unmapped_nand2         7 29.4     0    34     247    (-,-) 
  g66573/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     262    (-,-) 
  g64172/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     278    (-,-) 
  decoded_imm_reg[0]/d    -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1456: MET (87 ps) Setup Check with Pin instr_sub_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sub_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=      87                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68673/z                (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     203    (-,-) 
  g68055/z                (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     228    (-,-) 
  g67386/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     244    (-,-) 
  g66456/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     259    (-,-) 
  g64250/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     275    (-,-) 
  instr_sub_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     275    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1457: MET (87 ps) Setup Check with Pin instr_srl_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_srl_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=      87                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68673/z                (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     203    (-,-) 
  g68055/z                (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     228    (-,-) 
  g67407/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     244    (-,-) 
  g66400/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     259    (-,-) 
  g64326/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     275    (-,-) 
  instr_srl_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     275    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1458: MET (87 ps) Setup Check with Pin instr_sll_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sll_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=      87                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68673/z                (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     203    (-,-) 
  g68055/z                (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     228    (-,-) 
  g67396/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     244    (-,-) 
  g66445/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     259    (-,-) 
  g64274/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     275    (-,-) 
  instr_sll_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     275    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1459: MET (92 ps) Setup Check with Pin mem_state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     270                  
             Slack:=      92                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  F     unmapped_d_flop        3  8.3     0   120     120    (-,-) 
  g68798/z           (u)     in_0->z R     unmapped_nand2        19 79.8     0    46     166    (-,-) 
  g68087/z           (u)     in_0->z R     unmapped_or2           2  8.4     0    20     186    (-,-) 
  g43402/z           (u)     in_0->z R     unmapped_or2           1  4.2     0    16     201    (-,-) 
  g64843/z           (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     217    (-,-) 
  g63990/z           (u)     in_0->z F     unmapped_complex2      3 12.0     0    22     239    (-,-) 
  g63345/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     255    (-,-) 
  g62525/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     270    (-,-) 
  mem_state_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1460: MET (93 ps) Setup Check with Pin count_cycle_reg[8]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=      93                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g819/z (u)     in_0->z F     unmapped_or2        10 40.0     0    38     223    (-,-) 
  inc_add_1428_40/g766/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     238    (-,-) 
  inc_add_1428_40/g767/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     254    (-,-) 
  g69000/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     269    (-,-) 
  count_cycle_reg[8]/d   -       -       R     unmapped_d_flop      1    -     -     0     269    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1461: MET (94 ps) Setup Check with Pin mem_wdata_reg[31]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=      94                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14 56.0     0   142     142    (-,-) 
  g31911/z                (u)     in_1->z F     unmapped_or2          22 88.0     0    49     191    (-,-) 
  g69129/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     207    (-,-) 
  g67882/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     222    (-,-) 
  g67355/z                (u)     in_0->z R     unmapped_complex2      2  4.5     0    16     238    (-,-) 
  g66641/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     253    (-,-) 
  g63664/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     269    (-,-) 
  mem_wdata_reg[31]/d     -       -       R     unmapped_d_flop        1    -     -     0     269    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1462: MET (94 ps) Setup Check with Pin mem_wdata_reg[30]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=      94                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14 56.0     0   142     142    (-,-) 
  g31911/z                (u)     in_1->z F     unmapped_or2          22 88.0     0    49     191    (-,-) 
  g69132/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     207    (-,-) 
  g67877/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     222    (-,-) 
  g67348/z                (u)     in_0->z R     unmapped_complex2      2  4.5     0    16     238    (-,-) 
  g66663/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     253    (-,-) 
  g63704/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     269    (-,-) 
  mem_wdata_reg[30]/d     -       -       R     unmapped_d_flop        1    -     -     0     269    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1463: MET (94 ps) Setup Check with Pin mem_wdata_reg[29]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=      94                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14 56.0     0   142     142    (-,-) 
  g31911/z                (u)     in_1->z F     unmapped_or2          22 88.0     0    49     191    (-,-) 
  g69135/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     207    (-,-) 
  g67874/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     222    (-,-) 
  g67343/z                (u)     in_0->z R     unmapped_complex2      2  4.5     0    16     238    (-,-) 
  g66680/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     253    (-,-) 
  g63744/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     269    (-,-) 
  mem_wdata_reg[29]/d     -       -       R     unmapped_d_flop        1    -     -     0     269    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1464: MET (94 ps) Setup Check with Pin mem_wdata_reg[28]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=      94                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14 56.0     0   142     142    (-,-) 
  g31911/z                (u)     in_1->z F     unmapped_or2          22 88.0     0    49     191    (-,-) 
  g69138/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     207    (-,-) 
  g67870/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     222    (-,-) 
  g67337/z                (u)     in_0->z R     unmapped_complex2      2  4.5     0    16     238    (-,-) 
  g66702/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     253    (-,-) 
  g63797/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     269    (-,-) 
  mem_wdata_reg[28]/d     -       -       R     unmapped_d_flop        1    -     -     0     269    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1465: MET (94 ps) Setup Check with Pin mem_wdata_reg[27]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=      94                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14 56.0     0   142     142    (-,-) 
  g31911/z                (u)     in_1->z F     unmapped_or2          22 88.0     0    49     191    (-,-) 
  g69141/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     207    (-,-) 
  g67866/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     222    (-,-) 
  g67332/z                (u)     in_0->z R     unmapped_complex2      2  4.5     0    16     238    (-,-) 
  g66723/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     253    (-,-) 
  g63828/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     269    (-,-) 
  mem_wdata_reg[27]/d     -       -       R     unmapped_d_flop        1    -     -     0     269    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1466: MET (94 ps) Setup Check with Pin mem_wdata_reg[26]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=      94                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14 56.0     0   142     142    (-,-) 
  g31911/z                (u)     in_1->z F     unmapped_or2          22 88.0     0    49     191    (-,-) 
  g69144/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     207    (-,-) 
  g67863/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     222    (-,-) 
  g67326/z                (u)     in_0->z R     unmapped_complex2      2  4.5     0    16     238    (-,-) 
  g66745/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     253    (-,-) 
  g63874/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     269    (-,-) 
  mem_wdata_reg[26]/d     -       -       R     unmapped_d_flop        1    -     -     0     269    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1467: MET (94 ps) Setup Check with Pin mem_wdata_reg[25]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=      94                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14 56.0     0   142     142    (-,-) 
  g31911/z                (u)     in_1->z F     unmapped_or2          22 88.0     0    49     191    (-,-) 
  g69147/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     207    (-,-) 
  g67860/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     222    (-,-) 
  g67322/z                (u)     in_0->z R     unmapped_complex2      2  4.5     0    16     238    (-,-) 
  g66762/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     253    (-,-) 
  g63919/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     269    (-,-) 
  mem_wdata_reg[25]/d     -       -       R     unmapped_d_flop        1    -     -     0     269    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1468: MET (94 ps) Setup Check with Pin mem_wdata_reg[24]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=      94                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14 56.0     0   142     142    (-,-) 
  g31911/z                (u)     in_1->z F     unmapped_or2          22 88.0     0    49     191    (-,-) 
  g69150/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     207    (-,-) 
  g67857/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     222    (-,-) 
  g67315/z                (u)     in_0->z R     unmapped_complex2      2  4.5     0    16     238    (-,-) 
  g66784/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     253    (-,-) 
  g63968/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     269    (-,-) 
  mem_wdata_reg[24]/d     -       -       R     unmapped_d_flop        1    -     -     0     269    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1469: MET (96 ps) Setup Check with Pin mem_wdata_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=      96                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g66563/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64752/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  mem_wdata_reg[7]/d   -       -       R     unmapped_d_flop        1     -     -     0     266    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1470: MET (96 ps) Setup Check with Pin mem_wdata_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=      96                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g66553/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64739/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  mem_wdata_reg[6]/d   -       -       R     unmapped_d_flop        1     -     -     0     266    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1471: MET (96 ps) Setup Check with Pin mem_wdata_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=      96                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g66543/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64719/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  mem_wdata_reg[5]/d   -       -       R     unmapped_d_flop        1     -     -     0     266    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1472: MET (96 ps) Setup Check with Pin mem_wdata_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=      96                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g66541/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64707/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  mem_wdata_reg[4]/d   -       -       R     unmapped_d_flop        1     -     -     0     266    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1473: MET (96 ps) Setup Check with Pin mem_wdata_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=      96                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g66532/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64689/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  mem_wdata_reg[3]/d   -       -       R     unmapped_d_flop        1     -     -     0     266    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1474: MET (96 ps) Setup Check with Pin mem_wdata_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=      96                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g66522/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64668/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  mem_wdata_reg[2]/d   -       -       R     unmapped_d_flop        1     -     -     0     266    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1475: MET (96 ps) Setup Check with Pin mem_wdata_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=      96                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g66512/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64657/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  mem_wdata_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     266    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1476: MET (96 ps) Setup Check with Pin mem_wdata_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=      96                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g68985/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     154    (-,-) 
  g67966/z             (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     173    (-,-) 
  g67513/z             (u)     in_0->z F     unmapped_or2          54 216.0     0    62     235    (-,-) 
  g66502/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64637/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  mem_wdata_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     266    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1477: MET (96 ps) Setup Check with Pin is_slli_srli_srai_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_slli_srli_srai_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=      96                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g64868/z                (u)     in_0->z F     unmapped_or2           3 12.0     0    22     235    (-,-) 
  g64675/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  g62324/z                (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     266    (-,-) 
  is_slli_srli_srai_reg/d -       -       R     unmapped_d_flop        1    -     -     0     266    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1478: MET (96 ps) Setup Check with Pin instr_srli_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_srli_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=      96                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g64868/z                (u)     in_0->z F     unmapped_or2           3 12.0     0    22     235    (-,-) 
  g64249/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  g63580/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     266    (-,-) 
  instr_srli_reg/d        -       -       R     unmapped_d_flop        1    -     -     0     266    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1479: MET (96 ps) Setup Check with Pin instr_slli_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_slli_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=      96                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g64868/z                (u)     in_0->z F     unmapped_or2           3 12.0     0    22     235    (-,-) 
  g64446/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  g63582/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     266    (-,-) 
  instr_slli_reg/d        -       -       R     unmapped_d_flop        1    -     -     0     266    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1480: MET (96 ps) Setup Check with Pin count_instr_reg[4]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     216                  
             Slack:=      96                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1559_34/g787/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     200    (-,-) 
  inc_add_1559_34/g788/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     216    (-,-) 
  count_instr_reg[4]/d   -       -       R     unmapped_d_flop      1    -     -     0     216    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1481: MET (97 ps) Setup Check with Pin alu_out_q_reg[1]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     265                  
             Slack:=      97                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       19 72.3     0   146     146    (-,-) 
  add_1235_58_g1424/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     168    (-,-) 
  add_1235_58_g1361/z (u)     in_0->z R     unmapped_nand2         2  8.4     0    20     188    (-,-) 
  add_1235_58_g1314/z (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     203    (-,-) 
  add_1235_58_g1315/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     219    (-,-) 
  g69174/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     234    (-,-) 
  g64547/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     250    (-,-) 
  g62843/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     265    (-,-) 
  alu_out_q_reg[1]/d  -       -       R     unmapped_d_flop        1    -     -     0     265    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1482: MET (99 ps) Setup Check with Pin instr_srai_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/clk
          Clock: (R) clk
       Endpoint: (R) instr_srai_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=      99                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g68681/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     144    (-,-) 
  g68046/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     169    (-,-) 
  g67845/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     189    (-,-) 
  g64864/z                (u)     in_1->z F     unmapped_or2           4 16.0     0    25     214    (-,-) 
  g69081/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     230    (-,-) 
  instr_srai_reg/d        -       -       R     unmapped_d_flop        1    -     -     0     230    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1483: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[31]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[31]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[31]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1484: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[30]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[30]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[30]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1485: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[29]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[29]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[29]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1486: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[28]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[28]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[28]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1487: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[27]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[27]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[27]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1488: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[26]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[26]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[26]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1489: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[25]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[25]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[25]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1490: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[24]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[24]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[24]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1491: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[23]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[23]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[23]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1492: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[22]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[22]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[22]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1493: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[21]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[21]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[21]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1494: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[20]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[20]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[20]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1495: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[19]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[19]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[19]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1496: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[18]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[18]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[18]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1497: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[17]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[17]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[17]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1498: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[16]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[16]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[16]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1499: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[15]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[15]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[15]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1500: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[14]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[14]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[14]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1501: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[13]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[13]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[13]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1502: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[12]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[12]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[12]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1503: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[11]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[11]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[11]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1504: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[10]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[10]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q          (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                 (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                 (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[10]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1505: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[9]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[9]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[9]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1506: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[8]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[8]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[8]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1507: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[7]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[7]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1508: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[6]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[6]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1509: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[5]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[5]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1510: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[4]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[4]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1511: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[3]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[3]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1512: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[2]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[2]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1513: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[1]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[1]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1514: MET (102 ps) Setup Check with Pin mem_rdata_q_reg[0]/clk->sena
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     102                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop      3   8.7     0   120     120    (-,-) 
  g68798/z                (u)     in_0->z F     unmapped_nand2      19  76.0     0    46     166    (-,-) 
  g68860/z                (u)     in_0->z R     unmapped_not        32 268.8     0    61     227    (-,-) 
  mem_rdata_q_reg[0]/sena -       -       R     unmapped_d_flop     32     -     -     0     227    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1515: MET (103 ps) Setup Check with Pin instr_sra_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sra_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     259                  
             Slack:=     103                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68673/z                (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     203    (-,-) 
  g68055/z                (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     228    (-,-) 
  g64410/z                (u)     in_0->z F     unmapped_or2           1  4.0     0    16     244    (-,-) 
  g63577/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     259    (-,-) 
  instr_sra_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     259    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1516: MET (104 ps) Setup Check with Pin count_instr_reg[8]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[8]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     208                  
             Slack:=     104                  

#--------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk    -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q      (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g40969/z                (u)     in_1->z F     unmapped_nand2       4 16.0     0    25     168    (-,-) 
  g40971/z                (u)     in_0->z R     unmapped_not         9 75.6     0    41     208    (-,-) 
  count_instr_reg[8]/sena -       -       R     unmapped_d_flop      9    -     -     0     208    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1517: MET (104 ps) Setup Check with Pin count_instr_reg[7]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     208                  
             Slack:=     104                  

#--------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk    -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q      (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g40969/z                (u)     in_1->z F     unmapped_nand2       4 16.0     0    25     168    (-,-) 
  g40971/z                (u)     in_0->z R     unmapped_not         9 75.6     0    41     208    (-,-) 
  count_instr_reg[7]/sena -       -       R     unmapped_d_flop      9    -     -     0     208    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1518: MET (104 ps) Setup Check with Pin count_instr_reg[6]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     208                  
             Slack:=     104                  

#--------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk    -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q      (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g40969/z                (u)     in_1->z F     unmapped_nand2       4 16.0     0    25     168    (-,-) 
  g40971/z                (u)     in_0->z R     unmapped_not         9 75.6     0    41     208    (-,-) 
  count_instr_reg[6]/sena -       -       R     unmapped_d_flop      9    -     -     0     208    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1519: MET (104 ps) Setup Check with Pin count_instr_reg[5]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     208                  
             Slack:=     104                  

#--------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk    -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q      (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g40969/z                (u)     in_1->z F     unmapped_nand2       4 16.0     0    25     168    (-,-) 
  g40971/z                (u)     in_0->z R     unmapped_not         9 75.6     0    41     208    (-,-) 
  count_instr_reg[5]/sena -       -       R     unmapped_d_flop      9    -     -     0     208    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1520: MET (104 ps) Setup Check with Pin count_instr_reg[4]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     208                  
             Slack:=     104                  

#--------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk    -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q      (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g40969/z                (u)     in_1->z F     unmapped_nand2       4 16.0     0    25     168    (-,-) 
  g40971/z                (u)     in_0->z R     unmapped_not         9 75.6     0    41     208    (-,-) 
  count_instr_reg[4]/sena -       -       R     unmapped_d_flop      9    -     -     0     208    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1521: MET (104 ps) Setup Check with Pin count_instr_reg[3]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     208                  
             Slack:=     104                  

#--------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk    -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q      (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g40969/z                (u)     in_1->z F     unmapped_nand2       4 16.0     0    25     168    (-,-) 
  g40971/z                (u)     in_0->z R     unmapped_not         9 75.6     0    41     208    (-,-) 
  count_instr_reg[3]/sena -       -       R     unmapped_d_flop      9    -     -     0     208    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1522: MET (104 ps) Setup Check with Pin count_instr_reg[2]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     208                  
             Slack:=     104                  

#--------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk    -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q      (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g40969/z                (u)     in_1->z F     unmapped_nand2       4 16.0     0    25     168    (-,-) 
  g40971/z                (u)     in_0->z R     unmapped_not         9 75.6     0    41     208    (-,-) 
  count_instr_reg[2]/sena -       -       R     unmapped_d_flop      9    -     -     0     208    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1523: MET (104 ps) Setup Check with Pin count_instr_reg[1]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     208                  
             Slack:=     104                  

#--------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk    -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q      (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g40969/z                (u)     in_1->z F     unmapped_nand2       4 16.0     0    25     168    (-,-) 
  g40971/z                (u)     in_0->z R     unmapped_not         9 75.6     0    41     208    (-,-) 
  count_instr_reg[1]/sena -       -       R     unmapped_d_flop      9    -     -     0     208    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1524: MET (104 ps) Setup Check with Pin count_instr_reg[0]/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     208                  
             Slack:=     104                  

#--------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk    -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q      (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g40969/z                (u)     in_1->z F     unmapped_nand2       4 16.0     0    25     168    (-,-) 
  g40971/z                (u)     in_0->z R     unmapped_not         9 75.6     0    41     208    (-,-) 
  count_instr_reg[0]/sena -       -       R     unmapped_d_flop      9    -     -     0     208    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1525: MET (108 ps) Setup Check with Pin count_instr_reg[3]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     204                  
             Slack:=     108                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g834/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     173    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     189    (-,-) 
  inc_add_1559_34/g811/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     204    (-,-) 
  count_instr_reg[3]/d   -       -       R     unmapped_d_flop        1    -     -     0     204    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1526: MET (109 ps) Setup Check with Pin instr_bne_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_bne_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     203                  
             Slack:=     109                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   131     131    (-,-) 
  g68785/z                (u)     in_1->z F     unmapped_complex2      5 20.0     0    28     160    (-,-) 
  g67899/z                (u)     in_0->z F     unmapped_or2           5 20.0     0    28     188    (-,-) 
  g69056/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     203    (-,-) 
  instr_bne_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     203    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1527: MET (109 ps) Setup Check with Pin instr_bge_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_bge_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     203                  
             Slack:=     109                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   131     131    (-,-) 
  g68785/z                (u)     in_1->z F     unmapped_complex2      5 20.0     0    28     160    (-,-) 
  g67893/z                (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     188    (-,-) 
  g69059/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     203    (-,-) 
  instr_bge_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     203    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1528: MET (111 ps) Setup Check with Pin count_cycle_reg[7]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     251                  
             Slack:=     111                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g795/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     204    (-,-) 
  inc_add_1428_40/g750/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     220    (-,-) 
  inc_add_1428_40/g751/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     235    (-,-) 
  g68999/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     251    (-,-) 
  count_cycle_reg[7]/d   -       -       R     unmapped_d_flop      1    -     -     0     251    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1529: MET (111 ps) Setup Check with Pin count_cycle_reg[6]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     251                  
             Slack:=     111                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g782/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     204    (-,-) 
  inc_add_1428_40/g753/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     220    (-,-) 
  inc_add_1428_40/g754/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     235    (-,-) 
  g68998/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     251    (-,-) 
  count_cycle_reg[6]/d   -       -       R     unmapped_d_flop      1    -     -     0     251    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1530: MET (111 ps) Setup Check with Pin count_cycle_reg[5]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     251                  
             Slack:=     111                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2           6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g760/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     204    (-,-) 
  inc_add_1428_40/g693/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     220    (-,-) 
  inc_add_1428_40/g694/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     235    (-,-) 
  g68997/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     251    (-,-) 
  count_cycle_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0     251    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1531: MET (112 ps) Setup Check with Pin instr_beq_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_beq_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     200                  
             Slack:=     112                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   131     131    (-,-) 
  g68787/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     151    (-,-) 
  g67890/z                (u)     in_0->z F     unmapped_or2           7 28.0     0    34     185    (-,-) 
  g69061/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     200    (-,-) 
  instr_beq_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     200    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1532: MET (112 ps) Setup Check with Pin instr_addi_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_addi_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     200                  
             Slack:=     112                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   131     131    (-,-) 
  g68787/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     151    (-,-) 
  g67890/z                (u)     in_0->z F     unmapped_or2           7 28.0     0    34     185    (-,-) 
  g69062/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     200    (-,-) 
  instr_addi_reg/d        -       -       R     unmapped_d_flop        1    -     -     0     200    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1533: MET (118 ps) Setup Check with Pin instr_slti_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_slti_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=     118                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g68789/z                (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     151    (-,-) 
  g67900/z                (u)     in_0->z F     unmapped_or2           5 20.0     0    28     179    (-,-) 
  g69068/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     195    (-,-) 
  instr_slti_reg/d        -       -       R     unmapped_d_flop        1    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1534: MET (118 ps) Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_jalr_addi_slti_sltiu_xori_ori_andi_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=     118                  

#------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk                     -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q                       (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                                    (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  g68837/z                                    (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     213    (-,-) 
  g68302/z                                    (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     228    (-,-) 
  g67463/z                                    (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     244    (-,-) 
  is_jalr_addi_slti_sltiu_xori_ori_andi_reg/d -       -       R     unmapped_d_flop        1    -     -     0     244    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1535: MET (120 ps) Setup Check with Pin latched_stalu_reg/clk->sena
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_stalu_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     193                  
             Slack:=     120                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q     (u)     clk->q  R     unmapped_d_flop       41 172.2     0   158     158    (-,-) 
  g68653/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     173    (-,-) 
  g68075/z               (u)     in_0->z R     unmapped_complex2      1   8.4     0    20     193    (-,-) 
  latched_stalu_reg/sena -       -       R     unmapped_d_flop        1     -     -     0     193    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1536: MET (121 ps) Setup Check with Pin instr_xori_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_xori_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     192                  
             Slack:=     121                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   131     131    (-,-) 
  g68787/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     151    (-,-) 
  g67896/z                (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     176    (-,-) 
  g69065/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     192    (-,-) 
  instr_xori_reg/d        -       -       R     unmapped_d_flop        1    -     -     0     192    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1537: MET (121 ps) Setup Check with Pin instr_blt_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_blt_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     192                  
             Slack:=     121                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   131     131    (-,-) 
  g68787/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     151    (-,-) 
  g67896/z                (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     176    (-,-) 
  g69058/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     192    (-,-) 
  instr_blt_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     192    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1538: MET (124 ps) Setup Check with Pin instr_ori_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_ori_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     189                  
             Slack:=     124                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g68789/z                (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     151    (-,-) 
  g67889/z                (u)     in_0->z F     unmapped_complex2      3 12.0     0    22     173    (-,-) 
  g69064/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     189    (-,-) 
  instr_ori_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     189    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1539: MET (124 ps) Setup Check with Pin instr_bltu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_bltu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     189                  
             Slack:=     124                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g68789/z                (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     151    (-,-) 
  g67889/z                (u)     in_0->z F     unmapped_complex2      3 12.0     0    22     173    (-,-) 
  g69057/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     189    (-,-) 
  instr_bltu_reg/d        -       -       R     unmapped_d_flop        1    -     -     0     189    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1540: MET (124 ps) Setup Check with Pin instr_bgeu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_bgeu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     189                  
             Slack:=     124                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g68856/z                (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     151    (-,-) 
  g68405/z                (u)     in_0->z F     unmapped_complex2      3 12.0     0    22     173    (-,-) 
  g69060/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     189    (-,-) 
  instr_bgeu_reg/d        -       -       R     unmapped_d_flop        1    -     -     0     189    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1541: MET (124 ps) Setup Check with Pin instr_andi_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_andi_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     189                  
             Slack:=     124                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g68856/z                (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     151    (-,-) 
  g68405/z                (u)     in_0->z F     unmapped_complex2      3 12.0     0    22     173    (-,-) 
  g69063/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     189    (-,-) 
  instr_andi_reg/d        -       -       R     unmapped_d_flop        1    -     -     0     189    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1542: MET (125 ps) Setup Check with Pin instr_xori_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_xori_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_xori_reg/sena     -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1543: MET (125 ps) Setup Check with Pin instr_xor_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_xor_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_xor_reg/sena      -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1544: MET (125 ps) Setup Check with Pin instr_sltu_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sltu_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_sltu_reg/sena     -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1545: MET (125 ps) Setup Check with Pin instr_sltiu_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sltiu_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_sltiu_reg/sena    -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1546: MET (125 ps) Setup Check with Pin instr_slti_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_slti_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_slti_reg/sena     -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1547: MET (125 ps) Setup Check with Pin instr_slt_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_slt_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_slt_reg/sena      -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1548: MET (125 ps) Setup Check with Pin instr_ori_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_ori_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_ori_reg/sena      -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1549: MET (125 ps) Setup Check with Pin instr_or_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_or_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_or_reg/sena       -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1550: MET (125 ps) Setup Check with Pin instr_bne_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bne_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_bne_reg/sena      -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1551: MET (125 ps) Setup Check with Pin instr_bltu_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bltu_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_bltu_reg/sena     -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1552: MET (125 ps) Setup Check with Pin instr_blt_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_blt_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_blt_reg/sena      -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1553: MET (125 ps) Setup Check with Pin instr_bgeu_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bgeu_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_bgeu_reg/sena     -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1554: MET (125 ps) Setup Check with Pin instr_bge_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bge_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_bge_reg/sena      -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1555: MET (125 ps) Setup Check with Pin instr_beq_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_beq_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_beq_reg/sena      -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1556: MET (125 ps) Setup Check with Pin instr_andi_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_andi_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_andi_reg/sena     -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1557: MET (125 ps) Setup Check with Pin instr_and_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_and_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_and_reg/sena      -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1558: MET (125 ps) Setup Check with Pin instr_addi_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_addi_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_addi_reg/sena     -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1559: MET (125 ps) Setup Check with Pin instr_add_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_add_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     125                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_add_reg/sena      -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1560: MET (126 ps) Setup Check with Pin instr_sh_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_sh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     203                  
             Slack:=     126                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   131     131    (-,-) 
  g68785/z                (u)     in_1->z F     unmapped_complex2      5 20.0     0    28     160    (-,-) 
  g67899/z                (u)     in_0->z F     unmapped_or2           5 20.0     0    28     188    (-,-) 
  g69069/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     203    (-,-) 
  instr_sh_reg/d          -       -       R     unmapped_d_flop        1    -     -     0     203    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1561: MET (126 ps) Setup Check with Pin instr_lhu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_lhu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     203                  
             Slack:=     126                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   131     131    (-,-) 
  g68785/z                (u)     in_1->z F     unmapped_complex2      5 20.0     0    28     160    (-,-) 
  g67893/z                (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     188    (-,-) 
  g69072/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     203    (-,-) 
  instr_lhu_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     203    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1562: MET (126 ps) Setup Check with Pin instr_lh_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_lh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     203                  
             Slack:=     126                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   131     131    (-,-) 
  g68785/z                (u)     in_1->z F     unmapped_complex2      5 20.0     0    28     160    (-,-) 
  g67899/z                (u)     in_0->z F     unmapped_or2           5 20.0     0    28     188    (-,-) 
  g69073/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     203    (-,-) 
  instr_lh_reg/d          -       -       R     unmapped_d_flop        1    -     -     0     203    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1563: MET (126 ps) Setup Check with Pin instr_sltiu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_sltiu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     186                  
             Slack:=     126                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g68856/z                (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     151    (-,-) 
  g68048/z                (u)     in_0->z F     unmapped_or2           2  8.0     0    20     170    (-,-) 
  g69074/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     186    (-,-) 
  instr_sltiu_reg/d       -       -       R     unmapped_d_flop        1    -     -     0     186    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1564: MET (128 ps) Setup Check with Pin count_instr_reg[2]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     185                  
             Slack:=     128                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     169    (-,-) 
  inc_add_1559_34/g848/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     185    (-,-) 
  count_instr_reg[2]/d   -       -       R     unmapped_d_flop      1    -     -     0     185    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1565: MET (129 ps) Setup Check with Pin instr_sb_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_sb_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     200                  
             Slack:=     129                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   131     131    (-,-) 
  g68787/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     151    (-,-) 
  g67890/z                (u)     in_0->z F     unmapped_or2           7 28.0     0    34     185    (-,-) 
  g69070/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     200    (-,-) 
  instr_sb_reg/d          -       -       R     unmapped_d_flop        1    -     -     0     200    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1566: MET (129 ps) Setup Check with Pin instr_lb_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_lb_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     200                  
             Slack:=     129                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   131     131    (-,-) 
  g68787/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     151    (-,-) 
  g67890/z                (u)     in_0->z F     unmapped_or2           7 28.0     0    34     185    (-,-) 
  g69055/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     200    (-,-) 
  instr_lb_reg/d          -       -       R     unmapped_d_flop        1    -     -     0     200    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1567: MET (131 ps) Setup Check with Pin count_cycle_reg[4]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     231                  
             Slack:=     131                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g850/z (u)     in_0->z F     unmapped_or2         6 24.0     0    31     185    (-,-) 
  inc_add_1428_40/g787/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     200    (-,-) 
  inc_add_1428_40/g788/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     216    (-,-) 
  g68996/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     231    (-,-) 
  count_cycle_reg[4]/d   -       -       R     unmapped_d_flop      1    -     -     0     231    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1568: MET (134 ps) Setup Check with Pin instr_sw_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_sw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=     134                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g68789/z                (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     151    (-,-) 
  g67900/z                (u)     in_0->z F     unmapped_or2           5 20.0     0    28     179    (-,-) 
  g69066/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     195    (-,-) 
  instr_sw_reg/d          -       -       R     unmapped_d_flop        1    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1569: MET (134 ps) Setup Check with Pin instr_lw_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_lw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=     134                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g68789/z                (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     151    (-,-) 
  g67900/z                (u)     in_0->z F     unmapped_or2           5 20.0     0    28     179    (-,-) 
  g69071/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     195    (-,-) 
  instr_lw_reg/d          -       -       R     unmapped_d_flop        1    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1570: MET (137 ps) Setup Check with Pin instr_lbu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) instr_lbu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     192                  
             Slack:=     137                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        6 24.0     0   131     131    (-,-) 
  g68787/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     151    (-,-) 
  g67896/z                (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     176    (-,-) 
  g69075/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     192    (-,-) 
  instr_lbu_reg/d         -       -       R     unmapped_d_flop        1    -     -     0     192    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1571: MET (142 ps) Setup Check with Pin instr_sw_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sw_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     142                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_sw_reg/sena       -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1572: MET (142 ps) Setup Check with Pin instr_srai_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_srai_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     142                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_srai_reg/sena     -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1573: MET (142 ps) Setup Check with Pin instr_sh_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sh_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     142                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_sh_reg/sena       -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1574: MET (142 ps) Setup Check with Pin instr_sb_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sb_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     142                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_sb_reg/sena       -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1575: MET (142 ps) Setup Check with Pin instr_lw_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lw_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     142                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_lw_reg/sena       -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1576: MET (142 ps) Setup Check with Pin instr_lhu_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lhu_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     142                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_lhu_reg/sena      -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1577: MET (142 ps) Setup Check with Pin instr_lh_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lh_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     142                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_lh_reg/sena       -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1578: MET (142 ps) Setup Check with Pin instr_lbu_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lbu_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     142                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_lbu_reg/sena      -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1579: MET (142 ps) Setup Check with Pin instr_lb_reg/clk->sena
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lb_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     142                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  instr_lb_reg/sena       -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1580: MET (142 ps) Setup Check with Pin count_cycle_reg[3]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=     142                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g834/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     173    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     189    (-,-) 
  inc_add_1428_40/g811/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     204    (-,-) 
  g68995/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     220    (-,-) 
  count_cycle_reg[3]/d   -       -       R     unmapped_d_flop        1    -     -     0     220    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1581: MET (142 ps) Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/clk->d
          Group: clk
     Startpoint: (R) instr_jal_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lui_auipc_jal_jalr_addi_add_sub_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      54                  
     Required Time:=     346                  
      Launch Clock:-       0                  
         Data Path:-     203                  
             Slack:=     142                  

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  instr_jal_reg/clk                        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  instr_jal_reg/q                          (u)     clk->q  R     unmapped_d_flop     28 117.6     0   152     152    (-,-) 
  g31793/z                                 (u)     in_1->z R     unmapped_or2         1   4.2     0    16     168    (-,-) 
  g31544/z                                 (u)     in_0->z R     unmapped_or2         2   8.4     0    20     188    (-,-) 
  g31525/z                                 (u)     in_1->z R     unmapped_or2         1   4.2     0    16     203    (-,-) 
  is_lui_auipc_jal_jalr_addi_add_sub_reg/d -       -       R     unmapped_d_flop      1     -     -     0     203    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1582: MET (153 ps) Setup Check with Pin count_instr_reg[1]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     160                  
             Slack:=     153                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1559_34/g864/z (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     144    (-,-) 
  inc_add_1559_34/g865/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     160    (-,-) 
  count_instr_reg[1]/d   -       -       R     unmapped_d_flop        1    -     -     0     160    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1583: MET (155 ps) Setup Check with Pin latched_stalu_reg/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_stalu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     158                  
             Slack:=     155                  

#-----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -      R     (arrival)         1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q R     unmapped_d_flop     41 172.2     0   158     158    (-,-) 
  latched_stalu_reg/d  -       -      R     unmapped_d_flop     41     -     -     0     158    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1584: MET (158 ps) Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/clk->srl
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lui_auipc_jal_jalr_addi_add_sub_reg/srl
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      54                  
     Required Time:=     346                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     158                  

#-----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk                    -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/q                      (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  g31933/z                                   (u)     in_1->z R     unmapped_complex2     80 46.2     0    56     187    (-,-) 
  is_lui_auipc_jal_jalr_addi_add_sub_reg/srl -       -       R     unmapped_d_flop       80    -     -     0     187    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1585: MET (162 ps) Setup Check with Pin count_cycle_reg[2]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     200                  
             Slack:=     162                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g866/z (u)     in_0->z F     unmapped_nand2       4 16.0     0    25     154    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     169    (-,-) 
  inc_add_1428_40/g848/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     185    (-,-) 
  g68994/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     200    (-,-) 
  count_cycle_reg[2]/d   -       -       R     unmapped_d_flop      1    -     -     0     200    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1586: MET (171 ps) Setup Check with Pin latched_rd_reg[4]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     158                  
             Slack:=     171                  

#-----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g68987/z             (u)     in_0->z R     unmapped_and2        1  4.2     0    16     158    (-,-) 
  latched_rd_reg[4]/d  -       -       R     unmapped_d_flop      1    -     -     0     158    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1587: MET (171 ps) Setup Check with Pin latched_rd_reg[3]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     158                  
             Slack:=     171                  

#-----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g68988/z             (u)     in_0->z R     unmapped_and2        1  4.2     0    16     158    (-,-) 
  latched_rd_reg[3]/d  -       -       R     unmapped_d_flop      1    -     -     0     158    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1588: MET (171 ps) Setup Check with Pin latched_rd_reg[2]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     158                  
             Slack:=     171                  

#-----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g68989/z             (u)     in_0->z R     unmapped_and2        1  4.2     0    16     158    (-,-) 
  latched_rd_reg[2]/d  -       -       R     unmapped_d_flop      1    -     -     0     158    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1589: MET (171 ps) Setup Check with Pin latched_rd_reg[1]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     158                  
             Slack:=     171                  

#-----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g68990/z             (u)     in_0->z R     unmapped_and2        1  4.2     0    16     158    (-,-) 
  latched_rd_reg[1]/d  -       -       R     unmapped_d_flop      1    -     -     0     158    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1590: MET (171 ps) Setup Check with Pin latched_rd_reg[0]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      71                  
     Required Time:=     329                  
      Launch Clock:-       0                  
         Data Path:-     158                  
             Slack:=     171                  

#-----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop     14 58.8     0   142     142    (-,-) 
  g68991/z             (u)     in_0->z R     unmapped_and2        1  4.2     0    16     158    (-,-) 
  latched_rd_reg[0]/d  -       -       R     unmapped_d_flop      1    -     -     0     158    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1591: MET (173 ps) Setup Check with Pin count_instr_reg[0]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      88                  
     Required Time:=     312                  
      Launch Clock:-       0                  
         Data Path:-     139                  
             Slack:=     173                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  F     unmapped_d_flop      5 20.0     0   128     128    (-,-) 
  g27806/z               (u)     in_0->z R     unmapped_not         1  4.2     0    11     139    (-,-) 
  count_instr_reg[0]/d   -       -       R     unmapped_d_flop      1    -     -     0     139    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1592: MET (187 ps) Setup Check with Pin count_cycle_reg[1]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     187                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g864/z (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     144    (-,-) 
  inc_add_1428_40/g865/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     160    (-,-) 
  g68993/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     175    (-,-) 
  count_cycle_reg[1]/d   -       -       R     unmapped_d_flop        1    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1593: MET (194 ps) Setup Check with Pin is_lui_auipc_jal_reg/clk->d
          Group: clk
     Startpoint: (R) instr_jal_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lui_auipc_jal_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     168                  
             Slack:=     194                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  instr_jal_reg/clk      -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  instr_jal_reg/q        (u)     clk->q  R     unmapped_d_flop     28 117.6     0   152     152    (-,-) 
  g68316/z               (u)     in_1->z R     unmapped_or2         1   4.2     0    16     168    (-,-) 
  is_lui_auipc_jal_reg/d -       -       R     unmapped_d_flop      1     -     -     0     168    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1594: MET (207 ps) Setup Check with Pin is_lbu_lhu_lw_reg/clk->d
          Group: clk
     Startpoint: (R) instr_lbu_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lbu_lhu_lw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     207                  

#----------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  instr_lbu_reg/clk   -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  instr_lbu_reg/q     (u)     clk->q  R     unmapped_d_flop      2  8.4     0   120     120    (-,-) 
  g68821/z            (u)     in_1->z R     unmapped_or2         1  4.2     0    16     135    (-,-) 
  g67867/z            (u)     in_0->z R     unmapped_or2         2  8.4     0    20     155    (-,-) 
  is_lbu_lhu_lw_reg/d -       -       R     unmapped_d_flop      2    -     -     0     155    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1595: MET (211 ps) Setup Check with Pin is_sltiu_bltu_sltu_reg/clk->d
          Group: clk
     Startpoint: (R) instr_sltiu_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_sltiu_bltu_sltu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     211                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  instr_sltiu_reg/clk      -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  instr_sltiu_reg/q        (u)     clk->q  R     unmapped_d_flop      1  4.2     0   116     116    (-,-) 
  g68814/z                 (u)     in_1->z R     unmapped_or2         1  4.2     0    16     131    (-,-) 
  g67872/z                 (u)     in_0->z R     unmapped_or2         2  8.4     0    20     151    (-,-) 
  is_sltiu_bltu_sltu_reg/d -       -       R     unmapped_d_flop      2    -     -     0     151    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1596: MET (211 ps) Setup Check with Pin is_slti_blt_slt_reg/clk->d
          Group: clk
     Startpoint: (R) instr_slt_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_slti_blt_slt_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     211                  

#------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  instr_slt_reg/clk     -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  instr_slt_reg/q       (u)     clk->q  R     unmapped_d_flop      1  4.2     0   116     116    (-,-) 
  g68819/z              (u)     in_1->z R     unmapped_or2         1  4.2     0    16     131    (-,-) 
  g67868/z              (u)     in_0->z R     unmapped_or2         2  8.4     0    20     151    (-,-) 
  is_slti_blt_slt_reg/d -       -       R     unmapped_d_flop      2    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1597: MET (218 ps) Setup Check with Pin count_cycle_reg[0]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      38                  
     Required Time:=     362                  
      Launch Clock:-       0                  
         Data Path:-     144                  
             Slack:=     218                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g68986/z               (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     144    (-,-) 
  count_cycle_reg[0]/d   -       -       R     unmapped_d_flop        1    -     -     0     144    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1598: MET (223 ps) Setup Check with Pin trap_reg/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) trap_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      54                  
     Required Time:=     346                  
      Launch Clock:-       0                  
         Data Path:-     123                  
             Slack:=     223                  

#----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  cpu_state_reg[7]/clk -       -      R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[7]/q   (u)     clk->q R     unmapped_d_flop      3 12.6     0   123     123    (-,-) 
  trap_reg/d           -       -      R     unmapped_d_flop      3    -     -     0     123    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

