<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2024 (Released January 1, 2024) -->
<HTML lang="en">
<HEAD>
<TITLE>Module Documentation</TITLE>

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2024">

<LINK REL="STYLESHEET" HREF="html.css">

<LINK REL="next" HREF="bus_uart_lite_node33.html">
<LINK REL="previous" HREF="bus_uart_lite_node21.html">
<LINK REL="next" HREF="bus_uart_lite_node24.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="bus_uart_lite_node24.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="html.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="bus_uart_lite_node22.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html126"
  HREF="bus_uart_lite_node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A
 HREF="bus_uart_lite_node24.html">axi_lite_uart_lite</A>
<B> Up:</B> <A
 HREF="html.html">html</A>
<B> Previous:</B> <A
 HREF="bus_uart_lite_node22.html">cocotb</A>
 &nbsp; <B>  <A ID="tex2html127"
  HREF="bus_uart_lite_node1.html">Contents</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H1><A ID="SECTION00060000000000000000"></A> <A ID="Module_Documentation"></A>
<BR>
Module Documentation
</H1>

<P>
up_uart_lite is the module that integrates the AXIS UART core.
This includes FIFO's that have there inputs/outputs for data tied to registers mapped in the uP bus.
The uP bus is the microprocessor bus based on Analog Devices design. It resembles a APB bus in design,
and is the bridge to other buses BUS UART LITE can use. This makes changing for AXI Lite, to Wishbone to whatever
quick and painless.

<P>
axi_lite_uart_lite module adds a AXI Lite to uP (microprocessor) bus converter. The converter is
from Analog Devices.

<P>
wishbone_standard_uart_lite module adds a Wishbone Standard to uP (microprocessor) bus converter. This
converter was designed for Wishbone Standard only, NOT pipelined.

<P>
<BR>
<BR>
<BR>
<BR>

<P>
The next sections document these modules. up_uart_lite contains the register map explained, and what the various bits do.

<P>
<BR><HR>
<!--Table of Child-Links-->
<A ID="CHILD_LINKS"><STRONG>Subsections</STRONG></A>

<UL CLASS="ChildLinks">
<LI><A ID="tex2html128"
  HREF="bus_uart_lite_node24.html"><a href="../files/axi_lite_uart_lite-v.html">axi_lite_uart_lite</a></A>
<LI><A ID="tex2html129"
  HREF="bus_uart_lite_node25.html"><a href="../files/wishbone_standard_uart_lite-v.html">wishbone_standard_uart_lite</a></A>
<LI><A ID="tex2html130"
  HREF="bus_uart_lite_node26.html"><a href="../files/up_uart_lite-v.html">up_uart_lite</a></A>
<LI><A ID="tex2html131"
  HREF="bus_uart_lite_node27.html"><a href="../files2/tb_cocotb_axi_lite-py.html">cocotb axi lite python</a></A>
<LI><A ID="tex2html132"
  HREF="bus_uart_lite_node28.html"><a href="../files2/tb_cocotb_axi_lite-v.html">cocotb axi lite verilog</a></A>
<LI><A ID="tex2html133"
  HREF="bus_uart_lite_node29.html"><a href="../files2/tb_cocotb_up-py.html">cocotb up python</a></A>
<LI><A ID="tex2html134"
  HREF="bus_uart_lite_node30.html"><a href="../files2/tb_cocotb_up-v.html">cocotb up verilog</a></A>
<LI><A ID="tex2html135"
  HREF="bus_uart_lite_node31.html"><a href="../files2/tb_cocotb_wishbone_standard-py.html">wishbone standard python</a></A>
<LI><A ID="tex2html136"
  HREF="bus_uart_lite_node32.html"><a href="../files2/tb_cocotb_wishbone_standard-v.html">wishbone standard verilog</a></A>
</UL>
<!--End of Table of Child-Links-->
<BR><HR>

</BODY>
</HTML>
