/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_misc_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 5:51p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:21 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_raaga_dsp_misc_1.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 5:51p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_MISC_1_H__
#define BCHP_RAAGA_DSP_MISC_1_H__

/***************************************************************************
 *RAAGA_DSP_MISC_1 - Raaga DSP MISC Registers 1
 ***************************************************************************/
#define BCHP_RAAGA_DSP_MISC_1_REVISION           0x00d20000 /* Audio DSP System Revision Register */
#define BCHP_RAAGA_DSP_MISC_1_SOFT_INIT          0x00d20004 /* Audio DSP System Soft Reset Control */
#define BCHP_RAAGA_DSP_MISC_1_CORE_ID            0x00d20008 /* DSP Core ID */
#define BCHP_RAAGA_DSP_MISC_1_PROC_ID            0x00d2000c /* DSP Processor ID */
#define BCHP_RAAGA_DSP_MISC_1_FP_INTG_TEST_0     0x00d20010 /* FP Integration test register */
#define BCHP_RAAGA_DSP_MISC_1_FP_INTG_TEST_1     0x00d20014 /* FP Integration test register */
#define BCHP_RAAGA_DSP_MISC_1_FP_INTG_TEST_2     0x00d20018 /* FP Integration test register */
#define BCHP_RAAGA_DSP_MISC_1_FP_INTG_TEST_3     0x00d2001c /* FP Integration test register */
#define BCHP_RAAGA_DSP_MISC_1_SCRATCH_0          0x00d20020 /* Raaga Scratch register */
#define BCHP_RAAGA_DSP_MISC_1_SCRATCH_1          0x00d20024 /* Raaga Scratch register */
#define BCHP_RAAGA_DSP_MISC_1_SCRATCH_2          0x00d20028 /* Raaga Scratch register */
#define BCHP_RAAGA_DSP_MISC_1_SCRATCH_3          0x00d2002c /* Raaga Scratch register */
#define BCHP_RAAGA_DSP_MISC_1_MBIST_TM           0x00d20030 /* Audio DSP System MBIST Control */
#define BCHP_RAAGA_DSP_MISC_1_MISC_DBG_STATUS    0x00d2040c /* Misc module status reg */
#define BCHP_RAAGA_DSP_MISC_1_SOFTBIST_STATUS    0x00d2044c /* Softbist Status reg */

#endif /* #ifndef BCHP_RAAGA_DSP_MISC_1_H__ */

/* End of File */
