

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1'
================================================================
* Date:           Thu May  9 15:22:53 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_6 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.646 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.57>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arr_1 = alloca i32 1"   --->   Operation 5 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr_8 = alloca i32 1"   --->   Operation 6 'alloca' 'arr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_2 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_7 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_3 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_6 = alloca i32 1"   --->   Operation 10 'alloca' 'arr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_4 = alloca i32 1"   --->   Operation 11 'alloca' 'arr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_5 = alloca i32 1"   --->   Operation 12 'alloca' 'arr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln37_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln37_2"   --->   Operation 13 'read' 'zext_ln37_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 14 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 15 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 16 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln27"   --->   Operation 17 'read' 'zext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 18 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 19 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 20 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 21 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 22 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln37_2_cast = zext i32 %zext_ln37_2_read"   --->   Operation 23 'zext' 'zext_ln37_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln27_cast = zext i32 %zext_ln27_read"   --->   Operation 24 'zext' 'zext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.57ns)   --->   "%store_ln0 = store i64 0, i64 %arr_5"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.57>
ST_1 : Operation 26 [1/1] (0.57ns)   --->   "%store_ln0 = store i64 0, i64 %arr_4"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.57>
ST_1 : Operation 27 [1/1] (0.52ns)   --->   "%store_ln0 = store i64 0, i64 %arr_6"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 28 [1/1] (0.52ns)   --->   "%store_ln0 = store i64 0, i64 %arr_3"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 29 [1/1] (0.47ns)   --->   "%store_ln0 = store i64 0, i64 %arr_7"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 30 [1/1] (0.47ns)   --->   "%store_ln0 = store i64 0, i64 %arr_2"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_8"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i_1"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.64>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d1.cpp:29]   --->   Operation 35 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln30 = icmp_ult  i4 %i, i4 9" [d1.cpp:30]   --->   Operation 36 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.end39.exitStub, void %for.inc34.split" [d1.cpp:30]   --->   Operation 37 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%arr_1_load21 = load i64 %arr_1" [d1.cpp:37]   --->   Operation 38 'load' 'arr_1_load21' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%arr_8_load_1 = load i64 %arr_8" [d1.cpp:37]   --->   Operation 39 'load' 'arr_8_load_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%arr_2_load_2 = load i64 %arr_2" [d1.cpp:37]   --->   Operation 40 'load' 'arr_2_load_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%arr_7_load_1 = load i64 %arr_7" [d1.cpp:37]   --->   Operation 41 'load' 'arr_7_load_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%arr_3_load_2 = load i64 %arr_3" [d1.cpp:37]   --->   Operation 42 'load' 'arr_3_load_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%arr_6_load_1 = load i64 %arr_6" [d1.cpp:37]   --->   Operation 43 'load' 'arr_6_load_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%arr_4_load_2 = load i64 %arr_4" [d1.cpp:37]   --->   Operation 44 'load' 'arr_4_load_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%arr_5_load_2 = load i64 %arr_5" [d1.cpp:37]   --->   Operation 45 'load' 'arr_5_load_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [d1.cpp:32]   --->   Operation 46 'specpipeline' 'specpipeline_ln32' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d1.cpp:14]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [d1.cpp:30]   --->   Operation 48 'specloopname' 'specloopname_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %i" [d1.cpp:29]   --->   Operation 49 'trunc' 'trunc_ln29' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.79ns)   --->   "%sub_ln37 = sub i4 9, i4 %i" [d1.cpp:37]   --->   Operation 50 'sub' 'sub_ln37' <Predicate = (icmp_ln30)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.77ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i4 %sub_ln37" [d1.cpp:37]   --->   Operation 51 'mux' 'tmp' <Predicate = (icmp_ln30)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i32 %tmp" [d1.cpp:37]   --->   Operation 52 'zext' 'zext_ln37' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : [1/1] (0.81ns)   --->   Input mux for Operation 53 '%mul_ln37 = mul i64 %zext_ln37, i64 %zext_ln27_cast'
ST_2 : Operation 53 [1/1] (2.60ns)   --->   "%mul_ln37 = mul i64 %zext_ln37, i64 %zext_ln27_cast" [d1.cpp:37]   --->   Operation 53 'mul' 'mul_ln37' <Predicate = (icmp_ln30)> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.62ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.6i64.i3, i64 0, i64 %arr_8_load_1, i64 %arr_7_load_1, i64 %arr_6_load_1, i64 %arr_5_load_2, i64 %arr_4_load_2, i3 %trunc_ln29" [d1.cpp:37]   --->   Operation 54 'mux' 'tmp_1' <Predicate = (icmp_ln30)> <Delay = 0.62> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.08ns)   --->   "%arr = add i64 %mul_ln37, i64 %tmp_1" [d1.cpp:37]   --->   Operation 55 'add' 'arr' <Predicate = (icmp_ln30)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.67ns)   --->   "%sub_ln37_1 = sub i3 0, i3 %trunc_ln29" [d1.cpp:37]   --->   Operation 56 'sub' 'sub_ln37_1' <Predicate = (icmp_ln30)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.12ns)   --->   "%xor_ln37 = xor i3 %trunc_ln29, i3 7" [d1.cpp:37]   --->   Operation 57 'xor' 'xor_ln37' <Predicate = (icmp_ln30)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.67ns)   --->   "%sub_ln37_2 = sub i3 6, i3 %trunc_ln29" [d1.cpp:37]   --->   Operation 58 'sub' 'sub_ln37_2' <Predicate = (icmp_ln30)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.72ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 0, i32 0, i32 0, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i3 %sub_ln37_1" [d1.cpp:37]   --->   Operation 59 'mux' 'tmp_2' <Predicate = (icmp_ln30)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.67ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.7i32.i3, i32 0, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i3 %xor_ln37" [d1.cpp:37]   --->   Operation 60 'mux' 'tmp_3' <Predicate = (icmp_ln30)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i32 %tmp_3" [d1.cpp:37]   --->   Operation 61 'zext' 'zext_ln37_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : [1/1] (0.81ns)   --->   Input mux for Operation 62 '%mul_ln37_1 = mul i64 %zext_ln37_1, i64 %zext_ln27_cast'
ST_2 : Operation 62 [1/1] (2.60ns)   --->   "%mul_ln37_1 = mul i64 %zext_ln37_1, i64 %zext_ln27_cast" [d1.cpp:37]   --->   Operation 62 'mul' 'mul_ln37_1' <Predicate = (icmp_ln30)> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.62ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.6i32.i3, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i3 %sub_ln37_2" [d1.cpp:37]   --->   Operation 63 'mux' 'tmp_4' <Predicate = (icmp_ln30)> <Delay = 0.62> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.62ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.6i64.i3, i64 0, i64 %arr_7_load_1, i64 %arr_6_load_1, i64 %arr_5_load_2, i64 %arr_4_load_2, i64 %arr_3_load_2, i3 %trunc_ln29" [d1.cpp:37]   --->   Operation 64 'mux' 'tmp_5' <Predicate = (icmp_ln30)> <Delay = 0.62> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i32 %tmp_2" [d1.cpp:37]   --->   Operation 65 'zext' 'zext_ln37_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : [1/1] (0.75ns)   --->   Input mux for Operation 66 '%mul_ln37_2 = mul i63 %zext_ln37_2_cast, i63 %zext_ln37_3'
ST_2 : Operation 66 [1/1] (2.66ns)   --->   "%mul_ln37_2 = mul i63 %zext_ln37_2_cast, i63 %zext_ln37_3" [d1.cpp:37]   --->   Operation 66 'mul' 'mul_ln37_2' <Predicate = (icmp_ln30)> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln37_2, i1 0" [d1.cpp:37]   --->   Operation 67 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.08ns)   --->   "%arr_9 = add i64 %tmp_5, i64 %shl_ln" [d1.cpp:37]   --->   Operation 68 'add' 'arr_9' <Predicate = (icmp_ln30)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.62ns)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.6i64.i3, i64 0, i64 %arr_6_load_1, i64 %arr_5_load_2, i64 %arr_4_load_2, i64 %arr_3_load_2, i64 %arr_2_load_2, i3 %trunc_ln29" [d1.cpp:37]   --->   Operation 69 'mux' 'tmp_6' <Predicate = (icmp_ln30)> <Delay = 0.62> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.08ns)   --->   "%arr_10 = add i64 %tmp_6, i64 %mul_ln37_1" [d1.cpp:37]   --->   Operation 70 'add' 'arr_10' <Predicate = (icmp_ln30)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.62ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.6i64.i3, i64 0, i64 %arr_5_load_2, i64 %arr_4_load_2, i64 %arr_3_load_2, i64 %arr_2_load_2, i64 %arr_1_load21, i3 %trunc_ln29" [d1.cpp:37]   --->   Operation 71 'mux' 'tmp_7' <Predicate = (icmp_ln30)> <Delay = 0.62> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i32 %tmp_4" [d1.cpp:37]   --->   Operation 72 'zext' 'zext_ln37_4' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : [1/1] (0.75ns)   --->   Input mux for Operation 73 '%mul_ln37_3 = mul i63 %zext_ln37_2_cast, i63 %zext_ln37_4'
ST_2 : Operation 73 [1/1] (2.66ns)   --->   "%mul_ln37_3 = mul i63 %zext_ln37_2_cast, i63 %zext_ln37_4" [d1.cpp:37]   --->   Operation 73 'mul' 'mul_ln37_3' <Predicate = (icmp_ln30)> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln37_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln37_3, i1 0" [d1.cpp:37]   --->   Operation 74 'bitconcatenate' 'shl_ln37_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.08ns)   --->   "%arr_11 = add i64 %tmp_7, i64 %shl_ln37_1" [d1.cpp:37]   --->   Operation 75 'add' 'arr_11' <Predicate = (icmp_ln30)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.74ns)   --->   "%switch_ln37 = switch i4 %i, void %arrayidx32.3.case.8, i4 1, void %for.inc34.split.arrayidx32.3.exit_crit_edge13, i4 2, void %arrayidx32.3.case.5, i4 3, void %arrayidx32.3.case.6, i4 4, void %for.inc34.split.arrayidx32.3.exit_crit_edge" [d1.cpp:37]   --->   Operation 76 'switch' 'switch_ln37' <Predicate = (icmp_ln30)> <Delay = 0.74>
ST_2 : Operation 77 [1/1] (0.57ns)   --->   "%store_ln37 = store i64 %arr, i64 %arr_5" [d1.cpp:37]   --->   Operation 77 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 4)> <Delay = 0.57>
ST_2 : Operation 78 [1/1] (0.57ns)   --->   "%store_ln37 = store i64 %arr_9, i64 %arr_4" [d1.cpp:37]   --->   Operation 78 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 4)> <Delay = 0.57>
ST_2 : Operation 79 [1/1] (0.52ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr_3" [d1.cpp:37]   --->   Operation 79 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 4)> <Delay = 0.52>
ST_2 : Operation 80 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_11, i64 %arr_2" [d1.cpp:37]   --->   Operation 80 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 4)> <Delay = 0.47>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.3.exit" [d1.cpp:37]   --->   Operation 81 'br' 'br_ln37' <Predicate = (icmp_ln30 & i == 4)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.57ns)   --->   "%store_ln37 = store i64 %arr_9, i64 %arr_5" [d1.cpp:37]   --->   Operation 82 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 3)> <Delay = 0.57>
ST_2 : Operation 83 [1/1] (0.57ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr_4" [d1.cpp:37]   --->   Operation 83 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 3)> <Delay = 0.57>
ST_2 : Operation 84 [1/1] (0.52ns)   --->   "%store_ln37 = store i64 %arr, i64 %arr_6" [d1.cpp:37]   --->   Operation 84 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 3)> <Delay = 0.52>
ST_2 : Operation 85 [1/1] (0.52ns)   --->   "%store_ln37 = store i64 %arr_11, i64 %arr_3" [d1.cpp:37]   --->   Operation 85 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 3)> <Delay = 0.52>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.3.exit" [d1.cpp:37]   --->   Operation 86 'br' 'br_ln37' <Predicate = (icmp_ln30 & i == 3)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.57ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr_5" [d1.cpp:37]   --->   Operation 87 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 2)> <Delay = 0.57>
ST_2 : Operation 88 [1/1] (0.57ns)   --->   "%store_ln37 = store i64 %arr_11, i64 %arr_4" [d1.cpp:37]   --->   Operation 88 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 2)> <Delay = 0.57>
ST_2 : Operation 89 [1/1] (0.52ns)   --->   "%store_ln37 = store i64 %arr_9, i64 %arr_6" [d1.cpp:37]   --->   Operation 89 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 2)> <Delay = 0.52>
ST_2 : Operation 90 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr, i64 %arr_7" [d1.cpp:37]   --->   Operation 90 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 2)> <Delay = 0.47>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.3.exit" [d1.cpp:37]   --->   Operation 91 'br' 'br_ln37' <Predicate = (icmp_ln30 & i == 2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.57ns)   --->   "%store_ln37 = store i64 %arr_11, i64 %arr_5" [d1.cpp:37]   --->   Operation 92 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 1)> <Delay = 0.57>
ST_2 : Operation 93 [1/1] (0.52ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr_6" [d1.cpp:37]   --->   Operation 93 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 1)> <Delay = 0.52>
ST_2 : Operation 94 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_9, i64 %arr_7" [d1.cpp:37]   --->   Operation 94 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 1)> <Delay = 0.47>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln37 = store i64 %arr, i64 %arr_8" [d1.cpp:37]   --->   Operation 95 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 1)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.3.exit" [d1.cpp:37]   --->   Operation 96 'br' 'br_ln37' <Predicate = (icmp_ln30 & i == 1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.57ns)   --->   "%store_ln37 = store i64 %arr, i64 %arr_4" [d1.cpp:37]   --->   Operation 97 'store' 'store_ln37' <Predicate = (icmp_ln30 & i != 1 & i != 2 & i != 3 & i != 4)> <Delay = 0.57>
ST_2 : Operation 98 [1/1] (0.52ns)   --->   "%store_ln37 = store i64 %arr_9, i64 %arr_3" [d1.cpp:37]   --->   Operation 98 'store' 'store_ln37' <Predicate = (icmp_ln30 & i != 1 & i != 2 & i != 3 & i != 4)> <Delay = 0.52>
ST_2 : Operation 99 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr_2" [d1.cpp:37]   --->   Operation 99 'store' 'store_ln37' <Predicate = (icmp_ln30 & i != 1 & i != 2 & i != 3 & i != 4)> <Delay = 0.47>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln37 = store i64 %arr_11, i64 %arr_1" [d1.cpp:37]   --->   Operation 100 'store' 'store_ln37' <Predicate = (icmp_ln30 & i != 1 & i != 2 & i != 3 & i != 4)> <Delay = 0.42>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.3.exit" [d1.cpp:37]   --->   Operation 101 'br' 'br_ln37' <Predicate = (icmp_ln30 & i != 1 & i != 2 & i != 3 & i != 4)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %i, i4 4" [d1.cpp:30]   --->   Operation 102 'add' 'add_ln30' <Predicate = (icmp_ln30)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 %add_ln30, i4 %i_1" [d1.cpp:30]   --->   Operation 103 'store' 'store_ln30' <Predicate = (icmp_ln30)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc34" [d1.cpp:30]   --->   Operation 104 'br' 'br_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%arr_1_load = load i64 %arr_1"   --->   Operation 105 'load' 'arr_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%arr_8_load = load i64 %arr_8"   --->   Operation 106 'load' 'arr_8_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%arr_2_load = load i64 %arr_2"   --->   Operation 107 'load' 'arr_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%arr_7_load = load i64 %arr_7"   --->   Operation 108 'load' 'arr_7_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%arr_3_load = load i64 %arr_3"   --->   Operation 109 'load' 'arr_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%arr_6_load = load i64 %arr_6"   --->   Operation 110 'load' 'arr_6_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%arr_4_load = load i64 %arr_4"   --->   Operation 111 'load' 'arr_4_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%arr_5_load = load i64 %arr_5"   --->   Operation 112 'load' 'arr_5_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_8_out, i64 %arr_8_load"   --->   Operation 113 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_7_out, i64 %arr_7_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_6_out, i64 %arr_6_load"   --->   Operation 115 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_5_out, i64 %arr_5_load"   --->   Operation 116 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_4_out, i64 %arr_4_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_3_out, i64 %arr_3_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_2_out, i64 %arr_2_load"   --->   Operation 119 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_1_out, i64 %arr_1_load"   --->   Operation 120 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln37_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 011]
arr_1                  (alloca           ) [ 011]
arr_8                  (alloca           ) [ 011]
arr_2                  (alloca           ) [ 011]
arr_7                  (alloca           ) [ 011]
arr_3                  (alloca           ) [ 011]
arr_6                  (alloca           ) [ 011]
arr_4                  (alloca           ) [ 011]
arr_5                  (alloca           ) [ 011]
zext_ln37_2_read       (read             ) [ 000]
arg1_r_1_reload_read   (read             ) [ 011]
arg1_r_2_reload_read   (read             ) [ 011]
arg1_r_3_reload_read   (read             ) [ 011]
zext_ln27_read         (read             ) [ 000]
arg1_r_8_reload_read   (read             ) [ 011]
arg1_r_7_reload_read   (read             ) [ 011]
arg1_r_6_reload_read   (read             ) [ 011]
arg1_r_5_reload_read   (read             ) [ 011]
arg1_r_4_reload_read   (read             ) [ 011]
zext_ln37_2_cast       (zext             ) [ 011]
zext_ln27_cast         (zext             ) [ 011]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 011]
icmp_ln30              (icmp             ) [ 011]
br_ln30                (br               ) [ 000]
arr_1_load21           (load             ) [ 000]
arr_8_load_1           (load             ) [ 000]
arr_2_load_2           (load             ) [ 000]
arr_7_load_1           (load             ) [ 000]
arr_3_load_2           (load             ) [ 000]
arr_6_load_1           (load             ) [ 000]
arr_4_load_2           (load             ) [ 000]
arr_5_load_2           (load             ) [ 000]
specpipeline_ln32      (specpipeline     ) [ 000]
speclooptripcount_ln14 (speclooptripcount) [ 000]
specloopname_ln30      (specloopname     ) [ 000]
trunc_ln29             (trunc            ) [ 000]
sub_ln37               (sub              ) [ 000]
tmp                    (mux              ) [ 000]
zext_ln37              (zext             ) [ 000]
mul_ln37               (mul              ) [ 000]
tmp_1                  (mux              ) [ 000]
arr                    (add              ) [ 000]
sub_ln37_1             (sub              ) [ 000]
xor_ln37               (xor              ) [ 000]
sub_ln37_2             (sub              ) [ 000]
tmp_2                  (mux              ) [ 000]
tmp_3                  (mux              ) [ 000]
zext_ln37_1            (zext             ) [ 000]
mul_ln37_1             (mul              ) [ 000]
tmp_4                  (mux              ) [ 000]
tmp_5                  (mux              ) [ 000]
zext_ln37_3            (zext             ) [ 000]
mul_ln37_2             (mul              ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
arr_9                  (add              ) [ 000]
tmp_6                  (mux              ) [ 000]
arr_10                 (add              ) [ 000]
tmp_7                  (mux              ) [ 000]
zext_ln37_4            (zext             ) [ 000]
mul_ln37_3             (mul              ) [ 000]
shl_ln37_1             (bitconcatenate   ) [ 000]
arr_11                 (add              ) [ 000]
switch_ln37            (switch           ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
add_ln30               (add              ) [ 000]
store_ln30             (store            ) [ 000]
br_ln30                (br               ) [ 000]
arr_1_load             (load             ) [ 000]
arr_8_load             (load             ) [ 000]
arr_2_load             (load             ) [ 000]
arr_7_load             (load             ) [ 000]
arr_3_load             (load             ) [ 000]
arr_6_load             (load             ) [ 000]
arr_4_load             (load             ) [ 000]
arr_5_load             (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_5_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_6_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_7_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_8_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln27">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_1_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln37_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr_8_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_7_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arr_6_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arr_5_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arr_4_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arr_3_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arr_2_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arr_1_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i32.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.6i64.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i32.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.6i32.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arr_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arr_8_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_8/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arr_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arr_7_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_7/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arr_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arr_6_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_6/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arr_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arr_5_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_5/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln37_2_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln37_2_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg1_r_1_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arg1_r_2_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arg1_r_3_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln27_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln27_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="arg1_r_8_reload_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arg1_r_7_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="arg1_r_6_reload_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arg1_r_5_reload_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="arg1_r_4_reload_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln0_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="0" index="2" bw="64" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln0_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="0" index="2" bw="64" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln0_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="64" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln0_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="0" index="2" bw="64" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln0_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="64" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln0_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="0" index="2" bw="64" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln0_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="0" index="2" bw="64" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln0_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="64" slack="0"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="mul_ln37_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_2/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mul_ln37_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_3/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mul_ln37_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mul_ln37_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln37_2_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2_cast/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln27_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_cast/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln0_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln0_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln0_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln0_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln0_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln0_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln0_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln0_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln30_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="arr_1_load21_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_1_load21/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="arr_8_load_1_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_load_1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="arr_2_load_2_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_2_load_2/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="arr_7_load_1_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_7_load_1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="arr_3_load_2_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_3_load_2/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="arr_6_load_1_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_6_load_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="arr_4_load_2_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_load_2/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="arr_5_load_2_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_load_2/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln29_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sub_ln37_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="0" index="3" bw="1" slack="0"/>
<pin id="361" dir="0" index="4" bw="1" slack="0"/>
<pin id="362" dir="0" index="5" bw="32" slack="1"/>
<pin id="363" dir="0" index="6" bw="32" slack="1"/>
<pin id="364" dir="0" index="7" bw="32" slack="1"/>
<pin id="365" dir="0" index="8" bw="32" slack="1"/>
<pin id="366" dir="0" index="9" bw="32" slack="1"/>
<pin id="367" dir="0" index="10" bw="4" slack="0"/>
<pin id="368" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln37_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="64" slack="0"/>
<pin id="384" dir="0" index="3" bw="64" slack="0"/>
<pin id="385" dir="0" index="4" bw="64" slack="0"/>
<pin id="386" dir="0" index="5" bw="64" slack="0"/>
<pin id="387" dir="0" index="6" bw="64" slack="0"/>
<pin id="388" dir="0" index="7" bw="3" slack="0"/>
<pin id="389" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="arr_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sub_ln37_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="3" slack="0"/>
<pin id="407" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="xor_ln37_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sub_ln37_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="3" slack="0"/>
<pin id="419" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37_2/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="0" index="3" bw="1" slack="0"/>
<pin id="427" dir="0" index="4" bw="32" slack="1"/>
<pin id="428" dir="0" index="5" bw="32" slack="1"/>
<pin id="429" dir="0" index="6" bw="32" slack="1"/>
<pin id="430" dir="0" index="7" bw="32" slack="1"/>
<pin id="431" dir="0" index="8" bw="32" slack="1"/>
<pin id="432" dir="0" index="9" bw="3" slack="0"/>
<pin id="433" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="0" index="3" bw="32" slack="1"/>
<pin id="444" dir="0" index="4" bw="32" slack="1"/>
<pin id="445" dir="0" index="5" bw="32" slack="1"/>
<pin id="446" dir="0" index="6" bw="32" slack="1"/>
<pin id="447" dir="0" index="7" bw="32" slack="1"/>
<pin id="448" dir="0" index="8" bw="3" slack="0"/>
<pin id="449" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln37_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_4_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="32" slack="1"/>
<pin id="463" dir="0" index="3" bw="32" slack="1"/>
<pin id="464" dir="0" index="4" bw="32" slack="1"/>
<pin id="465" dir="0" index="5" bw="32" slack="1"/>
<pin id="466" dir="0" index="6" bw="32" slack="1"/>
<pin id="467" dir="0" index="7" bw="3" slack="0"/>
<pin id="468" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_5_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="64" slack="0"/>
<pin id="476" dir="0" index="3" bw="64" slack="0"/>
<pin id="477" dir="0" index="4" bw="64" slack="0"/>
<pin id="478" dir="0" index="5" bw="64" slack="0"/>
<pin id="479" dir="0" index="6" bw="64" slack="0"/>
<pin id="480" dir="0" index="7" bw="3" slack="0"/>
<pin id="481" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln37_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_3/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="shl_ln_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="0"/>
<pin id="497" dir="0" index="1" bw="63" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="arr_9_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="0"/>
<pin id="506" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_9/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_6_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="64" slack="0"/>
<pin id="513" dir="0" index="3" bw="64" slack="0"/>
<pin id="514" dir="0" index="4" bw="64" slack="0"/>
<pin id="515" dir="0" index="5" bw="64" slack="0"/>
<pin id="516" dir="0" index="6" bw="64" slack="0"/>
<pin id="517" dir="0" index="7" bw="3" slack="0"/>
<pin id="518" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="arr_10_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="0"/>
<pin id="529" dir="0" index="1" bw="64" slack="0"/>
<pin id="530" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_10/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_7_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="64" slack="0"/>
<pin id="537" dir="0" index="3" bw="64" slack="0"/>
<pin id="538" dir="0" index="4" bw="64" slack="0"/>
<pin id="539" dir="0" index="5" bw="64" slack="0"/>
<pin id="540" dir="0" index="6" bw="64" slack="0"/>
<pin id="541" dir="0" index="7" bw="3" slack="0"/>
<pin id="542" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln37_4_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_4/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="shl_ln37_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="0" index="1" bw="63" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_1/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="arr_11_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_11/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln37_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="0" index="1" bw="64" slack="1"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="store_ln37_store_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="0"/>
<pin id="577" dir="0" index="1" bw="64" slack="1"/>
<pin id="578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln37_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="64" slack="1"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln37_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="1"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln37_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="0" index="1" bw="64" slack="1"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln37_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="0"/>
<pin id="597" dir="0" index="1" bw="64" slack="1"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln37_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="0" index="1" bw="64" slack="1"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln37_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="64" slack="1"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln37_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="0"/>
<pin id="612" dir="0" index="1" bw="64" slack="1"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln37_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="1"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln37_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="1"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln37_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="1"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln37_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="1"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln37_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="1"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="store_ln37_store_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="0"/>
<pin id="642" dir="0" index="1" bw="64" slack="1"/>
<pin id="643" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="store_ln37_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="0"/>
<pin id="647" dir="0" index="1" bw="64" slack="1"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln37_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="0" index="1" bw="64" slack="1"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="store_ln37_store_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="1"/>
<pin id="658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="store_ln37_store_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="0"/>
<pin id="662" dir="0" index="1" bw="64" slack="1"/>
<pin id="663" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln37_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="1"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln30_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="0" index="1" bw="4" slack="0"/>
<pin id="673" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="store_ln30_store_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="0" index="1" bw="4" slack="1"/>
<pin id="679" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="arr_1_load_load_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="1"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_1_load/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="arr_8_load_load_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="1"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_load/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="arr_2_load_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="1"/>
<pin id="691" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_2_load/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="arr_7_load_load_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="1"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_7_load/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="arr_3_load_load_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_3_load/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="arr_6_load_load_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="1"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_6_load/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="arr_4_load_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="1"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_load/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="arr_5_load_load_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_load/2 "/>
</bind>
</comp>

<comp id="713" class="1005" name="i_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="4" slack="0"/>
<pin id="715" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="arr_1_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="64" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="arr_8_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="0"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_8 "/>
</bind>
</comp>

<comp id="736" class="1005" name="arr_2_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_2 "/>
</bind>
</comp>

<comp id="745" class="1005" name="arr_7_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_7 "/>
</bind>
</comp>

<comp id="754" class="1005" name="arr_3_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="0"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_3 "/>
</bind>
</comp>

<comp id="764" class="1005" name="arr_6_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_6 "/>
</bind>
</comp>

<comp id="774" class="1005" name="arr_4_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="64" slack="0"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_4 "/>
</bind>
</comp>

<comp id="785" class="1005" name="arr_5_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="64" slack="0"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_5 "/>
</bind>
</comp>

<comp id="796" class="1005" name="arg1_r_1_reload_read_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_reload_read "/>
</bind>
</comp>

<comp id="801" class="1005" name="arg1_r_2_reload_read_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="807" class="1005" name="arg1_r_3_reload_read_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="arg1_r_8_reload_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_reload_read "/>
</bind>
</comp>

<comp id="819" class="1005" name="arg1_r_7_reload_read_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_reload_read "/>
</bind>
</comp>

<comp id="825" class="1005" name="arg1_r_6_reload_read_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_6_reload_read "/>
</bind>
</comp>

<comp id="832" class="1005" name="arg1_r_5_reload_read_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_5_reload_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="arg1_r_4_reload_read_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_4_reload_read "/>
</bind>
</comp>

<comp id="848" class="1005" name="zext_ln37_2_cast_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="63" slack="1"/>
<pin id="850" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37_2_cast "/>
</bind>
</comp>

<comp id="854" class="1005" name="zext_ln27_cast_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="64" slack="1"/>
<pin id="856" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="90" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="90" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="90" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="90" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="90" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="90" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="90" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="90" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="263"><net_src comp="128" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="152" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="40" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="349"><net_src comp="313" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="313" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="370"><net_src comp="62" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="371"><net_src comp="62" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="372"><net_src comp="62" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="356" pin=4"/></net>

<net id="374"><net_src comp="350" pin="2"/><net_sink comp="356" pin=10"/></net>

<net id="378"><net_src comp="356" pin="11"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="390"><net_src comp="64" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="66" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="325" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="393"><net_src comp="331" pin="1"/><net_sink comp="380" pin=3"/></net>

<net id="394"><net_src comp="337" pin="1"/><net_sink comp="380" pin=4"/></net>

<net id="395"><net_src comp="343" pin="1"/><net_sink comp="380" pin=5"/></net>

<net id="396"><net_src comp="340" pin="1"/><net_sink comp="380" pin=6"/></net>

<net id="397"><net_src comp="346" pin="1"/><net_sink comp="380" pin=7"/></net>

<net id="402"><net_src comp="252" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="380" pin="8"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="68" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="346" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="346" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="70" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="72" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="346" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="434"><net_src comp="74" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="435"><net_src comp="62" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="436"><net_src comp="62" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="438"><net_src comp="404" pin="2"/><net_sink comp="422" pin=9"/></net>

<net id="450"><net_src comp="76" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="452"><net_src comp="62" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="453"><net_src comp="410" pin="2"/><net_sink comp="439" pin=8"/></net>

<net id="457"><net_src comp="439" pin="9"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="469"><net_src comp="78" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="470"><net_src comp="62" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="416" pin="2"/><net_sink comp="459" pin=7"/></net>

<net id="482"><net_src comp="64" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="483"><net_src comp="66" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="331" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="337" pin="1"/><net_sink comp="472" pin=3"/></net>

<net id="486"><net_src comp="343" pin="1"/><net_sink comp="472" pin=4"/></net>

<net id="487"><net_src comp="340" pin="1"/><net_sink comp="472" pin=5"/></net>

<net id="488"><net_src comp="334" pin="1"/><net_sink comp="472" pin=6"/></net>

<net id="489"><net_src comp="346" pin="1"/><net_sink comp="472" pin=7"/></net>

<net id="493"><net_src comp="422" pin="10"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="500"><net_src comp="80" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="244" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="82" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="472" pin="8"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="495" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="519"><net_src comp="64" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="520"><net_src comp="66" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="337" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="343" pin="1"/><net_sink comp="509" pin=3"/></net>

<net id="523"><net_src comp="340" pin="1"/><net_sink comp="509" pin=4"/></net>

<net id="524"><net_src comp="334" pin="1"/><net_sink comp="509" pin=5"/></net>

<net id="525"><net_src comp="328" pin="1"/><net_sink comp="509" pin=6"/></net>

<net id="526"><net_src comp="346" pin="1"/><net_sink comp="509" pin=7"/></net>

<net id="531"><net_src comp="509" pin="8"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="256" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="543"><net_src comp="64" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="544"><net_src comp="66" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="545"><net_src comp="343" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="546"><net_src comp="340" pin="1"/><net_sink comp="533" pin=3"/></net>

<net id="547"><net_src comp="334" pin="1"/><net_sink comp="533" pin=4"/></net>

<net id="548"><net_src comp="328" pin="1"/><net_sink comp="533" pin=5"/></net>

<net id="549"><net_src comp="322" pin="1"/><net_sink comp="533" pin=6"/></net>

<net id="550"><net_src comp="346" pin="1"/><net_sink comp="533" pin=7"/></net>

<net id="554"><net_src comp="459" pin="8"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="561"><net_src comp="80" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="248" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="82" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="533" pin="8"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="556" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="398" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="503" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="527" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="564" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="503" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="527" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="398" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="564" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="527" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="564" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="503" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="398" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="564" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="527" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="644"><net_src comp="503" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="398" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="398" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="659"><net_src comp="503" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="527" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="564" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="313" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="88" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="681" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="688"><net_src comp="685" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="692"><net_src comp="689" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="696"><net_src comp="693" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="700"><net_src comp="697" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="704"><net_src comp="701" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="708"><net_src comp="705" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="712"><net_src comp="709" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="716"><net_src comp="92" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="723"><net_src comp="96" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="731"><net_src comp="100" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="735"><net_src comp="728" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="739"><net_src comp="104" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="743"><net_src comp="736" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="748"><net_src comp="108" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="752"><net_src comp="745" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="757"><net_src comp="112" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="761"><net_src comp="754" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="767"><net_src comp="116" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="771"><net_src comp="764" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="773"><net_src comp="764" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="777"><net_src comp="120" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="783"><net_src comp="774" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="784"><net_src comp="774" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="788"><net_src comp="124" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="791"><net_src comp="785" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="792"><net_src comp="785" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="793"><net_src comp="785" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="794"><net_src comp="785" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="795"><net_src comp="785" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="799"><net_src comp="134" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="804"><net_src comp="140" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="439" pin=3"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="459" pin=3"/></net>

<net id="810"><net_src comp="146" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="439" pin=4"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="459" pin=4"/></net>

<net id="817"><net_src comp="158" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="356" pin=9"/></net>

<net id="822"><net_src comp="164" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="356" pin=8"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="422" pin=8"/></net>

<net id="828"><net_src comp="170" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="356" pin=7"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="422" pin=7"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="439" pin=7"/></net>

<net id="835"><net_src comp="176" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="356" pin=6"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="422" pin=6"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="439" pin=6"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="459" pin=6"/></net>

<net id="843"><net_src comp="182" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="356" pin=5"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="422" pin=5"/></net>

<net id="846"><net_src comp="840" pin="1"/><net_sink comp="439" pin=5"/></net>

<net id="847"><net_src comp="840" pin="1"/><net_sink comp="459" pin=5"/></net>

<net id="851"><net_src comp="260" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="857"><net_src comp="264" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="256" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_8_out | {2 }
	Port: arr_7_out | {2 }
	Port: arr_6_out | {2 }
	Port: arr_5_out | {2 }
	Port: arr_4_out | {2 }
	Port: arr_3_out | {2 }
	Port: arr_2_out | {2 }
	Port: arr_1_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_5_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_6_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_7_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_8_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : zext_ln27 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_1_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : zext_ln37_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln30 : 1
		br_ln30 : 2
		trunc_ln29 : 1
		sub_ln37 : 1
		tmp : 2
		zext_ln37 : 3
		mul_ln37 : 4
		tmp_1 : 2
		arr : 5
		sub_ln37_1 : 2
		xor_ln37 : 2
		sub_ln37_2 : 2
		tmp_2 : 3
		tmp_3 : 2
		zext_ln37_1 : 3
		mul_ln37_1 : 4
		tmp_4 : 3
		tmp_5 : 2
		zext_ln37_3 : 4
		mul_ln37_2 : 5
		shl_ln : 6
		arr_9 : 7
		tmp_6 : 2
		arr_10 : 5
		tmp_7 : 2
		zext_ln37_4 : 4
		mul_ln37_3 : 5
		shl_ln37_1 : 6
		arr_11 : 7
		switch_ln37 : 1
		store_ln37 : 6
		store_ln37 : 8
		store_ln37 : 6
		store_ln37 : 8
		store_ln37 : 8
		store_ln37 : 6
		store_ln37 : 6
		store_ln37 : 8
		store_ln37 : 6
		store_ln37 : 8
		store_ln37 : 8
		store_ln37 : 6
		store_ln37 : 8
		store_ln37 : 6
		store_ln37 : 8
		store_ln37 : 6
		store_ln37 : 6
		store_ln37 : 8
		store_ln37 : 6
		store_ln37 : 8
		add_ln30 : 1
		store_ln30 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            arr_fu_398            |    0    |    0    |    71   |
|          |           arr_9_fu_503           |    0    |    0    |    71   |
|    add   |           arr_10_fu_527          |    0    |    0    |    71   |
|          |           arr_11_fu_564          |    0    |    0    |    71   |
|          |          add_ln30_fu_670         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_356            |    0    |    0    |    49   |
|          |           tmp_1_fu_380           |    0    |    0    |    31   |
|          |           tmp_2_fu_422           |    0    |    0    |    43   |
|    mux   |           tmp_3_fu_439           |    0    |    0    |    37   |
|          |           tmp_4_fu_459           |    0    |    0    |    31   |
|          |           tmp_5_fu_472           |    0    |    0    |    31   |
|          |           tmp_6_fu_509           |    0    |    0    |    31   |
|          |           tmp_7_fu_533           |    0    |    0    |    31   |
|----------|----------------------------------|---------|---------|---------|
|          |         mul_ln37_2_fu_244        |    4    |    0    |    20   |
|    mul   |         mul_ln37_3_fu_248        |    4    |    0    |    20   |
|          |          mul_ln37_fu_252         |    4    |    0    |    20   |
|          |         mul_ln37_1_fu_256        |    4    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|          |          sub_ln37_fu_350         |    0    |    0    |    12   |
|    sub   |         sub_ln37_1_fu_404        |    0    |    0    |    10   |
|          |         sub_ln37_2_fu_416        |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln30_fu_316         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|    xor   |          xor_ln37_fu_410         |    0    |    0    |    3    |
|----------|----------------------------------|---------|---------|---------|
|          |   zext_ln37_2_read_read_fu_128   |    0    |    0    |    0    |
|          | arg1_r_1_reload_read_read_fu_134 |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_140 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_146 |    0    |    0    |    0    |
|   read   |    zext_ln27_read_read_fu_152    |    0    |    0    |    0    |
|          | arg1_r_8_reload_read_read_fu_158 |    0    |    0    |    0    |
|          | arg1_r_7_reload_read_read_fu_164 |    0    |    0    |    0    |
|          | arg1_r_6_reload_read_read_fu_170 |    0    |    0    |    0    |
|          | arg1_r_5_reload_read_read_fu_176 |    0    |    0    |    0    |
|          | arg1_r_4_reload_read_read_fu_182 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_188      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_195      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_202      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_209      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_216      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_223      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_230      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_237      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      zext_ln37_2_cast_fu_260     |    0    |    0    |    0    |
|          |       zext_ln27_cast_fu_264      |    0    |    0    |    0    |
|   zext   |         zext_ln37_fu_375         |    0    |    0    |    0    |
|          |        zext_ln37_1_fu_454        |    0    |    0    |    0    |
|          |        zext_ln37_3_fu_490        |    0    |    0    |    0    |
|          |        zext_ln37_4_fu_551        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln29_fu_346        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_495          |    0    |    0    |    0    |
|          |         shl_ln37_1_fu_556        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    16   |    0    |   707   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|arg1_r_1_reload_read_reg_796|   32   |
|arg1_r_2_reload_read_reg_801|   32   |
|arg1_r_3_reload_read_reg_807|   32   |
|arg1_r_4_reload_read_reg_840|   32   |
|arg1_r_5_reload_read_reg_832|   32   |
|arg1_r_6_reload_read_reg_825|   32   |
|arg1_r_7_reload_read_reg_819|   32   |
|arg1_r_8_reload_read_reg_814|   32   |
|        arr_1_reg_720       |   64   |
|        arr_2_reg_736       |   64   |
|        arr_3_reg_754       |   64   |
|        arr_4_reg_774       |   64   |
|        arr_5_reg_785       |   64   |
|        arr_6_reg_764       |   64   |
|        arr_7_reg_745       |   64   |
|        arr_8_reg_728       |   64   |
|         i_1_reg_713        |    4   |
|   zext_ln27_cast_reg_854   |   64   |
|  zext_ln37_2_cast_reg_848  |   63   |
+----------------------------+--------+
|            Total           |   899  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   16   |    0   |   707  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   899  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |   899  |   707  |
+-----------+--------+--------+--------+
