
RTOS-OLED-Xplained-Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000df7c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040df7c  0040df7c  0001df7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  0040df84  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000048c  204009d8  0040e95c  000209d8  2**2
                  ALLOC
  4 .stack        00002004  20400e64  0040ede8  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20402e68  00410dec  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002b317  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00005d4b  00000000  00000000  0004bd76  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000fc91  00000000  00000000  00051ac1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000011d0  00000000  00000000  00061752  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001720  00000000  00000000  00062922  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00027e1d  00000000  00000000  00064042  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00018db9  00000000  00000000  0008be5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009aac4  00000000  00000000  000a4c18  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000045d8  00000000  00000000  0013f6dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	68 2e 40 20 cd 1e 40 00 cb 1e 40 00 cb 1e 40 00     h.@ ..@...@...@.
  400010:	cb 1e 40 00 cb 1e 40 00 cb 1e 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	a5 22 40 00 cb 1e 40 00 00 00 00 00 45 23 40 00     ."@...@.....E#@.
  40003c:	ad 23 40 00 cb 1e 40 00 cb 1e 40 00 cb 1e 40 00     .#@...@...@...@.
  40004c:	cb 1e 40 00 cb 1e 40 00 cb 1e 40 00 cb 1e 40 00     ..@...@...@...@.
  40005c:	cb 1e 40 00 cb 1e 40 00 00 00 00 00 bd 1b 40 00     ..@...@.......@.
  40006c:	d1 1b 40 00 e5 1b 40 00 cb 1e 40 00 cb 1e 40 00     ..@...@...@...@.
  40007c:	cb 1e 40 00 f9 1b 40 00 0d 1c 40 00 cb 1e 40 00     ..@...@...@...@.
  40008c:	cb 1e 40 00 cb 1e 40 00 cb 1e 40 00 cb 1e 40 00     ..@...@...@...@.
  40009c:	cb 1e 40 00 cb 1e 40 00 cb 1e 40 00 cb 1e 40 00     ..@...@...@...@.
  4000ac:	cb 1e 40 00 cb 1e 40 00 cb 1e 40 00 cb 1e 40 00     ..@...@...@...@.
  4000bc:	cb 1e 40 00 cb 1e 40 00 cb 1e 40 00 cb 1e 40 00     ..@...@...@...@.
  4000cc:	cb 1e 40 00 00 00 00 00 cb 1e 40 00 00 00 00 00     ..@.......@.....
  4000dc:	cb 1e 40 00 cb 1e 40 00 cb 1e 40 00 cb 1e 40 00     ..@...@...@...@.
  4000ec:	cb 1e 40 00 cb 1e 40 00 cb 1e 40 00 cb 1e 40 00     ..@...@...@...@.
  4000fc:	cb 1e 40 00 cb 1e 40 00 cb 1e 40 00 cb 1e 40 00     ..@...@...@...@.
  40010c:	cb 1e 40 00 cb 1e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 cb 1e 40 00 cb 1e 40 00 cb 1e 40 00     ......@...@...@.
  40012c:	cb 1e 40 00 cb 1e 40 00 00 00 00 00 cb 1e 40 00     ..@...@.......@.
  40013c:	cb 1e 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	0040df84 	.word	0x0040df84

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040df84 	.word	0x0040df84
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	0040df84 	.word	0x0040df84
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00401d41 	.word	0x00401d41

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr
	...

004002f8 <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4002f8:	4b28      	ldr	r3, [pc, #160]	; (40039c <twihs_set_speed+0xa4>)
  4002fa:	4299      	cmp	r1, r3
  4002fc:	d84b      	bhi.n	400396 <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4002fe:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  400302:	4299      	cmp	r1, r3
  400304:	d92d      	bls.n	400362 <twihs_set_speed+0x6a>
{
  400306:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  400308:	4c25      	ldr	r4, [pc, #148]	; (4003a0 <twihs_set_speed+0xa8>)
  40030a:	fba4 3402 	umull	r3, r4, r4, r2
  40030e:	0ba4      	lsrs	r4, r4, #14
  400310:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  400312:	4b24      	ldr	r3, [pc, #144]	; (4003a4 <twihs_set_speed+0xac>)
  400314:	440b      	add	r3, r1
  400316:	009b      	lsls	r3, r3, #2
  400318:	fbb2 f2f3 	udiv	r2, r2, r3
  40031c:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40031e:	2cff      	cmp	r4, #255	; 0xff
  400320:	d91d      	bls.n	40035e <twihs_set_speed+0x66>
  400322:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  400324:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  400326:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400328:	2cff      	cmp	r4, #255	; 0xff
  40032a:	d901      	bls.n	400330 <twihs_set_speed+0x38>
  40032c:	2906      	cmp	r1, #6
  40032e:	d9f9      	bls.n	400324 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400330:	2aff      	cmp	r2, #255	; 0xff
  400332:	d907      	bls.n	400344 <twihs_set_speed+0x4c>
  400334:	2906      	cmp	r1, #6
  400336:	d805      	bhi.n	400344 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  400338:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  40033a:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40033c:	2aff      	cmp	r2, #255	; 0xff
  40033e:	d901      	bls.n	400344 <twihs_set_speed+0x4c>
  400340:	2906      	cmp	r1, #6
  400342:	d9f9      	bls.n	400338 <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  400344:	0213      	lsls	r3, r2, #8
  400346:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  400348:	0409      	lsls	r1, r1, #16
  40034a:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  40034e:	430b      	orrs	r3, r1
  400350:	b2e4      	uxtb	r4, r4
  400352:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  400354:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  400356:	2000      	movs	r0, #0
}
  400358:	f85d 4b04 	ldr.w	r4, [sp], #4
  40035c:	4770      	bx	lr
	uint32_t ckdiv = 0;
  40035e:	2100      	movs	r1, #0
  400360:	e7e6      	b.n	400330 <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  400362:	0049      	lsls	r1, r1, #1
  400364:	fbb2 f2f1 	udiv	r2, r2, r1
  400368:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40036a:	2aff      	cmp	r2, #255	; 0xff
  40036c:	d911      	bls.n	400392 <twihs_set_speed+0x9a>
  40036e:	2300      	movs	r3, #0
			ckdiv++;
  400370:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  400372:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400374:	2aff      	cmp	r2, #255	; 0xff
  400376:	d901      	bls.n	40037c <twihs_set_speed+0x84>
  400378:	2b06      	cmp	r3, #6
  40037a:	d9f9      	bls.n	400370 <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  40037c:	0211      	lsls	r1, r2, #8
  40037e:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  400380:	041b      	lsls	r3, r3, #16
  400382:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  400386:	430b      	orrs	r3, r1
  400388:	b2d2      	uxtb	r2, r2
  40038a:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  40038c:	6102      	str	r2, [r0, #16]
	return PASS;
  40038e:	2000      	movs	r0, #0
  400390:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400392:	2300      	movs	r3, #0
  400394:	e7f2      	b.n	40037c <twihs_set_speed+0x84>
		return FAIL;
  400396:	2001      	movs	r0, #1
  400398:	4770      	bx	lr
  40039a:	bf00      	nop
  40039c:	00061a80 	.word	0x00061a80
  4003a0:	057619f1 	.word	0x057619f1
  4003a4:	3ffd1200 	.word	0x3ffd1200

004003a8 <twihs_master_init>:
{
  4003a8:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  4003aa:	f04f 32ff 	mov.w	r2, #4294967295
  4003ae:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  4003b0:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  4003b2:	2280      	movs	r2, #128	; 0x80
  4003b4:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  4003b6:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4003b8:	2208      	movs	r2, #8
  4003ba:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4003bc:	2220      	movs	r2, #32
  4003be:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4003c0:	2204      	movs	r2, #4
  4003c2:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4003c4:	680a      	ldr	r2, [r1, #0]
  4003c6:	6849      	ldr	r1, [r1, #4]
  4003c8:	4b03      	ldr	r3, [pc, #12]	; (4003d8 <twihs_master_init+0x30>)
  4003ca:	4798      	blx	r3
}
  4003cc:	2801      	cmp	r0, #1
  4003ce:	bf14      	ite	ne
  4003d0:	2000      	movne	r0, #0
  4003d2:	2001      	moveq	r0, #1
  4003d4:	bd08      	pop	{r3, pc}
  4003d6:	bf00      	nop
  4003d8:	004002f9 	.word	0x004002f9

004003dc <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  4003dc:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  4003de:	2a00      	cmp	r2, #0
  4003e0:	d04c      	beq.n	40047c <twihs_master_read+0xa0>
{
  4003e2:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  4003e4:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  4003e6:	2600      	movs	r6, #0
  4003e8:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4003ea:	684b      	ldr	r3, [r1, #4]
  4003ec:	021b      	lsls	r3, r3, #8
  4003ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4003f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4003f6:	7c0d      	ldrb	r5, [r1, #16]
  4003f8:	042d      	lsls	r5, r5, #16
  4003fa:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4003fe:	432b      	orrs	r3, r5
  400400:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  400402:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  400404:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  400406:	b15d      	cbz	r5, 400420 <twihs_master_read+0x44>
	val = addr[0];
  400408:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  40040a:	2d01      	cmp	r5, #1
  40040c:	dd02      	ble.n	400414 <twihs_master_read+0x38>
		val |= addr[1];
  40040e:	784e      	ldrb	r6, [r1, #1]
  400410:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  400414:	2d02      	cmp	r5, #2
  400416:	dd04      	ble.n	400422 <twihs_master_read+0x46>
		val |= addr[2];
  400418:	7889      	ldrb	r1, [r1, #2]
  40041a:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  40041e:	e000      	b.n	400422 <twihs_master_read+0x46>
		return 0;
  400420:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  400422:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  400424:	2301      	movs	r3, #1
  400426:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  400428:	2502      	movs	r5, #2
  40042a:	e012      	b.n	400452 <twihs_master_read+0x76>
  40042c:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  40042e:	f013 0f02 	tst.w	r3, #2
  400432:	d01b      	beq.n	40046c <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  400434:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400436:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  400438:	6a03      	ldr	r3, [r0, #32]
  40043a:	f013 0f01 	tst.w	r3, #1
  40043e:	d0fb      	beq.n	400438 <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  400440:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  400442:	2000      	movs	r0, #0
}
  400444:	bc70      	pop	{r4, r5, r6}
  400446:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  400448:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40044a:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  40044e:	3a01      	subs	r2, #1
  400450:	d0f2      	beq.n	400438 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  400452:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  400454:	f413 7f80 	tst.w	r3, #256	; 0x100
  400458:	d114      	bne.n	400484 <twihs_master_read+0xa8>
  40045a:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  40045e:	2a01      	cmp	r2, #1
  400460:	d0e4      	beq.n	40042c <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  400462:	f013 0f02 	tst.w	r3, #2
  400466:	d1ef      	bne.n	400448 <twihs_master_read+0x6c>
	while (cnt > 0) {
  400468:	2a00      	cmp	r2, #0
  40046a:	d0e5      	beq.n	400438 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  40046c:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  40046e:	f413 7f80 	tst.w	r3, #256	; 0x100
  400472:	d105      	bne.n	400480 <twihs_master_read+0xa4>
		if (!timeout--) {
  400474:	3901      	subs	r1, #1
  400476:	d1f2      	bne.n	40045e <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  400478:	2009      	movs	r0, #9
  40047a:	e7e3      	b.n	400444 <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  40047c:	2001      	movs	r0, #1
  40047e:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  400480:	2005      	movs	r0, #5
  400482:	e7df      	b.n	400444 <twihs_master_read+0x68>
  400484:	2005      	movs	r0, #5
  400486:	e7dd      	b.n	400444 <twihs_master_read+0x68>

00400488 <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  400488:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  40048a:	2b00      	cmp	r3, #0
  40048c:	d043      	beq.n	400516 <twihs_master_write+0x8e>
{
  40048e:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  400490:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  400492:	2600      	movs	r6, #0
  400494:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  400496:	7c0a      	ldrb	r2, [r1, #16]
  400498:	0412      	lsls	r2, r2, #16
  40049a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40049e:	684d      	ldr	r5, [r1, #4]
  4004a0:	022d      	lsls	r5, r5, #8
  4004a2:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  4004a6:	432a      	orrs	r2, r5
  4004a8:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  4004aa:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4004ac:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  4004ae:	b15d      	cbz	r5, 4004c8 <twihs_master_write+0x40>
	val = addr[0];
  4004b0:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  4004b2:	2d01      	cmp	r5, #1
  4004b4:	dd02      	ble.n	4004bc <twihs_master_write+0x34>
		val |= addr[1];
  4004b6:	784e      	ldrb	r6, [r1, #1]
  4004b8:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  4004bc:	2d02      	cmp	r5, #2
  4004be:	dd04      	ble.n	4004ca <twihs_master_write+0x42>
		val |= addr[2];
  4004c0:	7889      	ldrb	r1, [r1, #2]
  4004c2:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  4004c6:	e000      	b.n	4004ca <twihs_master_write+0x42>
		return 0;
  4004c8:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4004ca:	60c2      	str	r2, [r0, #12]
  4004cc:	e004      	b.n	4004d8 <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  4004ce:	f814 2b01 	ldrb.w	r2, [r4], #1
  4004d2:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  4004d4:	3b01      	subs	r3, #1
  4004d6:	d00f      	beq.n	4004f8 <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  4004d8:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4004da:	f412 7f80 	tst.w	r2, #256	; 0x100
  4004de:	d11e      	bne.n	40051e <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  4004e0:	f012 0f04 	tst.w	r2, #4
  4004e4:	d1f3      	bne.n	4004ce <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  4004e6:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4004e8:	f412 7f80 	tst.w	r2, #256	; 0x100
  4004ec:	d115      	bne.n	40051a <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  4004ee:	f012 0f04 	tst.w	r2, #4
  4004f2:	d1ec      	bne.n	4004ce <twihs_master_write+0x46>
	while (cnt > 0) {
  4004f4:	2b00      	cmp	r3, #0
  4004f6:	d1f6      	bne.n	4004e6 <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  4004f8:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4004fa:	f413 7f80 	tst.w	r3, #256	; 0x100
  4004fe:	d111      	bne.n	400524 <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  400500:	f013 0f04 	tst.w	r3, #4
  400504:	d0f8      	beq.n	4004f8 <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  400506:	2302      	movs	r3, #2
  400508:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  40050a:	6a03      	ldr	r3, [r0, #32]
  40050c:	f013 0f01 	tst.w	r3, #1
  400510:	d0fb      	beq.n	40050a <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  400512:	2000      	movs	r0, #0
  400514:	e004      	b.n	400520 <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  400516:	2001      	movs	r0, #1
  400518:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  40051a:	2005      	movs	r0, #5
  40051c:	e000      	b.n	400520 <twihs_master_write+0x98>
  40051e:	2005      	movs	r0, #5
}
  400520:	bc70      	pop	{r4, r5, r6}
  400522:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  400524:	2005      	movs	r0, #5
  400526:	e7fb      	b.n	400520 <twihs_master_write+0x98>

00400528 <FusionAhrsReset>:
 * @brief Resets the AHRS algorithm.  This is equivalent to reinitialising the
 * algorithm while maintaining the current settings.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsReset(FusionAhrs *const ahrs) {
    ahrs->quaternion = FUSION_IDENTITY_QUATERNION;
  400528:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
  40052c:	6143      	str	r3, [r0, #20]
  40052e:	2300      	movs	r3, #0
  400530:	6183      	str	r3, [r0, #24]
  400532:	61c3      	str	r3, [r0, #28]
  400534:	6203      	str	r3, [r0, #32]
    ahrs->accelerometer = FUSION_VECTOR_ZERO;
  400536:	6243      	str	r3, [r0, #36]	; 0x24
  400538:	6283      	str	r3, [r0, #40]	; 0x28
  40053a:	62c3      	str	r3, [r0, #44]	; 0x2c
    ahrs->initialising = true;
  40053c:	2201      	movs	r2, #1
  40053e:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
    ahrs->rampedGain = INITIAL_GAIN;
  400542:	4a0a      	ldr	r2, [pc, #40]	; (40056c <FusionAhrsReset+0x44>)
  400544:	6342      	str	r2, [r0, #52]	; 0x34
    ahrs->halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  400546:	63c3      	str	r3, [r0, #60]	; 0x3c
  400548:	6403      	str	r3, [r0, #64]	; 0x40
  40054a:	6443      	str	r3, [r0, #68]	; 0x44
    ahrs->halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  40054c:	6483      	str	r3, [r0, #72]	; 0x48
  40054e:	64c3      	str	r3, [r0, #76]	; 0x4c
  400550:	6503      	str	r3, [r0, #80]	; 0x50
    ahrs->accelerometerIgnored = false;
  400552:	2300      	movs	r3, #0
  400554:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
    ahrs->accelerationRejectionTimer = 0;
  400558:	6583      	str	r3, [r0, #88]	; 0x58
    ahrs->accelerationRejectionTimeout = false;
  40055a:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    ahrs->magnetometerIgnored = false;
  40055e:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    ahrs->magneticRejectionTimer = 0;
  400562:	6603      	str	r3, [r0, #96]	; 0x60
    ahrs->magneticRejectionTimeout = false;
  400564:	f880 3064 	strb.w	r3, [r0, #100]	; 0x64
  400568:	4770      	bx	lr
  40056a:	bf00      	nop
  40056c:	41200000 	.word	0x41200000

00400570 <FusionAhrsSetSettings>:
/**
 * @brief Sets the AHRS algorithm settings.
 * @param ahrs AHRS algorithm structure.
 * @param settings Settings.
 */
void FusionAhrsSetSettings(FusionAhrs *const ahrs, const FusionAhrsSettings *const settings) {
  400570:	b538      	push	{r3, r4, r5, lr}
  400572:	ed2d 8b02 	vpush	{d8}
  400576:	4604      	mov	r4, r0
  400578:	460d      	mov	r5, r1
    ahrs->settings.convention = settings->convention;
  40057a:	780b      	ldrb	r3, [r1, #0]
  40057c:	7003      	strb	r3, [r0, #0]
    ahrs->settings.gain = settings->gain;
  40057e:	ed91 8a01 	vldr	s16, [r1, #4]
  400582:	ed80 8a01 	vstr	s16, [r0, #4]
    if ((settings->accelerationRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
  400586:	edd1 7a02 	vldr	s15, [r1, #8]
  40058a:	eef5 7a40 	vcmp.f32	s15, #0.0
  40058e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400592:	d001      	beq.n	400598 <FusionAhrsSetSettings+0x28>
  400594:	690b      	ldr	r3, [r1, #16]
  400596:	bb03      	cbnz	r3, 4005da <FusionAhrsSetSettings+0x6a>
        ahrs->settings.accelerationRejection = FLT_MAX;
  400598:	4b23      	ldr	r3, [pc, #140]	; (400628 <FusionAhrsSetSettings+0xb8>)
  40059a:	60a3      	str	r3, [r4, #8]
    } else {
        ahrs->settings.accelerationRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
    }
    if ((settings->magneticRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
  40059c:	edd5 7a03 	vldr	s15, [r5, #12]
  4005a0:	eef5 7a40 	vcmp.f32	s15, #0.0
  4005a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4005a8:	d001      	beq.n	4005ae <FusionAhrsSetSettings+0x3e>
  4005aa:	692b      	ldr	r3, [r5, #16]
  4005ac:	bb43      	cbnz	r3, 400600 <FusionAhrsSetSettings+0x90>
        ahrs->settings.magneticRejection = FLT_MAX;
  4005ae:	4b1e      	ldr	r3, [pc, #120]	; (400628 <FusionAhrsSetSettings+0xb8>)
  4005b0:	60e3      	str	r3, [r4, #12]
    } else {
        ahrs->settings.magneticRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
    }
    ahrs->settings.rejectionTimeout = settings->rejectionTimeout;
  4005b2:	692b      	ldr	r3, [r5, #16]
  4005b4:	6123      	str	r3, [r4, #16]
    if (ahrs->initialising == false) {
  4005b6:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  4005ba:	b90b      	cbnz	r3, 4005c0 <FusionAhrsSetSettings+0x50>
        ahrs->rampedGain = ahrs->settings.gain;
  4005bc:	ed84 8a0d 	vstr	s16, [r4, #52]	; 0x34
    }
    ahrs->rampedGainStep = (INITIAL_GAIN - ahrs->settings.gain) / INITIALISATION_PERIOD;
  4005c0:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
  4005c4:	ee77 7ac8 	vsub.f32	s15, s15, s16
  4005c8:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
  4005cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  4005d0:	ed84 7a0e 	vstr	s14, [r4, #56]	; 0x38
}
  4005d4:	ecbd 8b02 	vpop	{d8}
  4005d8:	bd38      	pop	{r3, r4, r5, pc}
        ahrs->settings.accelerationRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
  4005da:	ed9f 7a14 	vldr	s14, [pc, #80]	; 40062c <FusionAhrsSetSettings+0xbc>
  4005de:	ee67 7a87 	vmul.f32	s15, s15, s14
  4005e2:	ee17 0a90 	vmov	r0, s15
  4005e6:	4b12      	ldr	r3, [pc, #72]	; (400630 <FusionAhrsSetSettings+0xc0>)
  4005e8:	4798      	blx	r3
  4005ea:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  4005ee:	ee07 0a10 	vmov	s14, r0
  4005f2:	ee67 7a27 	vmul.f32	s15, s14, s15
  4005f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
  4005fa:	edc4 7a02 	vstr	s15, [r4, #8]
  4005fe:	e7cd      	b.n	40059c <FusionAhrsSetSettings+0x2c>
        ahrs->settings.magneticRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
  400600:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 40062c <FusionAhrsSetSettings+0xbc>
  400604:	ee67 7a87 	vmul.f32	s15, s15, s14
  400608:	ee17 0a90 	vmov	r0, s15
  40060c:	4b08      	ldr	r3, [pc, #32]	; (400630 <FusionAhrsSetSettings+0xc0>)
  40060e:	4798      	blx	r3
  400610:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  400614:	ee07 0a10 	vmov	s14, r0
  400618:	ee67 7a27 	vmul.f32	s15, s14, s15
  40061c:	ee67 7aa7 	vmul.f32	s15, s15, s15
  400620:	edc4 7a03 	vstr	s15, [r4, #12]
  400624:	e7c5      	b.n	4005b2 <FusionAhrsSetSettings+0x42>
  400626:	bf00      	nop
  400628:	7f7fffff 	.word	0x7f7fffff
  40062c:	3c8efa35 	.word	0x3c8efa35
  400630:	004048b5 	.word	0x004048b5

00400634 <FusionAhrsInitialise>:
void FusionAhrsInitialise(FusionAhrs *const ahrs) {
  400634:	b570      	push	{r4, r5, r6, lr}
  400636:	b086      	sub	sp, #24
  400638:	4606      	mov	r6, r0
    const FusionAhrsSettings settings = {
  40063a:	ac01      	add	r4, sp, #4
  40063c:	4d06      	ldr	r5, [pc, #24]	; (400658 <FusionAhrsInitialise+0x24>)
  40063e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400642:	682b      	ldr	r3, [r5, #0]
  400644:	6023      	str	r3, [r4, #0]
    FusionAhrsSetSettings(ahrs, &settings);
  400646:	a901      	add	r1, sp, #4
  400648:	4630      	mov	r0, r6
  40064a:	4b04      	ldr	r3, [pc, #16]	; (40065c <FusionAhrsInitialise+0x28>)
  40064c:	4798      	blx	r3
    FusionAhrsReset(ahrs);
  40064e:	4630      	mov	r0, r6
  400650:	4b03      	ldr	r3, [pc, #12]	; (400660 <FusionAhrsInitialise+0x2c>)
  400652:	4798      	blx	r3
}
  400654:	b006      	add	sp, #24
  400656:	bd70      	pop	{r4, r5, r6, pc}
  400658:	0040d50c 	.word	0x0040d50c
  40065c:	00400571 	.word	0x00400571
  400660:	00400529 	.word	0x00400529

00400664 <FusionAhrsGetQuaternion>:
/**
 * @brief Returns the quaternion describing the sensor relative to the Earth.
 * @param ahrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs *const ahrs) {
  400664:	b410      	push	{r4}
  400666:	4604      	mov	r4, r0
    return ahrs->quaternion;
  400668:	3114      	adds	r1, #20
  40066a:	c90f      	ldmia	r1, {r0, r1, r2, r3}
  40066c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
  400670:	4620      	mov	r0, r4
  400672:	f85d 4b04 	ldr.w	r4, [sp], #4
  400676:	4770      	bx	lr

00400678 <FusionAhrsSetHeading>:
 * algorithm.  This function can be used to reset drift in heading when the AHRS
 * algorithm is being used without a magnetometer.
 * @param ahrs AHRS algorithm structure.
 * @param heading Heading angle in degrees.
 */
void FusionAhrsSetHeading(FusionAhrs *const ahrs, const float heading) {
  400678:	b510      	push	{r4, lr}
  40067a:	ed2d 8b04 	vpush	{d8-d9}
  40067e:	4604      	mov	r4, r0
  400680:	ee08 1a10 	vmov	s16, r1
#define Q ahrs->quaternion.element
    const float yaw = atan2f(Q.w * Q.z + Q.x * Q.y, 0.5f - Q.y * Q.y - Q.z * Q.z);
  400684:	ed90 7a08 	vldr	s14, [r0, #32]
  400688:	edd0 7a07 	vldr	s15, [r0, #28]
  40068c:	ee67 6aa7 	vmul.f32	s13, s15, s15
  400690:	eeb6 9a00 	vmov.f32	s18, #96	; 0x3f000000  0.5
  400694:	ee79 6a66 	vsub.f32	s13, s18, s13
  400698:	ee27 6a07 	vmul.f32	s12, s14, s14
  40069c:	edd0 5a05 	vldr	s11, [r0, #20]
  4006a0:	ee27 7a25 	vmul.f32	s14, s14, s11
  4006a4:	edd0 5a06 	vldr	s11, [r0, #24]
  4006a8:	ee67 7aa5 	vmul.f32	s15, s15, s11
  4006ac:	ee76 6ac6 	vsub.f32	s13, s13, s12
  4006b0:	ee16 1a90 	vmov	r1, s13
  4006b4:	ee77 7a27 	vadd.f32	s15, s14, s15
  4006b8:	ee17 0a90 	vmov	r0, s15
  4006bc:	4b2f      	ldr	r3, [pc, #188]	; (40077c <FusionAhrsSetHeading+0x104>)
  4006be:	4798      	blx	r3
 * @brief Converts degrees to radians.
 * @param degrees Degrees.
 * @return Radians.
 */
static inline float FusionDegreesToRadians(const float degrees) {
    return degrees * ((float) M_PI / 180.0f);
  4006c0:	eddf 8a2f 	vldr	s17, [pc, #188]	; 400780 <FusionAhrsSetHeading+0x108>
  4006c4:	ee68 8a28 	vmul.f32	s17, s16, s17
    const float halfYawMinusHeading = 0.5f * (yaw - FusionDegreesToRadians(heading));
  4006c8:	ee07 0a90 	vmov	s15, r0
  4006cc:	ee77 8ae8 	vsub.f32	s17, s15, s17
  4006d0:	ee68 8a89 	vmul.f32	s17, s17, s18
    const FusionQuaternion rotation = {.element = {
            .w = cosf(halfYawMinusHeading),
  4006d4:	ee18 0a90 	vmov	r0, s17
  4006d8:	4b2a      	ldr	r3, [pc, #168]	; (400784 <FusionAhrsSetHeading+0x10c>)
  4006da:	4798      	blx	r3
  4006dc:	ee08 0a10 	vmov	s16, r0
            .x = 0.0f,
            .y = 0.0f,
            .z = -1.0f * sinf(halfYawMinusHeading),
  4006e0:	ee18 0a90 	vmov	r0, s17
  4006e4:	4b28      	ldr	r3, [pc, #160]	; (400788 <FusionAhrsSetHeading+0x110>)
  4006e6:	4798      	blx	r3
  4006e8:	ee07 0a90 	vmov	s15, r0
  4006ec:	eeb1 5a67 	vneg.f32	s10, s15
  4006f0:	ed94 6a05 	vldr	s12, [r4, #20]
  4006f4:	edd4 5a06 	vldr	s11, [r4, #24]
  4006f8:	edd4 7a07 	vldr	s15, [r4, #28]
  4006fc:	edd4 4a08 	vldr	s9, [r4, #32]
 */
static inline FusionQuaternion FusionQuaternionMultiply(const FusionQuaternion quaternionA, const FusionQuaternion quaternionB) {
#define A quaternionA.element
#define B quaternionB.element
    const FusionQuaternion result = {.element = {
            .w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z,
  400700:	ed9f 7a22 	vldr	s14, [pc, #136]	; 40078c <FusionAhrsSetHeading+0x114>
  400704:	ee25 4a87 	vmul.f32	s8, s11, s14
  400708:	ee67 3a87 	vmul.f32	s7, s15, s14
            .x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y,
  40070c:	ee26 3a07 	vmul.f32	s6, s12, s14
  400710:	ee24 7a87 	vmul.f32	s14, s9, s14
            .w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z,
  400714:	ee68 6a06 	vmul.f32	s13, s16, s12
  400718:	ee76 6ac4 	vsub.f32	s13, s13, s8
  40071c:	ee76 6ae3 	vsub.f32	s13, s13, s7
  400720:	ee65 2a24 	vmul.f32	s5, s10, s9
  400724:	ee76 6ae2 	vsub.f32	s13, s13, s5
    }};
    ahrs->quaternion = FusionQuaternionMultiply(rotation, ahrs->quaternion);
  400728:	edc4 6a05 	vstr	s13, [r4, #20]
            .x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y,
  40072c:	ee68 6a25 	vmul.f32	s13, s16, s11
  400730:	ee76 6a83 	vadd.f32	s13, s13, s6
  400734:	ee76 6a87 	vadd.f32	s13, s13, s14
  400738:	ee67 2a85 	vmul.f32	s5, s15, s10
  40073c:	ee76 6ae2 	vsub.f32	s13, s13, s5
  400740:	edc4 6a06 	vstr	s13, [r4, #24]
            .y = A.w * B.y - A.x * B.z + A.y * B.w + A.z * B.x,
  400744:	ee68 7a27 	vmul.f32	s15, s16, s15
  400748:	ee77 7ac7 	vsub.f32	s15, s15, s14
  40074c:	ee77 7a83 	vadd.f32	s15, s15, s6
  400750:	ee65 5a85 	vmul.f32	s11, s11, s10
  400754:	ee77 7aa5 	vadd.f32	s15, s15, s11
  400758:	edc4 7a07 	vstr	s15, [r4, #28]
            .z = A.w * B.z + A.x * B.y - A.y * B.x + A.z * B.w,
  40075c:	ee28 8a24 	vmul.f32	s16, s16, s9
  400760:	ee38 8a23 	vadd.f32	s16, s16, s7
  400764:	ee38 8a44 	vsub.f32	s16, s16, s8
  400768:	ee26 6a05 	vmul.f32	s12, s12, s10
  40076c:	ee38 8a06 	vadd.f32	s16, s16, s12
  400770:	ed84 8a08 	vstr	s16, [r4, #32]
#undef Q
}
  400774:	ecbd 8b04 	vpop	{d8-d9}
  400778:	bd10      	pop	{r4, pc}
  40077a:	bf00      	nop
  40077c:	00404a8d 	.word	0x00404a8d
  400780:	3c8efa35 	.word	0x3c8efa35
  400784:	0040483d 	.word	0x0040483d
  400788:	004048b5 	.word	0x004048b5
  40078c:	00000000 	.word	0x00000000

00400790 <FusionAhrsUpdate>:
void FusionAhrsUpdate(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const FusionVector magnetometer, const float deltaTime) {
  400790:	b570      	push	{r4, r5, r6, lr}
  400792:	ed2d 8b0a 	vpush	{d8-d12}
  400796:	b090      	sub	sp, #64	; 0x40
  400798:	4604      	mov	r4, r0
  40079a:	a805      	add	r0, sp, #20
  40079c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  4007a0:	ed9d 9a24 	vldr	s18, [sp, #144]	; 0x90
    ahrs->accelerometer = accelerometer;
  4007a4:	f104 0324 	add.w	r3, r4, #36	; 0x24
  4007a8:	aa1e      	add	r2, sp, #120	; 0x78
  4007aa:	ca07      	ldmia	r2, {r0, r1, r2}
  4007ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (ahrs->initialising == true) {
  4007b0:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  4007b4:	b1bb      	cbz	r3, 4007e6 <FusionAhrsUpdate+0x56>
        ahrs->rampedGain -= ahrs->rampedGainStep * deltaTime;
  4007b6:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
  4007ba:	ee29 7a27 	vmul.f32	s14, s18, s15
  4007be:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
  4007c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
  4007c6:	edc4 7a0d 	vstr	s15, [r4, #52]	; 0x34
        if (ahrs->rampedGain < ahrs->settings.gain) {
  4007ca:	ed94 7a01 	vldr	s14, [r4, #4]
  4007ce:	eef4 7ac7 	vcmpe.f32	s15, s14
  4007d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007d6:	d506      	bpl.n	4007e6 <FusionAhrsUpdate+0x56>
            ahrs->rampedGain = ahrs->settings.gain;
  4007d8:	ed84 7a0d 	vstr	s14, [r4, #52]	; 0x34
            ahrs->initialising = false;
  4007dc:	2300      	movs	r3, #0
  4007de:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
            ahrs->accelerationRejectionTimeout = false;
  4007e2:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    switch (ahrs->settings.convention) {
  4007e6:	7823      	ldrb	r3, [r4, #0]
  4007e8:	2b01      	cmp	r3, #1
  4007ea:	d908      	bls.n	4007fe <FusionAhrsUpdate+0x6e>
  4007ec:	2b02      	cmp	r3, #2
  4007ee:	d06f      	beq.n	4008d0 <FusionAhrsUpdate+0x140>
    return FUSION_VECTOR_ZERO; // avoid compiler warning
  4007f0:	ed9f aa9f 	vldr	s20, [pc, #636]	; 400a70 <FusionAhrsUpdate+0x2e0>
  4007f4:	eef0 aa4a 	vmov.f32	s21, s20
  4007f8:	eeb0 ba4a 	vmov.f32	s22, s20
  4007fc:	e01d      	b.n	40083a <FusionAhrsUpdate+0xaa>
                    .x = Q.x * Q.z - Q.w * Q.y,
  4007fe:	ed94 7a06 	vldr	s14, [r4, #24]
  400802:	ed94 aa08 	vldr	s20, [r4, #32]
  400806:	ed94 6a05 	vldr	s12, [r4, #20]
  40080a:	edd4 aa07 	vldr	s21, [r4, #28]
  40080e:	ee27 ba0a 	vmul.f32	s22, s14, s20
  400812:	ee66 7a2a 	vmul.f32	s15, s12, s21
  400816:	ee3b ba67 	vsub.f32	s22, s22, s15
                    .y = Q.y * Q.z + Q.w * Q.x,
  40081a:	ee6a aa2a 	vmul.f32	s21, s20, s21
  40081e:	ee27 7a06 	vmul.f32	s14, s14, s12
  400822:	ee7a aa87 	vadd.f32	s21, s21, s14
                    .z = Q.w * Q.w - 0.5f + Q.z * Q.z,
  400826:	ee26 6a06 	vmul.f32	s12, s12, s12
  40082a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  40082e:	ee36 7a47 	vsub.f32	s14, s12, s14
  400832:	ee2a aa0a 	vmul.f32	s20, s20, s20
  400836:	ee37 aa0a 	vadd.f32	s20, s14, s20
    ahrs->accelerometerIgnored = true;
  40083a:	2301      	movs	r3, #1
  40083c:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
  400840:	eddd 9a1e 	vldr	s19, [sp, #120]	; 0x78
  400844:	ed9d 8a1f 	vldr	s16, [sp, #124]	; 0x7c
  400848:	eddd 8a20 	vldr	s17, [sp, #128]	; 0x80
    return (vector.axis.x == 0.0f) && (vector.axis.y == 0.0f) && (vector.axis.z == 0.0f);
  40084c:	eef5 9a40 	vcmp.f32	s19, #0.0
  400850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400854:	bf18      	it	ne
  400856:	2300      	movne	r3, #0
  400858:	eeb5 8a40 	vcmp.f32	s16, #0.0
  40085c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    if (FusionVectorIsZero(accelerometer) == false) {
  400860:	f003 0301 	and.w	r3, r3, #1
  400864:	bf18      	it	ne
  400866:	2300      	movne	r3, #0
  400868:	2b00      	cmp	r3, #0
  40086a:	d052      	beq.n	400912 <FusionAhrsUpdate+0x182>
  40086c:	eef5 8a40 	vcmp.f32	s17, #0.0
  400870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400874:	d14d      	bne.n	400912 <FusionAhrsUpdate+0x182>
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  400876:	ed9f 8a7e 	vldr	s16, [pc, #504]	; 400a70 <FusionAhrsUpdate+0x2e0>
  40087a:	eef0 8a48 	vmov.f32	s17, s16
  40087e:	eef0 9a48 	vmov.f32	s19, s16
    ahrs->magnetometerIgnored = true;
  400882:	2301      	movs	r3, #1
  400884:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  400888:	ed9d ca21 	vldr	s24, [sp, #132]	; 0x84
  40088c:	eddd ca22 	vldr	s25, [sp, #136]	; 0x88
  400890:	eddd ba23 	vldr	s23, [sp, #140]	; 0x8c
  400894:	eef5 ca40 	vcmp.f32	s25, #0.0
  400898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40089c:	bf18      	it	ne
  40089e:	2300      	movne	r3, #0
  4008a0:	eeb5 ca40 	vcmp.f32	s24, #0.0
  4008a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    if (FusionVectorIsZero(magnetometer) == false) {
  4008a8:	f003 0301 	and.w	r3, r3, #1
  4008ac:	bf18      	it	ne
  4008ae:	2300      	movne	r3, #0
  4008b0:	2b00      	cmp	r3, #0
  4008b2:	f000 80aa 	beq.w	400a0a <FusionAhrsUpdate+0x27a>
  4008b6:	eef5 ba40 	vcmp.f32	s23, #0.0
  4008ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008be:	f040 80a4 	bne.w	400a0a <FusionAhrsUpdate+0x27a>
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  4008c2:	eddf 5a6b 	vldr	s11, [pc, #428]	; 400a70 <FusionAhrsUpdate+0x2e0>
  4008c6:	eef0 6a65 	vmov.f32	s13, s11
  4008ca:	eeb0 6a65 	vmov.f32	s12, s11
  4008ce:	e167      	b.n	400ba0 <FusionAhrsUpdate+0x410>
                    .x = Q.w * Q.y - Q.x * Q.z,
  4008d0:	ed94 7a05 	vldr	s14, [r4, #20]
  4008d4:	edd4 5a07 	vldr	s11, [r4, #28]
  4008d8:	ed94 5a06 	vldr	s10, [r4, #24]
  4008dc:	ed94 6a08 	vldr	s12, [r4, #32]
  4008e0:	ee27 ba25 	vmul.f32	s22, s14, s11
  4008e4:	ee65 7a06 	vmul.f32	s15, s10, s12
  4008e8:	ee3b ba67 	vsub.f32	s22, s22, s15
                    .y = -1.0f * (Q.y * Q.z + Q.w * Q.x),
  4008ec:	ee65 aa86 	vmul.f32	s21, s11, s12
  4008f0:	ee27 5a05 	vmul.f32	s10, s14, s10
  4008f4:	ee7a aa85 	vadd.f32	s21, s21, s10
  4008f8:	eef1 aa6a 	vneg.f32	s21, s21
                    .z = 0.5f - Q.w * Q.w - Q.z * Q.z,
  4008fc:	ee27 7a07 	vmul.f32	s14, s14, s14
  400900:	eeb6 aa00 	vmov.f32	s20, #96	; 0x3f000000  0.5
  400904:	ee3a 7a47 	vsub.f32	s14, s20, s14
  400908:	ee26 6a06 	vmul.f32	s12, s12, s12
  40090c:	ee37 aa46 	vsub.f32	s20, s14, s12
  400910:	e793      	b.n	40083a <FusionAhrsUpdate+0xaa>
        if (ahrs->accelerationRejectionTimer > ahrs->settings.rejectionTimeout) {
  400912:	6da2      	ldr	r2, [r4, #88]	; 0x58
  400914:	6923      	ldr	r3, [r4, #16]
  400916:	429a      	cmp	r2, r3
  400918:	d859      	bhi.n	4009ce <FusionAhrsUpdate+0x23e>
            .x = vectorA.axis.x * vectorB.axis.x,
  40091a:	ee69 7aa9 	vmul.f32	s15, s19, s19
            .y = vectorA.axis.y * vectorB.axis.y,
  40091e:	ee28 7a08 	vmul.f32	s14, s16, s16
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400922:	ee77 7a87 	vadd.f32	s15, s15, s14
            .z = vectorA.axis.z * vectorB.axis.z,
  400926:	ee28 7aa8 	vmul.f32	s14, s17, s17
    return vector.axis.x + vector.axis.y + vector.axis.z;
  40092a:	ee77 7a87 	vadd.f32	s15, s15, s14
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  40092e:	4b51      	ldr	r3, [pc, #324]	; (400a74 <FusionAhrsUpdate+0x2e4>)
  400930:	ee17 2a90 	vmov	r2, s15
  400934:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400938:	ee06 3a90 	vmov	s13, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  40093c:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 400a78 <FusionAhrsUpdate+0x2e8>
  400940:	ee67 7a87 	vmul.f32	s15, s15, s14
  400944:	ee67 7aa6 	vmul.f32	s15, s15, s13
  400948:	ee67 7aa6 	vmul.f32	s15, s15, s13
  40094c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 400a7c <FusionAhrsUpdate+0x2ec>
  400950:	ee77 7a67 	vsub.f32	s15, s14, s15
  400954:	ee67 7aa6 	vmul.f32	s15, s15, s13
            .x = vector.axis.x * scalar,
  400958:	ee27 5aa9 	vmul.f32	s10, s15, s19
            .y = vector.axis.y * scalar,
  40095c:	ee67 5a88 	vmul.f32	s11, s15, s16
            .z = vector.axis.z * scalar,
  400960:	ee68 8aa7 	vmul.f32	s17, s17, s15
            .x = A.y * B.z - A.z * B.y,
  400964:	ee25 7a8a 	vmul.f32	s14, s11, s20
  400968:	ee6a 7aa8 	vmul.f32	s15, s21, s17
  40096c:	ee77 9a67 	vsub.f32	s19, s14, s15
            .y = A.z * B.x - A.x * B.z,
  400970:	ee68 8a8b 	vmul.f32	s17, s17, s22
  400974:	ee65 6a0a 	vmul.f32	s13, s10, s20
  400978:	ee78 8ae6 	vsub.f32	s17, s17, s13
            .z = A.x * B.y - A.y * B.x,
  40097c:	ee2a 8a85 	vmul.f32	s16, s21, s10
  400980:	ee65 5a8b 	vmul.f32	s11, s11, s22
  400984:	ee38 8a65 	vsub.f32	s16, s16, s11
        ahrs->halfAccelerometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(accelerometer), halfGravity);
  400988:	edc4 9a0f 	vstr	s19, [r4, #60]	; 0x3c
  40098c:	edc4 8a10 	vstr	s17, [r4, #64]	; 0x40
  400990:	ed84 8a11 	vstr	s16, [r4, #68]	; 0x44
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfAccelerometerFeedback) <= ahrs->settings.accelerationRejection)) {
  400994:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  400998:	b973      	cbnz	r3, 4009b8 <FusionAhrsUpdate+0x228>
            .x = vectorA.axis.x * vectorB.axis.x,
  40099a:	ee69 7aa9 	vmul.f32	s15, s19, s19
            .y = vectorA.axis.y * vectorB.axis.y,
  40099e:	ee28 7aa8 	vmul.f32	s14, s17, s17
    return vector.axis.x + vector.axis.y + vector.axis.z;
  4009a2:	ee77 7a87 	vadd.f32	s15, s15, s14
  4009a6:	ee48 7a08 	vmla.f32	s15, s16, s16
  4009aa:	ed94 7a02 	vldr	s14, [r4, #8]
  4009ae:	eef4 7ac7 	vcmpe.f32	s15, s14
  4009b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4009b6:	d81e      	bhi.n	4009f6 <FusionAhrsUpdate+0x266>
            ahrs->accelerometerIgnored = false;
  4009b8:	2300      	movs	r3, #0
  4009ba:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
            ahrs->accelerationRejectionTimer -= ahrs->accelerationRejectionTimer >= 10 ? 10 : 0;
  4009be:	6da3      	ldr	r3, [r4, #88]	; 0x58
  4009c0:	2b09      	cmp	r3, #9
  4009c2:	bf8c      	ite	hi
  4009c4:	220a      	movhi	r2, #10
  4009c6:	2200      	movls	r2, #0
  4009c8:	1a9b      	subs	r3, r3, r2
  4009ca:	65a3      	str	r3, [r4, #88]	; 0x58
  4009cc:	e759      	b.n	400882 <FusionAhrsUpdate+0xf2>
            const FusionQuaternion quaternion = ahrs->quaternion;
  4009ce:	ae09      	add	r6, sp, #36	; 0x24
  4009d0:	f104 0514 	add.w	r5, r4, #20
  4009d4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  4009d8:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
            FusionAhrsReset(ahrs);
  4009dc:	4620      	mov	r0, r4
  4009de:	4b28      	ldr	r3, [pc, #160]	; (400a80 <FusionAhrsUpdate+0x2f0>)
  4009e0:	4798      	blx	r3
            ahrs->quaternion = quaternion;
  4009e2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
  4009e6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
            ahrs->accelerationRejectionTimer = 0;
  4009ea:	2300      	movs	r3, #0
  4009ec:	65a3      	str	r3, [r4, #88]	; 0x58
            ahrs->accelerationRejectionTimeout = true;
  4009ee:	2301      	movs	r3, #1
  4009f0:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  4009f4:	e791      	b.n	40091a <FusionAhrsUpdate+0x18a>
            ahrs->accelerationRejectionTimer++;
  4009f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
  4009f8:	3301      	adds	r3, #1
  4009fa:	65a3      	str	r3, [r4, #88]	; 0x58
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  4009fc:	ed9f 8a1c 	vldr	s16, [pc, #112]	; 400a70 <FusionAhrsUpdate+0x2e0>
  400a00:	eef0 8a48 	vmov.f32	s17, s16
  400a04:	eef0 9a48 	vmov.f32	s19, s16
  400a08:	e73b      	b.n	400882 <FusionAhrsUpdate+0xf2>
        ahrs->magneticRejectionTimeout = false;
  400a0a:	2300      	movs	r3, #0
  400a0c:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
        if (ahrs->magneticRejectionTimer > ahrs->settings.rejectionTimeout) {
  400a10:	6e22      	ldr	r2, [r4, #96]	; 0x60
  400a12:	6923      	ldr	r3, [r4, #16]
  400a14:	429a      	cmp	r2, r3
  400a16:	d80f      	bhi.n	400a38 <FusionAhrsUpdate+0x2a8>
    switch (ahrs->settings.convention) {
  400a18:	7823      	ldrb	r3, [r4, #0]
  400a1a:	2b01      	cmp	r3, #1
  400a1c:	f000 8157 	beq.w	400cce <FusionAhrsUpdate+0x53e>
  400a20:	2b00      	cmp	r3, #0
  400a22:	d033      	beq.n	400a8c <FusionAhrsUpdate+0x2fc>
  400a24:	2b02      	cmp	r3, #2
  400a26:	f000 8173 	beq.w	400d10 <FusionAhrsUpdate+0x580>
    return FUSION_VECTOR_ZERO; // avoid compiler warning
  400a2a:	eddf 4a11 	vldr	s9, [pc, #68]	; 400a70 <FusionAhrsUpdate+0x2e0>
  400a2e:	eef0 3a64 	vmov.f32	s7, s9
  400a32:	eeb0 4a64 	vmov.f32	s8, s9
  400a36:	e047      	b.n	400ac8 <FusionAhrsUpdate+0x338>
            FusionAhrsSetHeading(ahrs, FusionCompassCalculateHeading(ahrs->settings.convention, halfGravity, magnetometer));
  400a38:	7825      	ldrb	r5, [r4, #0]
  400a3a:	ed8d ba0d 	vstr	s22, [sp, #52]	; 0x34
  400a3e:	edcd aa0e 	vstr	s21, [sp, #56]	; 0x38
  400a42:	ed8d aa0f 	vstr	s20, [sp, #60]	; 0x3c
  400a46:	ab21      	add	r3, sp, #132	; 0x84
  400a48:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  400a4c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  400a50:	ab10      	add	r3, sp, #64	; 0x40
  400a52:	e913 000e 	ldmdb	r3, {r1, r2, r3}
  400a56:	4628      	mov	r0, r5
  400a58:	4d0a      	ldr	r5, [pc, #40]	; (400a84 <FusionAhrsUpdate+0x2f4>)
  400a5a:	47a8      	blx	r5
  400a5c:	4601      	mov	r1, r0
  400a5e:	4620      	mov	r0, r4
  400a60:	4b09      	ldr	r3, [pc, #36]	; (400a88 <FusionAhrsUpdate+0x2f8>)
  400a62:	4798      	blx	r3
            ahrs->magneticRejectionTimer = 0;
  400a64:	2300      	movs	r3, #0
  400a66:	6623      	str	r3, [r4, #96]	; 0x60
            ahrs->magneticRejectionTimeout = true;
  400a68:	2301      	movs	r3, #1
  400a6a:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
  400a6e:	e7d3      	b.n	400a18 <FusionAhrsUpdate+0x288>
  400a70:	00000000 	.word	0x00000000
  400a74:	5f1f1412 	.word	0x5f1f1412
  400a78:	3f36d312 	.word	0x3f36d312
  400a7c:	3fd851ff 	.word	0x3fd851ff
  400a80:	00400529 	.word	0x00400529
  400a84:	00400dd9 	.word	0x00400dd9
  400a88:	00400679 	.word	0x00400679
                    .x = Q.x * Q.y + Q.w * Q.z,
  400a8c:	edd4 6a06 	vldr	s13, [r4, #24]
  400a90:	edd4 7a07 	vldr	s15, [r4, #28]
  400a94:	edd4 4a05 	vldr	s9, [r4, #20]
  400a98:	ed94 6a08 	vldr	s12, [r4, #32]
  400a9c:	ee26 4aa7 	vmul.f32	s8, s13, s15
  400aa0:	ee24 7a86 	vmul.f32	s14, s9, s12
  400aa4:	ee34 4a07 	vadd.f32	s8, s8, s14
                    .y = Q.w * Q.w - 0.5f + Q.y * Q.y,
  400aa8:	ee64 5aa4 	vmul.f32	s11, s9, s9
  400aac:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
  400ab0:	ee75 5ae3 	vsub.f32	s11, s11, s7
  400ab4:	ee67 3aa7 	vmul.f32	s7, s15, s15
  400ab8:	ee75 3aa3 	vadd.f32	s7, s11, s7
                    .z = Q.y * Q.z - Q.w * Q.x,
  400abc:	ee67 7a86 	vmul.f32	s15, s15, s12
  400ac0:	ee66 6aa4 	vmul.f32	s13, s13, s9
  400ac4:	ee77 4ae6 	vsub.f32	s9, s15, s13
            .x = A.y * B.z - A.z * B.y,
  400ac8:	ee2a 6aab 	vmul.f32	s12, s21, s23
  400acc:	ee6c 7a8a 	vmul.f32	s15, s25, s20
  400ad0:	ee36 6a67 	vsub.f32	s12, s12, s15
            .y = A.z * B.x - A.x * B.z,
  400ad4:	ee2c 7a0a 	vmul.f32	s14, s24, s20
  400ad8:	ee6b ba2b 	vmul.f32	s23, s22, s23
  400adc:	ee37 7a6b 	vsub.f32	s14, s14, s23
            .z = A.x * B.y - A.y * B.x,
  400ae0:	ee6b 7a2c 	vmul.f32	s15, s22, s25
  400ae4:	ee6a 6a8c 	vmul.f32	s13, s21, s24
  400ae8:	ee77 6ae6 	vsub.f32	s13, s15, s13
            .x = vectorA.axis.x * vectorB.axis.x,
  400aec:	ee26 5a06 	vmul.f32	s10, s12, s12
            .y = vectorA.axis.y * vectorB.axis.y,
  400af0:	ee67 7a07 	vmul.f32	s15, s14, s14
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400af4:	ee35 5a27 	vadd.f32	s10, s10, s15
            .z = vectorA.axis.z * vectorB.axis.z,
  400af8:	ee66 7aa6 	vmul.f32	s15, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400afc:	ee35 5a27 	vadd.f32	s10, s10, s15
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400b00:	4b99      	ldr	r3, [pc, #612]	; (400d68 <FusionAhrsUpdate+0x5d8>)
  400b02:	ee15 2a10 	vmov	r2, s10
  400b06:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400b0a:	ee05 3a90 	vmov	s11, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400b0e:	eddf 7a97 	vldr	s15, [pc, #604]	; 400d6c <FusionAhrsUpdate+0x5dc>
  400b12:	ee25 5a27 	vmul.f32	s10, s10, s15
  400b16:	ee25 5a25 	vmul.f32	s10, s10, s11
  400b1a:	ee25 5a25 	vmul.f32	s10, s10, s11
  400b1e:	eddf 7a94 	vldr	s15, [pc, #592]	; 400d70 <FusionAhrsUpdate+0x5e0>
  400b22:	ee77 7ac5 	vsub.f32	s15, s15, s10
  400b26:	ee67 7aa5 	vmul.f32	s15, s15, s11
            .x = vector.axis.x * scalar,
  400b2a:	ee67 5a86 	vmul.f32	s11, s15, s12
            .y = vector.axis.y * scalar,
  400b2e:	ee27 7a87 	vmul.f32	s14, s15, s14
            .z = vector.axis.z * scalar,
  400b32:	ee67 7aa6 	vmul.f32	s15, s15, s13
            .x = A.y * B.z - A.z * B.y,
  400b36:	ee27 6a24 	vmul.f32	s12, s14, s9
  400b3a:	ee67 6aa3 	vmul.f32	s13, s15, s7
  400b3e:	ee36 6a66 	vsub.f32	s12, s12, s13
            .y = A.z * B.x - A.x * B.z,
  400b42:	ee67 7a84 	vmul.f32	s15, s15, s8
  400b46:	ee65 6aa4 	vmul.f32	s13, s11, s9
  400b4a:	ee77 6ae6 	vsub.f32	s13, s15, s13
            .z = A.x * B.y - A.y * B.x,
  400b4e:	ee65 5aa3 	vmul.f32	s11, s11, s7
  400b52:	ee27 7a04 	vmul.f32	s14, s14, s8
  400b56:	ee75 5ac7 	vsub.f32	s11, s11, s14
        ahrs->halfMagnetometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(FusionVectorCrossProduct(halfGravity, magnetometer)), halfMagnetic);
  400b5a:	ed84 6a12 	vstr	s12, [r4, #72]	; 0x48
  400b5e:	edc4 6a13 	vstr	s13, [r4, #76]	; 0x4c
  400b62:	edc4 5a14 	vstr	s11, [r4, #80]	; 0x50
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfMagnetometerFeedback) <= ahrs->settings.magneticRejection)) {
  400b66:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  400b6a:	b97b      	cbnz	r3, 400b8c <FusionAhrsUpdate+0x3fc>
            .x = vectorA.axis.x * vectorB.axis.x,
  400b6c:	ee66 7a06 	vmul.f32	s15, s12, s12
            .y = vectorA.axis.y * vectorB.axis.y,
  400b70:	ee26 7aa6 	vmul.f32	s14, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400b74:	ee77 7a87 	vadd.f32	s15, s15, s14
  400b78:	ee45 7aa5 	vmla.f32	s15, s11, s11
  400b7c:	ed94 7a03 	vldr	s14, [r4, #12]
  400b80:	eef4 7ac7 	vcmpe.f32	s15, s14
  400b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400b88:	f200 80e3 	bhi.w	400d52 <FusionAhrsUpdate+0x5c2>
            ahrs->magnetometerIgnored = false;
  400b8c:	2300      	movs	r3, #0
  400b8e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
            ahrs->magneticRejectionTimer -= ahrs->magneticRejectionTimer >= 10 ? 10 : 0;
  400b92:	6e23      	ldr	r3, [r4, #96]	; 0x60
  400b94:	2b09      	cmp	r3, #9
  400b96:	bf8c      	ite	hi
  400b98:	220a      	movhi	r2, #10
  400b9a:	2200      	movls	r2, #0
  400b9c:	1a9b      	subs	r3, r3, r2
  400b9e:	6623      	str	r3, [r4, #96]	; 0x60
    const FusionVector adjustedHalfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(FusionVectorAdd(halfAccelerometerFeedback, halfMagnetometerFeedback), ahrs->rampedGain));
  400ba0:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
            .x = vectorA.axis.x + vectorB.axis.x,
  400ba4:	ee36 7a29 	vadd.f32	s14, s12, s19
            .x = vector.axis.x * scalar,
  400ba8:	ee27 7a27 	vmul.f32	s14, s14, s15
  400bac:	ed9f 5a71 	vldr	s10, [pc, #452]	; 400d74 <FusionAhrsUpdate+0x5e4>
  400bb0:	ed9d 6a05 	vldr	s12, [sp, #20]
  400bb4:	ee26 6a05 	vmul.f32	s12, s12, s10
            .x = vectorA.axis.x + vectorB.axis.x,
  400bb8:	ee37 7a06 	vadd.f32	s14, s14, s12
            .x = vector.axis.x * scalar,
  400bbc:	ee27 7a09 	vmul.f32	s14, s14, s18
            .y = vectorA.axis.y + vectorB.axis.y,
  400bc0:	ee78 6aa6 	vadd.f32	s13, s17, s13
            .y = vector.axis.y * scalar,
  400bc4:	ee66 6aa7 	vmul.f32	s13, s13, s15
  400bc8:	eddd 8a06 	vldr	s17, [sp, #24]
  400bcc:	ee68 8a85 	vmul.f32	s17, s17, s10
            .y = vectorA.axis.y + vectorB.axis.y,
  400bd0:	ee76 6aa8 	vadd.f32	s13, s13, s17
            .y = vector.axis.y * scalar,
  400bd4:	ee66 6a89 	vmul.f32	s13, s13, s18
            .z = vectorA.axis.z + vectorB.axis.z,
  400bd8:	ee38 8a25 	vadd.f32	s16, s16, s11
            .z = vector.axis.z * scalar,
  400bdc:	ee28 8a27 	vmul.f32	s16, s16, s15
  400be0:	eddd 7a07 	vldr	s15, [sp, #28]
  400be4:	ee67 7a85 	vmul.f32	s15, s15, s10
            .z = vectorA.axis.z + vectorB.axis.z,
  400be8:	ee38 8a27 	vadd.f32	s16, s16, s15
            .z = vector.axis.z * scalar,
  400bec:	ee68 7a09 	vmul.f32	s15, s16, s18
  400bf0:	ed94 3a05 	vldr	s6, [r4, #20]
  400bf4:	edd4 3a06 	vldr	s7, [r4, #24]
  400bf8:	ed94 4a07 	vldr	s8, [r4, #28]
  400bfc:	ed94 5a08 	vldr	s10, [r4, #32]
 */
static inline FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector vector) {
#define Q quaternion.element
#define V vector.axis
    const FusionQuaternion result = {.element = {
            .w = -Q.x * V.x - Q.y * V.y - Q.z * V.z,
  400c00:	ee63 5ac7 	vnmul.f32	s11, s7, s14
  400c04:	ee26 6a84 	vmul.f32	s12, s13, s8
  400c08:	ee75 5ac6 	vsub.f32	s11, s11, s12
  400c0c:	ee27 6a85 	vmul.f32	s12, s15, s10
  400c10:	ee75 5ac6 	vsub.f32	s11, s11, s12
            .w = quaternionA.element.w + quaternionB.element.w,
  400c14:	ee75 5a83 	vadd.f32	s11, s11, s6
            .x = Q.w * V.x + Q.y * V.z - Q.z * V.y,
  400c18:	ee67 4a03 	vmul.f32	s9, s14, s6
  400c1c:	ee27 6a84 	vmul.f32	s12, s15, s8
  400c20:	ee74 4a86 	vadd.f32	s9, s9, s12
  400c24:	ee26 6a85 	vmul.f32	s12, s13, s10
  400c28:	ee74 4ac6 	vsub.f32	s9, s9, s12
            .x = quaternionA.element.x + quaternionB.element.x,
  400c2c:	ee74 4aa3 	vadd.f32	s9, s9, s7
            .y = Q.w * V.y - Q.x * V.z + Q.z * V.x,
  400c30:	ee26 6a83 	vmul.f32	s12, s13, s6
  400c34:	ee67 2aa3 	vmul.f32	s5, s15, s7
  400c38:	ee36 6a62 	vsub.f32	s12, s12, s5
  400c3c:	ee67 2a05 	vmul.f32	s5, s14, s10
  400c40:	ee36 6a22 	vadd.f32	s12, s12, s5
            .y = quaternionA.element.y + quaternionB.element.y,
  400c44:	ee36 6a04 	vadd.f32	s12, s12, s8
            .z = Q.w * V.z + Q.x * V.y - Q.y * V.x,
  400c48:	ee67 7a83 	vmul.f32	s15, s15, s6
  400c4c:	ee66 6aa3 	vmul.f32	s13, s13, s7
  400c50:	ee77 7aa6 	vadd.f32	s15, s15, s13
  400c54:	ee27 7a04 	vmul.f32	s14, s14, s8
  400c58:	ee77 7ac7 	vsub.f32	s15, s15, s14
            .z = quaternionA.element.z + quaternionB.element.z,
  400c5c:	ee77 7a85 	vadd.f32	s15, s15, s10
static inline FusionQuaternion FusionQuaternionNormalise(const FusionQuaternion quaternion) {
#define Q quaternion.element
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
  400c60:	ee25 7aa5 	vmul.f32	s14, s11, s11
  400c64:	ee64 6aa4 	vmul.f32	s13, s9, s9
  400c68:	ee37 7a26 	vadd.f32	s14, s14, s13
  400c6c:	ee66 6a06 	vmul.f32	s13, s12, s12
  400c70:	ee37 7a26 	vadd.f32	s14, s14, s13
  400c74:	ee67 6aa7 	vmul.f32	s13, s15, s15
  400c78:	ee37 7a26 	vadd.f32	s14, s14, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400c7c:	4b3a      	ldr	r3, [pc, #232]	; (400d68 <FusionAhrsUpdate+0x5d8>)
  400c7e:	ee17 2a10 	vmov	r2, s14
  400c82:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400c86:	ee05 3a10 	vmov	s10, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400c8a:	eddf 6a38 	vldr	s13, [pc, #224]	; 400d6c <FusionAhrsUpdate+0x5dc>
  400c8e:	ee27 7a26 	vmul.f32	s14, s14, s13
  400c92:	ee27 7a05 	vmul.f32	s14, s14, s10
  400c96:	ee27 7a05 	vmul.f32	s14, s14, s10
  400c9a:	eddf 6a35 	vldr	s13, [pc, #212]	; 400d70 <FusionAhrsUpdate+0x5e0>
  400c9e:	ee36 7ac7 	vsub.f32	s14, s13, s14
  400ca2:	ee27 7a05 	vmul.f32	s14, s14, s10
#endif
    const FusionQuaternion result = {.element = {
            .w = Q.w * magnitudeReciprocal,
  400ca6:	ee67 5a25 	vmul.f32	s11, s14, s11
    ahrs->quaternion = FusionQuaternionNormalise(ahrs->quaternion);
  400caa:	edc4 5a05 	vstr	s11, [r4, #20]
            .x = Q.x * magnitudeReciprocal,
  400cae:	ee67 6a24 	vmul.f32	s13, s14, s9
  400cb2:	edc4 6a06 	vstr	s13, [r4, #24]
            .y = Q.y * magnitudeReciprocal,
  400cb6:	ee27 6a06 	vmul.f32	s12, s14, s12
  400cba:	ed84 6a07 	vstr	s12, [r4, #28]
            .z = Q.z * magnitudeReciprocal,
  400cbe:	ee27 7a27 	vmul.f32	s14, s14, s15
  400cc2:	ed84 7a08 	vstr	s14, [r4, #32]
}
  400cc6:	b010      	add	sp, #64	; 0x40
  400cc8:	ecbd 8b0a 	vpop	{d8-d12}
  400ccc:	bd70      	pop	{r4, r5, r6, pc}
                    .x = 0.5f - Q.w * Q.w - Q.x * Q.x,
  400cce:	edd4 6a05 	vldr	s13, [r4, #20]
  400cd2:	edd4 7a06 	vldr	s15, [r4, #24]
  400cd6:	ee26 4aa6 	vmul.f32	s8, s13, s13
  400cda:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  400cde:	ee37 7a44 	vsub.f32	s14, s14, s8
  400ce2:	ee27 4aa7 	vmul.f32	s8, s15, s15
  400ce6:	ee37 4a44 	vsub.f32	s8, s14, s8
                    .y = Q.w * Q.z - Q.x * Q.y,
  400cea:	edd4 4a08 	vldr	s9, [r4, #32]
  400cee:	ed94 5a07 	vldr	s10, [r4, #28]
  400cf2:	ee66 5aa4 	vmul.f32	s11, s13, s9
  400cf6:	ee27 7a85 	vmul.f32	s14, s15, s10
  400cfa:	ee75 3ac7 	vsub.f32	s7, s11, s14
                    .z = -1.0f * (Q.x * Q.z + Q.w * Q.y),
  400cfe:	ee67 4aa4 	vmul.f32	s9, s15, s9
  400d02:	ee66 6a85 	vmul.f32	s13, s13, s10
  400d06:	ee74 4aa6 	vadd.f32	s9, s9, s13
  400d0a:	eef1 4a64 	vneg.f32	s9, s9
  400d0e:	e6db      	b.n	400ac8 <FusionAhrsUpdate+0x338>
                    .x = -1.0f * (Q.x * Q.y + Q.w * Q.z),
  400d10:	edd4 6a06 	vldr	s13, [r4, #24]
  400d14:	edd4 7a07 	vldr	s15, [r4, #28]
  400d18:	edd4 4a05 	vldr	s9, [r4, #20]
  400d1c:	ed94 6a08 	vldr	s12, [r4, #32]
  400d20:	ee26 7aa7 	vmul.f32	s14, s13, s15
  400d24:	ee24 4a86 	vmul.f32	s8, s9, s12
  400d28:	ee37 7a04 	vadd.f32	s14, s14, s8
  400d2c:	eeb1 4a47 	vneg.f32	s8, s14
                    .y = 0.5f - Q.w * Q.w - Q.y * Q.y,
  400d30:	ee64 3aa4 	vmul.f32	s7, s9, s9
  400d34:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
  400d38:	ee75 5ae3 	vsub.f32	s11, s11, s7
  400d3c:	ee67 3aa7 	vmul.f32	s7, s15, s15
  400d40:	ee75 3ae3 	vsub.f32	s7, s11, s7
                    .z = Q.w * Q.x - Q.y * Q.z,
  400d44:	ee66 6aa4 	vmul.f32	s13, s13, s9
  400d48:	ee67 7a86 	vmul.f32	s15, s15, s12
  400d4c:	ee76 4ae7 	vsub.f32	s9, s13, s15
  400d50:	e6ba      	b.n	400ac8 <FusionAhrsUpdate+0x338>
            ahrs->magneticRejectionTimer++;
  400d52:	6e23      	ldr	r3, [r4, #96]	; 0x60
  400d54:	3301      	adds	r3, #1
  400d56:	6623      	str	r3, [r4, #96]	; 0x60
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  400d58:	eddf 5a07 	vldr	s11, [pc, #28]	; 400d78 <FusionAhrsUpdate+0x5e8>
  400d5c:	eef0 6a65 	vmov.f32	s13, s11
  400d60:	eeb0 6a65 	vmov.f32	s12, s11
  400d64:	e71c      	b.n	400ba0 <FusionAhrsUpdate+0x410>
  400d66:	bf00      	nop
  400d68:	5f1f1412 	.word	0x5f1f1412
  400d6c:	3f36d312 	.word	0x3f36d312
  400d70:	3fd851ff 	.word	0x3fd851ff
  400d74:	3c0efa35 	.word	0x3c0efa35
  400d78:	00000000 	.word	0x00000000

00400d7c <FusionAhrsUpdateNoMagnetometer>:
void FusionAhrsUpdateNoMagnetometer(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const float deltaTime) {
  400d7c:	b530      	push	{r4, r5, lr}
  400d7e:	b091      	sub	sp, #68	; 0x44
  400d80:	4605      	mov	r5, r0
  400d82:	ac09      	add	r4, sp, #36	; 0x24
  400d84:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    FusionAhrsUpdate(ahrs, gyroscope, accelerometer, FUSION_VECTOR_ZERO, deltaTime);
  400d88:	2300      	movs	r3, #0
  400d8a:	930d      	str	r3, [sp, #52]	; 0x34
  400d8c:	930e      	str	r3, [sp, #56]	; 0x38
  400d8e:	930f      	str	r3, [sp, #60]	; 0x3c
  400d90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  400d92:	9306      	str	r3, [sp, #24]
  400d94:	ab03      	add	r3, sp, #12
  400d96:	aa10      	add	r2, sp, #64	; 0x40
  400d98:	e912 0007 	ldmdb	r2, {r0, r1, r2}
  400d9c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  400da0:	ab14      	add	r3, sp, #80	; 0x50
  400da2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  400da6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  400daa:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
  400dae:	4628      	mov	r0, r5
  400db0:	4c07      	ldr	r4, [pc, #28]	; (400dd0 <FusionAhrsUpdateNoMagnetometer+0x54>)
  400db2:	47a0      	blx	r4
    if ((ahrs->initialising == true) && (ahrs->accelerationRejectionTimeout == false)) {
  400db4:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
  400db8:	b113      	cbz	r3, 400dc0 <FusionAhrsUpdateNoMagnetometer+0x44>
  400dba:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
  400dbe:	b10b      	cbz	r3, 400dc4 <FusionAhrsUpdateNoMagnetometer+0x48>
}
  400dc0:	b011      	add	sp, #68	; 0x44
  400dc2:	bd30      	pop	{r4, r5, pc}
        FusionAhrsSetHeading(ahrs, 0.0f);
  400dc4:	2100      	movs	r1, #0
  400dc6:	4628      	mov	r0, r5
  400dc8:	4b02      	ldr	r3, [pc, #8]	; (400dd4 <FusionAhrsUpdateNoMagnetometer+0x58>)
  400dca:	4798      	blx	r3
}
  400dcc:	e7f8      	b.n	400dc0 <FusionAhrsUpdateNoMagnetometer+0x44>
  400dce:	bf00      	nop
  400dd0:	00400791 	.word	0x00400791
  400dd4:	00400679 	.word	0x00400679

00400dd8 <FusionCompassCalculateHeading>:
 * @param convention Earth axes convention.
 * @param accelerometer Accelerometer measurement in any calibrated units.
 * @param magnetometer Magnetometer measurement in any calibrated units.
 * @return Heading angle in degrees.
 */
float FusionCompassCalculateHeading(const FusionConvention convention, const FusionVector accelerometer, const FusionVector magnetometer) {
  400dd8:	b500      	push	{lr}
  400dda:	b085      	sub	sp, #20
  400ddc:	f10d 0e10 	add.w	lr, sp, #16
  400de0:	e90e 000e 	stmdb	lr, {r1, r2, r3}
  400de4:	eddd 4a01 	vldr	s9, [sp, #4]
  400de8:	eddd 7a02 	vldr	s15, [sp, #8]
  400dec:	ed9d 7a03 	vldr	s14, [sp, #12]
  400df0:	ed9d 5a06 	vldr	s10, [sp, #24]
  400df4:	eddd 5a07 	vldr	s11, [sp, #28]
  400df8:	ed9d 4a08 	vldr	s8, [sp, #32]
    switch (convention) {
  400dfc:	2801      	cmp	r0, #1
  400dfe:	d07c      	beq.n	400efa <FusionCompassCalculateHeading+0x122>
  400e00:	b128      	cbz	r0, 400e0e <FusionCompassCalculateHeading+0x36>
  400e02:	2802      	cmp	r0, #2
  400e04:	f000 80ed 	beq.w	400fe2 <FusionCompassCalculateHeading+0x20a>
            const FusionVector west = FusionVectorNormalise(FusionVectorCrossProduct(up, magnetometer));
            const FusionVector north = FusionVectorNormalise(FusionVectorCrossProduct(west, up));
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
        }
    }
	return 0; // avoid compiler warning
  400e08:	eddf 7ab2 	vldr	s15, [pc, #712]	; 4010d4 <FusionCompassCalculateHeading+0x2fc>
  400e0c:	e070      	b.n	400ef0 <FusionCompassCalculateHeading+0x118>
            .x = A.y * B.z - A.z * B.y,
  400e0e:	ee67 3a84 	vmul.f32	s7, s15, s8
  400e12:	ee67 6a25 	vmul.f32	s13, s14, s11
  400e16:	ee73 3ae6 	vsub.f32	s7, s7, s13
            .y = A.z * B.x - A.x * B.z,
  400e1a:	ee67 6a05 	vmul.f32	s13, s14, s10
  400e1e:	ee24 4a84 	vmul.f32	s8, s9, s8
  400e22:	ee36 4ac4 	vsub.f32	s8, s13, s8
            .z = A.x * B.y - A.y * B.x,
  400e26:	ee24 6aa5 	vmul.f32	s12, s9, s11
  400e2a:	ee27 5a85 	vmul.f32	s10, s15, s10
  400e2e:	ee36 5a45 	vsub.f32	s10, s12, s10
            .x = vectorA.axis.x * vectorB.axis.x,
  400e32:	ee63 5aa3 	vmul.f32	s11, s7, s7
            .y = vectorA.axis.y * vectorB.axis.y,
  400e36:	ee64 6a04 	vmul.f32	s13, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400e3a:	ee75 5aa6 	vadd.f32	s11, s11, s13
            .z = vectorA.axis.z * vectorB.axis.z,
  400e3e:	ee65 6a05 	vmul.f32	s13, s10, s10
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400e42:	ee75 5aa6 	vadd.f32	s11, s11, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400e46:	4ba4      	ldr	r3, [pc, #656]	; (4010d8 <FusionCompassCalculateHeading+0x300>)
  400e48:	ee15 2a90 	vmov	r2, s11
  400e4c:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  400e50:	ee06 2a10 	vmov	s12, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400e54:	eddf 2aa1 	vldr	s5, [pc, #644]	; 4010dc <FusionCompassCalculateHeading+0x304>
  400e58:	ee65 5aa2 	vmul.f32	s11, s11, s5
  400e5c:	ee65 5a86 	vmul.f32	s11, s11, s12
  400e60:	ee65 5a86 	vmul.f32	s11, s11, s12
  400e64:	ed9f 3a9e 	vldr	s6, [pc, #632]	; 4010e0 <FusionCompassCalculateHeading+0x308>
  400e68:	ee73 5a65 	vsub.f32	s11, s6, s11
  400e6c:	ee25 6a86 	vmul.f32	s12, s11, s12
            .x = vector.axis.x * scalar,
  400e70:	ee66 5a23 	vmul.f32	s11, s12, s7
            .y = vector.axis.y * scalar,
  400e74:	ee26 4a04 	vmul.f32	s8, s12, s8
            .z = vector.axis.z * scalar,
  400e78:	ee26 6a05 	vmul.f32	s12, s12, s10
            .x = A.y * B.z - A.z * B.y,
  400e7c:	ee24 5a07 	vmul.f32	s10, s8, s14
  400e80:	ee66 6a27 	vmul.f32	s13, s12, s15
  400e84:	ee35 5a66 	vsub.f32	s10, s10, s13
            .y = A.z * B.x - A.x * B.z,
  400e88:	ee26 6a24 	vmul.f32	s12, s12, s9
  400e8c:	ee25 7a87 	vmul.f32	s14, s11, s14
  400e90:	ee36 6a47 	vsub.f32	s12, s12, s14
            .z = A.x * B.y - A.y * B.x,
  400e94:	ee65 7aa7 	vmul.f32	s15, s11, s15
  400e98:	ee24 4a24 	vmul.f32	s8, s8, s9
  400e9c:	ee37 4ac4 	vsub.f32	s8, s15, s8
            .x = vectorA.axis.x * vectorB.axis.x,
  400ea0:	ee25 7a05 	vmul.f32	s14, s10, s10
            .y = vectorA.axis.y * vectorB.axis.y,
  400ea4:	ee26 6a06 	vmul.f32	s12, s12, s12
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400ea8:	ee37 6a06 	vadd.f32	s12, s14, s12
            .z = vectorA.axis.z * vectorB.axis.z,
  400eac:	ee24 4a04 	vmul.f32	s8, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400eb0:	ee36 6a04 	vadd.f32	s12, s12, s8
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400eb4:	ee16 2a10 	vmov	r2, s12
  400eb8:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400ebc:	ee07 3a90 	vmov	s15, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400ec0:	ee26 6a22 	vmul.f32	s12, s12, s5
  400ec4:	ee26 6a27 	vmul.f32	s12, s12, s15
  400ec8:	ee26 6a27 	vmul.f32	s12, s12, s15
  400ecc:	ee33 6a46 	vsub.f32	s12, s6, s12
  400ed0:	ee26 6a27 	vmul.f32	s12, s12, s15
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
  400ed4:	ee66 7a05 	vmul.f32	s15, s12, s10
  400ed8:	ee17 1a90 	vmov	r1, s15
  400edc:	ee15 0a90 	vmov	r0, s11
  400ee0:	4b80      	ldr	r3, [pc, #512]	; (4010e4 <FusionCompassCalculateHeading+0x30c>)
  400ee2:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  400ee4:	eddf 7a80 	vldr	s15, [pc, #512]	; 4010e8 <FusionCompassCalculateHeading+0x310>
  400ee8:	ee07 0a10 	vmov	s14, r0
  400eec:	ee67 7a27 	vmul.f32	s15, s14, s15
}
  400ef0:	ee17 0a90 	vmov	r0, s15
  400ef4:	b005      	add	sp, #20
  400ef6:	f85d fb04 	ldr.w	pc, [sp], #4
            .x = A.y * B.z - A.z * B.y,
  400efa:	ee67 3a84 	vmul.f32	s7, s15, s8
  400efe:	ee67 6a25 	vmul.f32	s13, s14, s11
  400f02:	ee73 3ae6 	vsub.f32	s7, s7, s13
            .y = A.z * B.x - A.x * B.z,
  400f06:	ee67 6a05 	vmul.f32	s13, s14, s10
  400f0a:	ee24 4a84 	vmul.f32	s8, s9, s8
  400f0e:	ee36 4ac4 	vsub.f32	s8, s13, s8
            .z = A.x * B.y - A.y * B.x,
  400f12:	ee64 5aa5 	vmul.f32	s11, s9, s11
  400f16:	ee67 6a85 	vmul.f32	s13, s15, s10
  400f1a:	ee75 5ae6 	vsub.f32	s11, s11, s13
            .x = vectorA.axis.x * vectorB.axis.x,
  400f1e:	ee23 6aa3 	vmul.f32	s12, s7, s7
            .y = vectorA.axis.y * vectorB.axis.y,
  400f22:	ee64 6a04 	vmul.f32	s13, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400f26:	ee36 6a26 	vadd.f32	s12, s12, s13
            .z = vectorA.axis.z * vectorB.axis.z,
  400f2a:	ee65 6aa5 	vmul.f32	s13, s11, s11
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400f2e:	ee36 6a26 	vadd.f32	s12, s12, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400f32:	4b69      	ldr	r3, [pc, #420]	; (4010d8 <FusionCompassCalculateHeading+0x300>)
  400f34:	ee16 2a10 	vmov	r2, s12
  400f38:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  400f3c:	ee06 2a90 	vmov	s13, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400f40:	eddf 2a66 	vldr	s5, [pc, #408]	; 4010dc <FusionCompassCalculateHeading+0x304>
  400f44:	ee26 6a22 	vmul.f32	s12, s12, s5
  400f48:	ee26 6a26 	vmul.f32	s12, s12, s13
  400f4c:	ee26 6a26 	vmul.f32	s12, s12, s13
  400f50:	ed9f 3a63 	vldr	s6, [pc, #396]	; 4010e0 <FusionCompassCalculateHeading+0x308>
  400f54:	ee33 6a46 	vsub.f32	s12, s6, s12
  400f58:	ee66 6a26 	vmul.f32	s13, s12, s13
            .x = vector.axis.x * scalar,
  400f5c:	ee26 5aa3 	vmul.f32	s10, s13, s7
            .y = vector.axis.y * scalar,
  400f60:	ee26 4a84 	vmul.f32	s8, s13, s8
            .z = vector.axis.z * scalar,
  400f64:	ee66 6aa5 	vmul.f32	s13, s13, s11
            .x = A.y * B.z - A.z * B.y,
  400f68:	ee64 5a07 	vmul.f32	s11, s8, s14
  400f6c:	ee26 6aa7 	vmul.f32	s12, s13, s15
  400f70:	ee75 5ac6 	vsub.f32	s11, s11, s12
            .y = A.z * B.x - A.x * B.z,
  400f74:	ee66 6aa4 	vmul.f32	s13, s13, s9
  400f78:	ee25 7a07 	vmul.f32	s14, s10, s14
  400f7c:	ee76 6ac7 	vsub.f32	s13, s13, s14
            .z = A.x * B.y - A.y * B.x,
  400f80:	ee65 7a27 	vmul.f32	s15, s10, s15
  400f84:	ee24 4a24 	vmul.f32	s8, s8, s9
  400f88:	ee37 4ac4 	vsub.f32	s8, s15, s8
            .x = vectorA.axis.x * vectorB.axis.x,
  400f8c:	ee25 7aa5 	vmul.f32	s14, s11, s11
            .y = vectorA.axis.y * vectorB.axis.y,
  400f90:	ee66 6aa6 	vmul.f32	s13, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400f94:	ee77 6a26 	vadd.f32	s13, s14, s13
            .z = vectorA.axis.z * vectorB.axis.z,
  400f98:	ee24 4a04 	vmul.f32	s8, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400f9c:	ee76 6a84 	vadd.f32	s13, s13, s8
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400fa0:	ee16 2a90 	vmov	r2, s13
  400fa4:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400fa8:	ee07 3a90 	vmov	s15, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400fac:	ee66 6aa2 	vmul.f32	s13, s13, s5
  400fb0:	ee66 6aa7 	vmul.f32	s13, s13, s15
  400fb4:	ee66 6aa7 	vmul.f32	s13, s13, s15
  400fb8:	ee73 6a66 	vsub.f32	s13, s6, s13
  400fbc:	ee66 6aa7 	vmul.f32	s13, s13, s15
            return FusionRadiansToDegrees(atan2f(north.axis.x, east.axis.x));
  400fc0:	eef1 7a45 	vneg.f32	s15, s10
  400fc4:	ee17 1a90 	vmov	r1, s15
  400fc8:	ee66 7aa5 	vmul.f32	s15, s13, s11
  400fcc:	ee17 0a90 	vmov	r0, s15
  400fd0:	4b44      	ldr	r3, [pc, #272]	; (4010e4 <FusionCompassCalculateHeading+0x30c>)
  400fd2:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  400fd4:	eddf 7a44 	vldr	s15, [pc, #272]	; 4010e8 <FusionCompassCalculateHeading+0x310>
  400fd8:	ee07 0a10 	vmov	s14, r0
  400fdc:	ee67 7a27 	vmul.f32	s15, s14, s15
  400fe0:	e786      	b.n	400ef0 <FusionCompassCalculateHeading+0x118>
            .x = vector.axis.x * scalar,
  400fe2:	eef1 4a64 	vneg.f32	s9, s9
            .y = vector.axis.y * scalar,
  400fe6:	eef1 7a67 	vneg.f32	s15, s15
            .z = vector.axis.z * scalar,
  400fea:	eeb1 6a47 	vneg.f32	s12, s14
            .x = A.y * B.z - A.z * B.y,
  400fee:	ee27 3a84 	vmul.f32	s6, s15, s8
  400ff2:	ee26 7a25 	vmul.f32	s14, s12, s11
  400ff6:	ee33 3a47 	vsub.f32	s6, s6, s14
            .y = A.z * B.x - A.x * B.z,
  400ffa:	ee66 3a05 	vmul.f32	s7, s12, s10
  400ffe:	ee24 4a84 	vmul.f32	s8, s9, s8
  401002:	ee33 4ac4 	vsub.f32	s8, s7, s8
            .z = A.x * B.y - A.y * B.x,
  401006:	ee64 5aa5 	vmul.f32	s11, s9, s11
  40100a:	ee27 5a85 	vmul.f32	s10, s15, s10
  40100e:	ee75 5ac5 	vsub.f32	s11, s11, s10
            .x = vectorA.axis.x * vectorB.axis.x,
  401012:	ee63 6a03 	vmul.f32	s13, s6, s6
            .y = vectorA.axis.y * vectorB.axis.y,
  401016:	ee24 7a04 	vmul.f32	s14, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  40101a:	ee76 6a87 	vadd.f32	s13, s13, s14
            .z = vectorA.axis.z * vectorB.axis.z,
  40101e:	ee25 7aa5 	vmul.f32	s14, s11, s11
    return vector.axis.x + vector.axis.y + vector.axis.z;
  401022:	ee76 6a87 	vadd.f32	s13, s13, s14
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  401026:	4b2c      	ldr	r3, [pc, #176]	; (4010d8 <FusionCompassCalculateHeading+0x300>)
  401028:	ee16 2a90 	vmov	r2, s13
  40102c:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  401030:	ee07 2a10 	vmov	s14, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  401034:	eddf 2a29 	vldr	s5, [pc, #164]	; 4010dc <FusionCompassCalculateHeading+0x304>
  401038:	ee66 6aa2 	vmul.f32	s13, s13, s5
  40103c:	ee66 6a87 	vmul.f32	s13, s13, s14
  401040:	ee66 6a87 	vmul.f32	s13, s13, s14
  401044:	eddf 3a26 	vldr	s7, [pc, #152]	; 4010e0 <FusionCompassCalculateHeading+0x308>
  401048:	ee73 6ae6 	vsub.f32	s13, s7, s13
  40104c:	ee26 7a87 	vmul.f32	s14, s13, s14
            .x = vector.axis.x * scalar,
  401050:	ee27 5a03 	vmul.f32	s10, s14, s6
            .y = vector.axis.y * scalar,
  401054:	ee27 4a04 	vmul.f32	s8, s14, s8
            .z = vector.axis.z * scalar,
  401058:	ee27 7a25 	vmul.f32	s14, s14, s11
            .x = A.y * B.z - A.z * B.y,
  40105c:	ee64 5a06 	vmul.f32	s11, s8, s12
  401060:	ee67 6a27 	vmul.f32	s13, s14, s15
  401064:	ee75 5ae6 	vsub.f32	s11, s11, s13
            .y = A.z * B.x - A.x * B.z,
  401068:	ee27 7a24 	vmul.f32	s14, s14, s9
  40106c:	ee25 6a06 	vmul.f32	s12, s10, s12
  401070:	ee37 7a46 	vsub.f32	s14, s14, s12
            .z = A.x * B.y - A.y * B.x,
  401074:	ee65 7a27 	vmul.f32	s15, s10, s15
  401078:	ee24 4a24 	vmul.f32	s8, s8, s9
  40107c:	ee77 7ac4 	vsub.f32	s15, s15, s8
            .x = vectorA.axis.x * vectorB.axis.x,
  401080:	ee65 6aa5 	vmul.f32	s13, s11, s11
            .y = vectorA.axis.y * vectorB.axis.y,
  401084:	ee27 7a07 	vmul.f32	s14, s14, s14
    return vector.axis.x + vector.axis.y + vector.axis.z;
  401088:	ee36 7a87 	vadd.f32	s14, s13, s14
            .z = vectorA.axis.z * vectorB.axis.z,
  40108c:	ee67 7aa7 	vmul.f32	s15, s15, s15
    return vector.axis.x + vector.axis.y + vector.axis.z;
  401090:	ee37 7a27 	vadd.f32	s14, s14, s15
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  401094:	ee17 2a10 	vmov	r2, s14
  401098:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  40109c:	ee07 3a90 	vmov	s15, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  4010a0:	ee27 7a22 	vmul.f32	s14, s14, s5
  4010a4:	ee27 7a27 	vmul.f32	s14, s14, s15
  4010a8:	ee27 7a27 	vmul.f32	s14, s14, s15
  4010ac:	ee33 7ac7 	vsub.f32	s14, s7, s14
  4010b0:	ee27 7a27 	vmul.f32	s14, s14, s15
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
  4010b4:	ee67 7a25 	vmul.f32	s15, s14, s11
  4010b8:	ee17 1a90 	vmov	r1, s15
  4010bc:	ee15 0a10 	vmov	r0, s10
  4010c0:	4b08      	ldr	r3, [pc, #32]	; (4010e4 <FusionCompassCalculateHeading+0x30c>)
  4010c2:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  4010c4:	eddf 7a08 	vldr	s15, [pc, #32]	; 4010e8 <FusionCompassCalculateHeading+0x310>
  4010c8:	ee07 0a10 	vmov	s14, r0
  4010cc:	ee67 7a27 	vmul.f32	s15, s14, s15
  4010d0:	e70e      	b.n	400ef0 <FusionCompassCalculateHeading+0x118>
  4010d2:	bf00      	nop
  4010d4:	00000000 	.word	0x00000000
  4010d8:	5f1f1412 	.word	0x5f1f1412
  4010dc:	3f36d312 	.word	0x3f36d312
  4010e0:	3fd851ff 	.word	0x3fd851ff
  4010e4:	00404a8d 	.word	0x00404a8d
  4010e8:	42652ee0 	.word	0x42652ee0

004010ec <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4010ec:	4b01      	ldr	r3, [pc, #4]	; (4010f4 <gfx_mono_set_framebuffer+0x8>)
  4010ee:	6018      	str	r0, [r3, #0]
  4010f0:	4770      	bx	lr
  4010f2:	bf00      	nop
  4010f4:	204009f4 	.word	0x204009f4

004010f8 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4010f8:	4b02      	ldr	r3, [pc, #8]	; (401104 <gfx_mono_framebuffer_put_byte+0xc>)
  4010fa:	681b      	ldr	r3, [r3, #0]
  4010fc:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  401100:	5442      	strb	r2, [r0, r1]
  401102:	4770      	bx	lr
  401104:	204009f4 	.word	0x204009f4

00401108 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  401108:	4b02      	ldr	r3, [pc, #8]	; (401114 <gfx_mono_framebuffer_get_byte+0xc>)
  40110a:	681b      	ldr	r3, [r3, #0]
  40110c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  401110:	5c40      	ldrb	r0, [r0, r1]
  401112:	4770      	bx	lr
  401114:	204009f4 	.word	0x204009f4

00401118 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  401118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  40111c:	1884      	adds	r4, r0, r2
  40111e:	2c80      	cmp	r4, #128	; 0x80
  401120:	dd02      	ble.n	401128 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  401122:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  401126:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  401128:	b322      	cbz	r2, 401174 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  40112a:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  40112c:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  401130:	2601      	movs	r6, #1
  401132:	fa06 f101 	lsl.w	r1, r6, r1
  401136:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  401138:	2b01      	cmp	r3, #1
  40113a:	d01d      	beq.n	401178 <gfx_mono_generic_draw_horizontal_line+0x60>
  40113c:	2b00      	cmp	r3, #0
  40113e:	d035      	beq.n	4011ac <gfx_mono_generic_draw_horizontal_line+0x94>
  401140:	2b02      	cmp	r3, #2
  401142:	d117      	bne.n	401174 <gfx_mono_generic_draw_horizontal_line+0x5c>
  401144:	3801      	subs	r0, #1
  401146:	b2c7      	uxtb	r7, r0
  401148:	19d4      	adds	r4, r2, r7
  40114a:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  40114c:	f8df a090 	ldr.w	sl, [pc, #144]	; 4011e0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  401150:	f04f 0900 	mov.w	r9, #0
  401154:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4011e4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  401158:	4621      	mov	r1, r4
  40115a:	4628      	mov	r0, r5
  40115c:	47d0      	blx	sl
			temp ^= pixelmask;
  40115e:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  401162:	464b      	mov	r3, r9
  401164:	b2d2      	uxtb	r2, r2
  401166:	4621      	mov	r1, r4
  401168:	4628      	mov	r0, r5
  40116a:	47c0      	blx	r8
  40116c:	3c01      	subs	r4, #1
  40116e:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  401170:	42bc      	cmp	r4, r7
  401172:	d1f1      	bne.n	401158 <gfx_mono_generic_draw_horizontal_line+0x40>
  401174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401178:	3801      	subs	r0, #1
  40117a:	b2c7      	uxtb	r7, r0
  40117c:	19d4      	adds	r4, r2, r7
  40117e:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  401180:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4011e0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  401184:	f04f 0900 	mov.w	r9, #0
  401188:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4011e4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40118c:	4621      	mov	r1, r4
  40118e:	4628      	mov	r0, r5
  401190:	47d0      	blx	sl
			temp |= pixelmask;
  401192:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  401196:	464b      	mov	r3, r9
  401198:	b2d2      	uxtb	r2, r2
  40119a:	4621      	mov	r1, r4
  40119c:	4628      	mov	r0, r5
  40119e:	47c0      	blx	r8
  4011a0:	3c01      	subs	r4, #1
  4011a2:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4011a4:	42bc      	cmp	r4, r7
  4011a6:	d1f1      	bne.n	40118c <gfx_mono_generic_draw_horizontal_line+0x74>
  4011a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4011ac:	3801      	subs	r0, #1
  4011ae:	b2c7      	uxtb	r7, r0
  4011b0:	19d4      	adds	r4, r2, r7
  4011b2:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4011b4:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4011e0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4011b8:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4011ba:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4011e4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4011be:	4621      	mov	r1, r4
  4011c0:	4628      	mov	r0, r5
  4011c2:	47c0      	blx	r8
			temp &= ~pixelmask;
  4011c4:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4011c8:	2300      	movs	r3, #0
  4011ca:	b2d2      	uxtb	r2, r2
  4011cc:	4621      	mov	r1, r4
  4011ce:	4628      	mov	r0, r5
  4011d0:	47c8      	blx	r9
  4011d2:	3c01      	subs	r4, #1
  4011d4:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4011d6:	42bc      	cmp	r4, r7
  4011d8:	d1f1      	bne.n	4011be <gfx_mono_generic_draw_horizontal_line+0xa6>
  4011da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4011de:	bf00      	nop
  4011e0:	00401419 	.word	0x00401419
  4011e4:	00401315 	.word	0x00401315

004011e8 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4011e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4011ec:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  4011f0:	b18b      	cbz	r3, 401216 <gfx_mono_generic_draw_filled_rect+0x2e>
  4011f2:	461c      	mov	r4, r3
  4011f4:	4690      	mov	r8, r2
  4011f6:	4606      	mov	r6, r0
  4011f8:	1e4d      	subs	r5, r1, #1
  4011fa:	b2ed      	uxtb	r5, r5
  4011fc:	442c      	add	r4, r5
  4011fe:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  401200:	f8df 9018 	ldr.w	r9, [pc, #24]	; 40121c <gfx_mono_generic_draw_filled_rect+0x34>
  401204:	463b      	mov	r3, r7
  401206:	4642      	mov	r2, r8
  401208:	4621      	mov	r1, r4
  40120a:	4630      	mov	r0, r6
  40120c:	47c8      	blx	r9
  40120e:	3c01      	subs	r4, #1
  401210:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  401212:	42ac      	cmp	r4, r5
  401214:	d1f6      	bne.n	401204 <gfx_mono_generic_draw_filled_rect+0x1c>
  401216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40121a:	bf00      	nop
  40121c:	00401119 	.word	0x00401119

00401220 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  401220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401224:	b083      	sub	sp, #12
  401226:	4604      	mov	r4, r0
  401228:	4688      	mov	r8, r1
  40122a:	4691      	mov	r9, r2
  40122c:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40122e:	7a5b      	ldrb	r3, [r3, #9]
  401230:	f89b 2008 	ldrb.w	r2, [fp, #8]
  401234:	2100      	movs	r1, #0
  401236:	9100      	str	r1, [sp, #0]
  401238:	4649      	mov	r1, r9
  40123a:	4640      	mov	r0, r8
  40123c:	4d21      	ldr	r5, [pc, #132]	; (4012c4 <gfx_mono_draw_char+0xa4>)
  40123e:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  401240:	f89b 3000 	ldrb.w	r3, [fp]
  401244:	b113      	cbz	r3, 40124c <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  401246:	b003      	add	sp, #12
  401248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  40124c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  401250:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  401252:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  401256:	bf18      	it	ne
  401258:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  40125a:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40125e:	f89b 700a 	ldrb.w	r7, [fp, #10]
  401262:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  401264:	fb17 f70a 	smulbb	r7, r7, sl
  401268:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  40126c:	f8db 3004 	ldr.w	r3, [fp, #4]
  401270:	fa13 f787 	uxtah	r7, r3, r7
  401274:	e01f      	b.n	4012b6 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  401276:	0064      	lsls	r4, r4, #1
  401278:	b2e4      	uxtb	r4, r4
  40127a:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  40127c:	b2eb      	uxtb	r3, r5
  40127e:	429e      	cmp	r6, r3
  401280:	d910      	bls.n	4012a4 <gfx_mono_draw_char+0x84>
  401282:	b2eb      	uxtb	r3, r5
  401284:	eb08 0003 	add.w	r0, r8, r3
  401288:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  40128a:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40128e:	bf08      	it	eq
  401290:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  401294:	f014 0f80 	tst.w	r4, #128	; 0x80
  401298:	d0ed      	beq.n	401276 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  40129a:	2201      	movs	r2, #1
  40129c:	4649      	mov	r1, r9
  40129e:	4b0a      	ldr	r3, [pc, #40]	; (4012c8 <gfx_mono_draw_char+0xa8>)
  4012a0:	4798      	blx	r3
  4012a2:	e7e8      	b.n	401276 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4012a4:	f109 0901 	add.w	r9, r9, #1
  4012a8:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4012ac:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4012b0:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4012b4:	d0c7      	beq.n	401246 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4012b6:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4012ba:	2e00      	cmp	r6, #0
  4012bc:	d0f2      	beq.n	4012a4 <gfx_mono_draw_char+0x84>
  4012be:	2500      	movs	r5, #0
  4012c0:	462c      	mov	r4, r5
  4012c2:	e7de      	b.n	401282 <gfx_mono_draw_char+0x62>
  4012c4:	004011e9 	.word	0x004011e9
  4012c8:	004013b5 	.word	0x004013b5

004012cc <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4012cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4012d0:	4604      	mov	r4, r0
  4012d2:	4690      	mov	r8, r2
  4012d4:	461d      	mov	r5, r3
  4012d6:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4012d8:	4f0d      	ldr	r7, [pc, #52]	; (401310 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4012da:	460e      	mov	r6, r1
  4012dc:	e008      	b.n	4012f0 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4012de:	7a6a      	ldrb	r2, [r5, #9]
  4012e0:	3201      	adds	r2, #1
  4012e2:	4442      	add	r2, r8
  4012e4:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4012e8:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4012ea:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4012ee:	b16b      	cbz	r3, 40130c <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4012f0:	7820      	ldrb	r0, [r4, #0]
  4012f2:	280a      	cmp	r0, #10
  4012f4:	d0f3      	beq.n	4012de <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4012f6:	280d      	cmp	r0, #13
  4012f8:	d0f7      	beq.n	4012ea <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4012fa:	462b      	mov	r3, r5
  4012fc:	4642      	mov	r2, r8
  4012fe:	4649      	mov	r1, r9
  401300:	47b8      	blx	r7
			x += font->width;
  401302:	7a2b      	ldrb	r3, [r5, #8]
  401304:	4499      	add	r9, r3
  401306:	fa5f f989 	uxtb.w	r9, r9
  40130a:	e7ee      	b.n	4012ea <gfx_mono_draw_string+0x1e>
}
  40130c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401310:	00401221 	.word	0x00401221

00401314 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  401314:	b570      	push	{r4, r5, r6, lr}
  401316:	4604      	mov	r4, r0
  401318:	460d      	mov	r5, r1
  40131a:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  40131c:	b91b      	cbnz	r3, 401326 <gfx_mono_ssd1306_put_byte+0x12>
  40131e:	4b0d      	ldr	r3, [pc, #52]	; (401354 <gfx_mono_ssd1306_put_byte+0x40>)
  401320:	4798      	blx	r3
  401322:	42b0      	cmp	r0, r6
  401324:	d015      	beq.n	401352 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  401326:	4632      	mov	r2, r6
  401328:	4629      	mov	r1, r5
  40132a:	4620      	mov	r0, r4
  40132c:	4b0a      	ldr	r3, [pc, #40]	; (401358 <gfx_mono_ssd1306_put_byte+0x44>)
  40132e:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  401330:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  401334:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  401338:	4c08      	ldr	r4, [pc, #32]	; (40135c <gfx_mono_ssd1306_put_byte+0x48>)
  40133a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40133c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  401340:	f040 0010 	orr.w	r0, r0, #16
  401344:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  401346:	f005 000f 	and.w	r0, r5, #15
  40134a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  40134c:	4630      	mov	r0, r6
  40134e:	4b04      	ldr	r3, [pc, #16]	; (401360 <gfx_mono_ssd1306_put_byte+0x4c>)
  401350:	4798      	blx	r3
  401352:	bd70      	pop	{r4, r5, r6, pc}
  401354:	00401109 	.word	0x00401109
  401358:	004010f9 	.word	0x004010f9
  40135c:	00401425 	.word	0x00401425
  401360:	00401645 	.word	0x00401645

00401364 <gfx_mono_ssd1306_init>:
{
  401364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  401368:	480d      	ldr	r0, [pc, #52]	; (4013a0 <gfx_mono_ssd1306_init+0x3c>)
  40136a:	4b0e      	ldr	r3, [pc, #56]	; (4013a4 <gfx_mono_ssd1306_init+0x40>)
  40136c:	4798      	blx	r3
	ssd1306_init();
  40136e:	4b0e      	ldr	r3, [pc, #56]	; (4013a8 <gfx_mono_ssd1306_init+0x44>)
  401370:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  401372:	2040      	movs	r0, #64	; 0x40
  401374:	4b0d      	ldr	r3, [pc, #52]	; (4013ac <gfx_mono_ssd1306_init+0x48>)
  401376:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  401378:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40137a:	f04f 0801 	mov.w	r8, #1
  40137e:	462f      	mov	r7, r5
  401380:	4e0b      	ldr	r6, [pc, #44]	; (4013b0 <gfx_mono_ssd1306_init+0x4c>)
{
  401382:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  401384:	4643      	mov	r3, r8
  401386:	463a      	mov	r2, r7
  401388:	b2e1      	uxtb	r1, r4
  40138a:	4628      	mov	r0, r5
  40138c:	47b0      	blx	r6
  40138e:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  401390:	2c80      	cmp	r4, #128	; 0x80
  401392:	d1f7      	bne.n	401384 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  401394:	3501      	adds	r5, #1
  401396:	b2ed      	uxtb	r5, r5
  401398:	2d04      	cmp	r5, #4
  40139a:	d1f2      	bne.n	401382 <gfx_mono_ssd1306_init+0x1e>
  40139c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4013a0:	204009f8 	.word	0x204009f8
  4013a4:	004010ed 	.word	0x004010ed
  4013a8:	00401465 	.word	0x00401465
  4013ac:	00401425 	.word	0x00401425
  4013b0:	00401315 	.word	0x00401315

004013b4 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4013b4:	09c3      	lsrs	r3, r0, #7
  4013b6:	d12a      	bne.n	40140e <gfx_mono_ssd1306_draw_pixel+0x5a>
  4013b8:	291f      	cmp	r1, #31
  4013ba:	d828      	bhi.n	40140e <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4013bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4013c0:	4614      	mov	r4, r2
  4013c2:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4013c4:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4013c6:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4013ca:	2201      	movs	r2, #1
  4013cc:	fa02 f701 	lsl.w	r7, r2, r1
  4013d0:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4013d4:	4601      	mov	r1, r0
  4013d6:	4630      	mov	r0, r6
  4013d8:	4b0d      	ldr	r3, [pc, #52]	; (401410 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4013da:	4798      	blx	r3
  4013dc:	4602      	mov	r2, r0
	switch (color) {
  4013de:	2c01      	cmp	r4, #1
  4013e0:	d009      	beq.n	4013f6 <gfx_mono_ssd1306_draw_pixel+0x42>
  4013e2:	b164      	cbz	r4, 4013fe <gfx_mono_ssd1306_draw_pixel+0x4a>
  4013e4:	2c02      	cmp	r4, #2
  4013e6:	d00e      	beq.n	401406 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4013e8:	2300      	movs	r3, #0
  4013ea:	4629      	mov	r1, r5
  4013ec:	4630      	mov	r0, r6
  4013ee:	4c09      	ldr	r4, [pc, #36]	; (401414 <gfx_mono_ssd1306_draw_pixel+0x60>)
  4013f0:	47a0      	blx	r4
  4013f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  4013f6:	ea48 0200 	orr.w	r2, r8, r0
  4013fa:	b2d2      	uxtb	r2, r2
		break;
  4013fc:	e7f4      	b.n	4013e8 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  4013fe:	ea20 0207 	bic.w	r2, r0, r7
  401402:	b2d2      	uxtb	r2, r2
		break;
  401404:	e7f0      	b.n	4013e8 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  401406:	ea88 0200 	eor.w	r2, r8, r0
  40140a:	b2d2      	uxtb	r2, r2
		break;
  40140c:	e7ec      	b.n	4013e8 <gfx_mono_ssd1306_draw_pixel+0x34>
  40140e:	4770      	bx	lr
  401410:	00401109 	.word	0x00401109
  401414:	00401315 	.word	0x00401315

00401418 <gfx_mono_ssd1306_get_byte>:
{
  401418:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  40141a:	4b01      	ldr	r3, [pc, #4]	; (401420 <gfx_mono_ssd1306_get_byte+0x8>)
  40141c:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  40141e:	bd08      	pop	{r3, pc}
  401420:	00401109 	.word	0x00401109

00401424 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  401424:	b538      	push	{r3, r4, r5, lr}
  401426:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401428:	2208      	movs	r2, #8
  40142a:	4b09      	ldr	r3, [pc, #36]	; (401450 <ssd1306_write_command+0x2c>)
  40142c:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40142e:	4c09      	ldr	r4, [pc, #36]	; (401454 <ssd1306_write_command+0x30>)
  401430:	2101      	movs	r1, #1
  401432:	4620      	mov	r0, r4
  401434:	4b08      	ldr	r3, [pc, #32]	; (401458 <ssd1306_write_command+0x34>)
  401436:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  401438:	2301      	movs	r3, #1
  40143a:	461a      	mov	r2, r3
  40143c:	4629      	mov	r1, r5
  40143e:	4620      	mov	r0, r4
  401440:	4c06      	ldr	r4, [pc, #24]	; (40145c <ssd1306_write_command+0x38>)
  401442:	47a0      	blx	r4
	delay_us(10);
  401444:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  401448:	4b05      	ldr	r3, [pc, #20]	; (401460 <ssd1306_write_command+0x3c>)
  40144a:	4798      	blx	r3
  40144c:	bd38      	pop	{r3, r4, r5, pc}
  40144e:	bf00      	nop
  401450:	400e1000 	.word	0x400e1000
  401454:	40008000 	.word	0x40008000
  401458:	004001d9 	.word	0x004001d9
  40145c:	004001ef 	.word	0x004001ef
  401460:	20400001 	.word	0x20400001

00401464 <ssd1306_init>:
{
  401464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401468:	4d66      	ldr	r5, [pc, #408]	; (401604 <ssd1306_init+0x1a0>)
  40146a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40146e:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401470:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401474:	4b64      	ldr	r3, [pc, #400]	; (401608 <ssd1306_init+0x1a4>)
  401476:	2708      	movs	r7, #8
  401478:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40147a:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40147e:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  401480:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  401484:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  401486:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401488:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40148c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40148e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  401492:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401494:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  401496:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40149a:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  40149c:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40149e:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4014a2:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4014a4:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4014a6:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4014aa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4014ac:	f022 0208 	bic.w	r2, r2, #8
  4014b0:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4014b2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4014b4:	f022 0208 	bic.w	r2, r2, #8
  4014b8:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4014ba:	601f      	str	r7, [r3, #0]
  4014bc:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4014be:	631f      	str	r7, [r3, #48]	; 0x30
  4014c0:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4014c2:	f8df 817c 	ldr.w	r8, [pc, #380]	; 401640 <ssd1306_init+0x1dc>
  4014c6:	2300      	movs	r3, #0
  4014c8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4014cc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4014d0:	4640      	mov	r0, r8
  4014d2:	4c4e      	ldr	r4, [pc, #312]	; (40160c <ssd1306_init+0x1a8>)
  4014d4:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4014d6:	2300      	movs	r3, #0
  4014d8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4014dc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4014e0:	4640      	mov	r0, r8
  4014e2:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4014e4:	2300      	movs	r3, #0
  4014e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4014ea:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4014ee:	4640      	mov	r0, r8
  4014f0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4014f2:	2300      	movs	r3, #0
  4014f4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4014f8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4014fc:	4640      	mov	r0, r8
  4014fe:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  401500:	2300      	movs	r3, #0
  401502:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401506:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40150a:	4640      	mov	r0, r8
  40150c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40150e:	2300      	movs	r3, #0
  401510:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401514:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401518:	4640      	mov	r0, r8
  40151a:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40151c:	4c3c      	ldr	r4, [pc, #240]	; (401610 <ssd1306_init+0x1ac>)
  40151e:	f04f 0902 	mov.w	r9, #2
  401522:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  401526:	f04f 0880 	mov.w	r8, #128	; 0x80
  40152a:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40152e:	6863      	ldr	r3, [r4, #4]
  401530:	f043 0301 	orr.w	r3, r3, #1
  401534:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  401536:	463a      	mov	r2, r7
  401538:	2101      	movs	r1, #1
  40153a:	4620      	mov	r0, r4
  40153c:	4b35      	ldr	r3, [pc, #212]	; (401614 <ssd1306_init+0x1b0>)
  40153e:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  401540:	2200      	movs	r2, #0
  401542:	2101      	movs	r1, #1
  401544:	4620      	mov	r0, r4
  401546:	4b34      	ldr	r3, [pc, #208]	; (401618 <ssd1306_init+0x1b4>)
  401548:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  40154a:	2200      	movs	r2, #0
  40154c:	2101      	movs	r1, #1
  40154e:	4620      	mov	r0, r4
  401550:	4b32      	ldr	r3, [pc, #200]	; (40161c <ssd1306_init+0x1b8>)
  401552:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  401554:	6863      	ldr	r3, [r4, #4]
  401556:	f023 0302 	bic.w	r3, r3, #2
  40155a:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  40155c:	2200      	movs	r2, #0
  40155e:	2101      	movs	r1, #1
  401560:	4620      	mov	r0, r4
  401562:	4b2f      	ldr	r3, [pc, #188]	; (401620 <ssd1306_init+0x1bc>)
  401564:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  401566:	6863      	ldr	r3, [r4, #4]
  401568:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40156c:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40156e:	6863      	ldr	r3, [r4, #4]
  401570:	f043 0310 	orr.w	r3, r3, #16
  401574:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  401576:	492b      	ldr	r1, [pc, #172]	; (401624 <ssd1306_init+0x1c0>)
  401578:	482b      	ldr	r0, [pc, #172]	; (401628 <ssd1306_init+0x1c4>)
  40157a:	4b2c      	ldr	r3, [pc, #176]	; (40162c <ssd1306_init+0x1c8>)
  40157c:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  40157e:	b2c2      	uxtb	r2, r0
  401580:	2101      	movs	r1, #1
  401582:	4620      	mov	r0, r4
  401584:	4b2a      	ldr	r3, [pc, #168]	; (401630 <ssd1306_init+0x1cc>)
  401586:	4798      	blx	r3
		spi_enable_clock(SPI0);
  401588:	4620      	mov	r0, r4
  40158a:	4b2a      	ldr	r3, [pc, #168]	; (401634 <ssd1306_init+0x1d0>)
  40158c:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40158e:	2301      	movs	r3, #1
  401590:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401592:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  401594:	f640 30b8 	movw	r0, #3000	; 0xbb8
  401598:	4c27      	ldr	r4, [pc, #156]	; (401638 <ssd1306_init+0x1d4>)
  40159a:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40159c:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  40159e:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4015a2:	47a0      	blx	r4
  4015a4:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4015a6:	20a8      	movs	r0, #168	; 0xa8
  4015a8:	4c24      	ldr	r4, [pc, #144]	; (40163c <ssd1306_init+0x1d8>)
  4015aa:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4015ac:	201f      	movs	r0, #31
  4015ae:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4015b0:	20d3      	movs	r0, #211	; 0xd3
  4015b2:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4015b4:	2000      	movs	r0, #0
  4015b6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4015b8:	2040      	movs	r0, #64	; 0x40
  4015ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4015bc:	20a1      	movs	r0, #161	; 0xa1
  4015be:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4015c0:	20c8      	movs	r0, #200	; 0xc8
  4015c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4015c4:	20da      	movs	r0, #218	; 0xda
  4015c6:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  4015c8:	4648      	mov	r0, r9
  4015ca:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4015cc:	2081      	movs	r0, #129	; 0x81
  4015ce:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4015d0:	208f      	movs	r0, #143	; 0x8f
  4015d2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4015d4:	20a4      	movs	r0, #164	; 0xa4
  4015d6:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4015d8:	20a6      	movs	r0, #166	; 0xa6
  4015da:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4015dc:	20d5      	movs	r0, #213	; 0xd5
  4015de:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  4015e0:	4640      	mov	r0, r8
  4015e2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4015e4:	208d      	movs	r0, #141	; 0x8d
  4015e6:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4015e8:	2014      	movs	r0, #20
  4015ea:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4015ec:	20db      	movs	r0, #219	; 0xdb
  4015ee:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4015f0:	2040      	movs	r0, #64	; 0x40
  4015f2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4015f4:	20d9      	movs	r0, #217	; 0xd9
  4015f6:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  4015f8:	20f1      	movs	r0, #241	; 0xf1
  4015fa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4015fc:	20af      	movs	r0, #175	; 0xaf
  4015fe:	47a0      	blx	r4
  401600:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401604:	400e1200 	.word	0x400e1200
  401608:	400e1000 	.word	0x400e1000
  40160c:	00401a2d 	.word	0x00401a2d
  401610:	40008000 	.word	0x40008000
  401614:	0040025f 	.word	0x0040025f
  401618:	00400223 	.word	0x00400223
  40161c:	00400241 	.word	0x00400241
  401620:	004002a5 	.word	0x004002a5
  401624:	08f0d180 	.word	0x08f0d180
  401628:	001e8480 	.word	0x001e8480
  40162c:	004002b9 	.word	0x004002b9
  401630:	004002cf 	.word	0x004002cf
  401634:	004001ad 	.word	0x004001ad
  401638:	20400001 	.word	0x20400001
  40163c:	00401425 	.word	0x00401425
  401640:	400e1400 	.word	0x400e1400

00401644 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  401644:	b538      	push	{r3, r4, r5, lr}
  401646:	4605      	mov	r5, r0
  401648:	2208      	movs	r2, #8
  40164a:	4b09      	ldr	r3, [pc, #36]	; (401670 <ssd1306_write_data+0x2c>)
  40164c:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40164e:	4c09      	ldr	r4, [pc, #36]	; (401674 <ssd1306_write_data+0x30>)
  401650:	2101      	movs	r1, #1
  401652:	4620      	mov	r0, r4
  401654:	4b08      	ldr	r3, [pc, #32]	; (401678 <ssd1306_write_data+0x34>)
  401656:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  401658:	2301      	movs	r3, #1
  40165a:	461a      	mov	r2, r3
  40165c:	4629      	mov	r1, r5
  40165e:	4620      	mov	r0, r4
  401660:	4c06      	ldr	r4, [pc, #24]	; (40167c <ssd1306_write_data+0x38>)
  401662:	47a0      	blx	r4
	delay_us(10);
  401664:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  401668:	4b05      	ldr	r3, [pc, #20]	; (401680 <ssd1306_write_data+0x3c>)
  40166a:	4798      	blx	r3
  40166c:	bd38      	pop	{r3, r4, r5, pc}
  40166e:	bf00      	nop
  401670:	400e1000 	.word	0x400e1000
  401674:	40008000 	.word	0x40008000
  401678:	004001d9 	.word	0x004001d9
  40167c:	004001ef 	.word	0x004001ef
  401680:	20400001 	.word	0x20400001

00401684 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401684:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401686:	4810      	ldr	r0, [pc, #64]	; (4016c8 <sysclk_init+0x44>)
  401688:	4b10      	ldr	r3, [pc, #64]	; (4016cc <sysclk_init+0x48>)
  40168a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40168c:	213e      	movs	r1, #62	; 0x3e
  40168e:	2000      	movs	r0, #0
  401690:	4b0f      	ldr	r3, [pc, #60]	; (4016d0 <sysclk_init+0x4c>)
  401692:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401694:	4c0f      	ldr	r4, [pc, #60]	; (4016d4 <sysclk_init+0x50>)
  401696:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  401698:	2800      	cmp	r0, #0
  40169a:	d0fc      	beq.n	401696 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40169c:	4b0e      	ldr	r3, [pc, #56]	; (4016d8 <sysclk_init+0x54>)
  40169e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4016a0:	4a0e      	ldr	r2, [pc, #56]	; (4016dc <sysclk_init+0x58>)
  4016a2:	4b0f      	ldr	r3, [pc, #60]	; (4016e0 <sysclk_init+0x5c>)
  4016a4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4016a6:	4c0f      	ldr	r4, [pc, #60]	; (4016e4 <sysclk_init+0x60>)
  4016a8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4016aa:	2800      	cmp	r0, #0
  4016ac:	d0fc      	beq.n	4016a8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4016ae:	2002      	movs	r0, #2
  4016b0:	4b0d      	ldr	r3, [pc, #52]	; (4016e8 <sysclk_init+0x64>)
  4016b2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4016b4:	2000      	movs	r0, #0
  4016b6:	4b0d      	ldr	r3, [pc, #52]	; (4016ec <sysclk_init+0x68>)
  4016b8:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4016ba:	4b0d      	ldr	r3, [pc, #52]	; (4016f0 <sysclk_init+0x6c>)
  4016bc:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4016be:	4802      	ldr	r0, [pc, #8]	; (4016c8 <sysclk_init+0x44>)
  4016c0:	4b02      	ldr	r3, [pc, #8]	; (4016cc <sysclk_init+0x48>)
  4016c2:	4798      	blx	r3
  4016c4:	bd10      	pop	{r4, pc}
  4016c6:	bf00      	nop
  4016c8:	11e1a300 	.word	0x11e1a300
  4016cc:	004020a1 	.word	0x004020a1
  4016d0:	00401cbd 	.word	0x00401cbd
  4016d4:	00401d11 	.word	0x00401d11
  4016d8:	00401d21 	.word	0x00401d21
  4016dc:	20183f01 	.word	0x20183f01
  4016e0:	400e0600 	.word	0x400e0600
  4016e4:	00401d31 	.word	0x00401d31
  4016e8:	00401c21 	.word	0x00401c21
  4016ec:	00401c59 	.word	0x00401c59
  4016f0:	00401f95 	.word	0x00401f95

004016f4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4016f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4016f8:	b980      	cbnz	r0, 40171c <_read+0x28>
  4016fa:	460c      	mov	r4, r1
  4016fc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4016fe:	2a00      	cmp	r2, #0
  401700:	dd0f      	ble.n	401722 <_read+0x2e>
  401702:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  401704:	4e08      	ldr	r6, [pc, #32]	; (401728 <_read+0x34>)
  401706:	4d09      	ldr	r5, [pc, #36]	; (40172c <_read+0x38>)
  401708:	6830      	ldr	r0, [r6, #0]
  40170a:	4621      	mov	r1, r4
  40170c:	682b      	ldr	r3, [r5, #0]
  40170e:	4798      	blx	r3
		ptr++;
  401710:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  401712:	42bc      	cmp	r4, r7
  401714:	d1f8      	bne.n	401708 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  401716:	4640      	mov	r0, r8
  401718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40171c:	f04f 38ff 	mov.w	r8, #4294967295
  401720:	e7f9      	b.n	401716 <_read+0x22>
	for (; len > 0; --len) {
  401722:	4680      	mov	r8, r0
  401724:	e7f7      	b.n	401716 <_read+0x22>
  401726:	bf00      	nop
  401728:	20400df0 	.word	0x20400df0
  40172c:	20400de8 	.word	0x20400de8

00401730 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  401730:	3801      	subs	r0, #1
  401732:	2802      	cmp	r0, #2
  401734:	d815      	bhi.n	401762 <_write+0x32>
{
  401736:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40173a:	460e      	mov	r6, r1
  40173c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40173e:	b19a      	cbz	r2, 401768 <_write+0x38>
  401740:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401742:	f8df 8038 	ldr.w	r8, [pc, #56]	; 40177c <_write+0x4c>
  401746:	4f0c      	ldr	r7, [pc, #48]	; (401778 <_write+0x48>)
  401748:	f8d8 0000 	ldr.w	r0, [r8]
  40174c:	f815 1b01 	ldrb.w	r1, [r5], #1
  401750:	683b      	ldr	r3, [r7, #0]
  401752:	4798      	blx	r3
  401754:	2800      	cmp	r0, #0
  401756:	db0a      	blt.n	40176e <_write+0x3e>
  401758:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40175a:	3c01      	subs	r4, #1
  40175c:	d1f4      	bne.n	401748 <_write+0x18>
  40175e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  401762:	f04f 30ff 	mov.w	r0, #4294967295
  401766:	4770      	bx	lr
	for (; len != 0; --len) {
  401768:	4610      	mov	r0, r2
  40176a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40176e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  401772:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401776:	bf00      	nop
  401778:	20400dec 	.word	0x20400dec
  40177c:	20400df0 	.word	0x20400df0

00401780 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  401780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401782:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401786:	4b5c      	ldr	r3, [pc, #368]	; (4018f8 <board_init+0x178>)
  401788:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40178a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40178e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  401792:	4b5a      	ldr	r3, [pc, #360]	; (4018fc <board_init+0x17c>)
  401794:	2200      	movs	r2, #0
  401796:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40179a:	695a      	ldr	r2, [r3, #20]
  40179c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4017a0:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4017a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017a6:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4017aa:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4017ae:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4017b2:	f007 0007 	and.w	r0, r7, #7
  4017b6:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4017b8:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4017bc:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4017c0:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4017c4:	f3bf 8f4f 	dsb	sy
  4017c8:	f04f 34ff 	mov.w	r4, #4294967295
  4017cc:	fa04 fc00 	lsl.w	ip, r4, r0
  4017d0:	fa06 f000 	lsl.w	r0, r6, r0
  4017d4:	fa04 f40e 	lsl.w	r4, r4, lr
  4017d8:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4017dc:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4017de:	463a      	mov	r2, r7
  4017e0:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4017e2:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4017e6:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4017ea:	3a01      	subs	r2, #1
  4017ec:	4423      	add	r3, r4
  4017ee:	f1b2 3fff 	cmp.w	r2, #4294967295
  4017f2:	d1f6      	bne.n	4017e2 <board_init+0x62>
        } while(sets--);
  4017f4:	3e01      	subs	r6, #1
  4017f6:	4460      	add	r0, ip
  4017f8:	f1b6 3fff 	cmp.w	r6, #4294967295
  4017fc:	d1ef      	bne.n	4017de <board_init+0x5e>
  4017fe:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401802:	4b3e      	ldr	r3, [pc, #248]	; (4018fc <board_init+0x17c>)
  401804:	695a      	ldr	r2, [r3, #20]
  401806:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40180a:	615a      	str	r2, [r3, #20]
  40180c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401810:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401814:	4a3a      	ldr	r2, [pc, #232]	; (401900 <board_init+0x180>)
  401816:	493b      	ldr	r1, [pc, #236]	; (401904 <board_init+0x184>)
  401818:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40181a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40181e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  401820:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401824:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401828:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40182c:	f022 0201 	bic.w	r2, r2, #1
  401830:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401834:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  401838:	f022 0201 	bic.w	r2, r2, #1
  40183c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  401840:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401844:	f3bf 8f6f 	isb	sy
  401848:	200a      	movs	r0, #10
  40184a:	4c2f      	ldr	r4, [pc, #188]	; (401908 <board_init+0x188>)
  40184c:	47a0      	blx	r4
  40184e:	200b      	movs	r0, #11
  401850:	47a0      	blx	r4
  401852:	200c      	movs	r0, #12
  401854:	47a0      	blx	r4
  401856:	2010      	movs	r0, #16
  401858:	47a0      	blx	r4
  40185a:	2011      	movs	r0, #17
  40185c:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40185e:	4b2b      	ldr	r3, [pc, #172]	; (40190c <board_init+0x18c>)
  401860:	f44f 7280 	mov.w	r2, #256	; 0x100
  401864:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401866:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40186a:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40186c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  401870:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401874:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401876:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40187a:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40187c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401880:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  401882:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  401884:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  401888:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40188a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40188e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401890:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401892:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  401896:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401898:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40189c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4018a0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4018a4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4018a8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4018aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018ae:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4018b0:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4018b6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4018b8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4018bc:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4018be:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4018c0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4018c4:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4018c6:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4018c8:	4a11      	ldr	r2, [pc, #68]	; (401910 <board_init+0x190>)
  4018ca:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4018ce:	f043 0310 	orr.w	r3, r3, #16
  4018d2:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4018d6:	4b0f      	ldr	r3, [pc, #60]	; (401914 <board_init+0x194>)
  4018d8:	2210      	movs	r2, #16
  4018da:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4018dc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018e0:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4018e2:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4018e8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4018ea:	4311      	orrs	r1, r2
  4018ec:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4018ee:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4018f0:	4311      	orrs	r1, r2
  4018f2:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4018f4:	605a      	str	r2, [r3, #4]
  4018f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4018f8:	400e1850 	.word	0x400e1850
  4018fc:	e000ed00 	.word	0xe000ed00
  401900:	400e0c00 	.word	0x400e0c00
  401904:	5a00080c 	.word	0x5a00080c
  401908:	00401d41 	.word	0x00401d41
  40190c:	400e1200 	.word	0x400e1200
  401910:	40088000 	.word	0x40088000
  401914:	400e1000 	.word	0x400e1000

00401918 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401918:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  40191c:	0053      	lsls	r3, r2, #1
  40191e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401922:	fbb2 f2f3 	udiv	r2, r2, r3
  401926:	3a01      	subs	r2, #1
  401928:	f3c2 020d 	ubfx	r2, r2, #0, #14
  40192c:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  401930:	4770      	bx	lr

00401932 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  401932:	6301      	str	r1, [r0, #48]	; 0x30
  401934:	4770      	bx	lr

00401936 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  401936:	6341      	str	r1, [r0, #52]	; 0x34
  401938:	4770      	bx	lr

0040193a <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40193a:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40193c:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401940:	d03a      	beq.n	4019b8 <pio_set_peripheral+0x7e>
  401942:	d813      	bhi.n	40196c <pio_set_peripheral+0x32>
  401944:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401948:	d025      	beq.n	401996 <pio_set_peripheral+0x5c>
  40194a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40194e:	d10a      	bne.n	401966 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401950:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401952:	4313      	orrs	r3, r2
  401954:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401956:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401958:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40195a:	400b      	ands	r3, r1
  40195c:	ea23 0302 	bic.w	r3, r3, r2
  401960:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401962:	6042      	str	r2, [r0, #4]
  401964:	4770      	bx	lr
	switch (ul_type) {
  401966:	2900      	cmp	r1, #0
  401968:	d1fb      	bne.n	401962 <pio_set_peripheral+0x28>
  40196a:	4770      	bx	lr
  40196c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401970:	d021      	beq.n	4019b6 <pio_set_peripheral+0x7c>
  401972:	d809      	bhi.n	401988 <pio_set_peripheral+0x4e>
  401974:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401978:	d1f3      	bne.n	401962 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40197a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40197c:	4313      	orrs	r3, r2
  40197e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401980:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401982:	4313      	orrs	r3, r2
  401984:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401986:	e7ec      	b.n	401962 <pio_set_peripheral+0x28>
	switch (ul_type) {
  401988:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40198c:	d013      	beq.n	4019b6 <pio_set_peripheral+0x7c>
  40198e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401992:	d010      	beq.n	4019b6 <pio_set_peripheral+0x7c>
  401994:	e7e5      	b.n	401962 <pio_set_peripheral+0x28>
{
  401996:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  401998:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40199a:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40199c:	43d3      	mvns	r3, r2
  40199e:	4021      	ands	r1, r4
  4019a0:	461c      	mov	r4, r3
  4019a2:	4019      	ands	r1, r3
  4019a4:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4019a6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4019a8:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4019aa:	400b      	ands	r3, r1
  4019ac:	4023      	ands	r3, r4
  4019ae:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4019b0:	6042      	str	r2, [r0, #4]
}
  4019b2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4019b6:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4019b8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4019ba:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4019bc:	400b      	ands	r3, r1
  4019be:	ea23 0302 	bic.w	r3, r3, r2
  4019c2:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4019c4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4019c6:	4313      	orrs	r3, r2
  4019c8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4019ca:	e7ca      	b.n	401962 <pio_set_peripheral+0x28>

004019cc <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4019cc:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4019ce:	f012 0f01 	tst.w	r2, #1
  4019d2:	d10d      	bne.n	4019f0 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  4019d4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4019d6:	f012 0f0a 	tst.w	r2, #10
  4019da:	d00b      	beq.n	4019f4 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  4019dc:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  4019de:	f012 0f02 	tst.w	r2, #2
  4019e2:	d109      	bne.n	4019f8 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4019e4:	f012 0f08 	tst.w	r2, #8
  4019e8:	d008      	beq.n	4019fc <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  4019ea:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  4019ee:	e005      	b.n	4019fc <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  4019f0:	6641      	str	r1, [r0, #100]	; 0x64
  4019f2:	e7f0      	b.n	4019d6 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  4019f4:	6241      	str	r1, [r0, #36]	; 0x24
  4019f6:	e7f2      	b.n	4019de <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  4019f8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  4019fc:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4019fe:	6001      	str	r1, [r0, #0]
  401a00:	4770      	bx	lr

00401a02 <pio_set_output>:
{
  401a02:	b410      	push	{r4}
  401a04:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401a06:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401a08:	b94c      	cbnz	r4, 401a1e <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401a0a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401a0c:	b14b      	cbz	r3, 401a22 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401a0e:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401a10:	b94a      	cbnz	r2, 401a26 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401a12:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401a14:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401a16:	6001      	str	r1, [r0, #0]
}
  401a18:	f85d 4b04 	ldr.w	r4, [sp], #4
  401a1c:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401a1e:	6641      	str	r1, [r0, #100]	; 0x64
  401a20:	e7f4      	b.n	401a0c <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401a22:	6541      	str	r1, [r0, #84]	; 0x54
  401a24:	e7f4      	b.n	401a10 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401a26:	6301      	str	r1, [r0, #48]	; 0x30
  401a28:	e7f4      	b.n	401a14 <pio_set_output+0x12>
	...

00401a2c <pio_configure>:
{
  401a2c:	b570      	push	{r4, r5, r6, lr}
  401a2e:	b082      	sub	sp, #8
  401a30:	4605      	mov	r5, r0
  401a32:	4616      	mov	r6, r2
  401a34:	461c      	mov	r4, r3
	switch (ul_type) {
  401a36:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401a3a:	d014      	beq.n	401a66 <pio_configure+0x3a>
  401a3c:	d90a      	bls.n	401a54 <pio_configure+0x28>
  401a3e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401a42:	d024      	beq.n	401a8e <pio_configure+0x62>
  401a44:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401a48:	d021      	beq.n	401a8e <pio_configure+0x62>
  401a4a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401a4e:	d017      	beq.n	401a80 <pio_configure+0x54>
		return 0;
  401a50:	2000      	movs	r0, #0
  401a52:	e01a      	b.n	401a8a <pio_configure+0x5e>
	switch (ul_type) {
  401a54:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401a58:	d005      	beq.n	401a66 <pio_configure+0x3a>
  401a5a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401a5e:	d002      	beq.n	401a66 <pio_configure+0x3a>
  401a60:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401a64:	d1f4      	bne.n	401a50 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  401a66:	4632      	mov	r2, r6
  401a68:	4628      	mov	r0, r5
  401a6a:	4b11      	ldr	r3, [pc, #68]	; (401ab0 <pio_configure+0x84>)
  401a6c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401a6e:	f014 0f01 	tst.w	r4, #1
  401a72:	d102      	bne.n	401a7a <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  401a74:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  401a76:	2001      	movs	r0, #1
  401a78:	e007      	b.n	401a8a <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  401a7a:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  401a7c:	2001      	movs	r0, #1
  401a7e:	e004      	b.n	401a8a <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401a80:	461a      	mov	r2, r3
  401a82:	4631      	mov	r1, r6
  401a84:	4b0b      	ldr	r3, [pc, #44]	; (401ab4 <pio_configure+0x88>)
  401a86:	4798      	blx	r3
	return 1;
  401a88:	2001      	movs	r0, #1
}
  401a8a:	b002      	add	sp, #8
  401a8c:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401a8e:	f004 0301 	and.w	r3, r4, #1
  401a92:	9300      	str	r3, [sp, #0]
  401a94:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401a98:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401a9c:	bf14      	ite	ne
  401a9e:	2200      	movne	r2, #0
  401aa0:	2201      	moveq	r2, #1
  401aa2:	4631      	mov	r1, r6
  401aa4:	4628      	mov	r0, r5
  401aa6:	4c04      	ldr	r4, [pc, #16]	; (401ab8 <pio_configure+0x8c>)
  401aa8:	47a0      	blx	r4
	return 1;
  401aaa:	2001      	movs	r0, #1
		break;
  401aac:	e7ed      	b.n	401a8a <pio_configure+0x5e>
  401aae:	bf00      	nop
  401ab0:	0040193b 	.word	0x0040193b
  401ab4:	004019cd 	.word	0x004019cd
  401ab8:	00401a03 	.word	0x00401a03

00401abc <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  401abc:	f012 0f10 	tst.w	r2, #16
  401ac0:	d012      	beq.n	401ae8 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  401ac2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401ac6:	f012 0f20 	tst.w	r2, #32
  401aca:	d007      	beq.n	401adc <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  401acc:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  401ad0:	f012 0f40 	tst.w	r2, #64	; 0x40
  401ad4:	d005      	beq.n	401ae2 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  401ad6:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  401ada:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  401adc:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  401ae0:	e7f6      	b.n	401ad0 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  401ae2:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  401ae6:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  401ae8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401aec:	4770      	bx	lr

00401aee <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  401aee:	6401      	str	r1, [r0, #64]	; 0x40
  401af0:	4770      	bx	lr

00401af2 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401af2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401af4:	4770      	bx	lr

00401af6 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401af6:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401af8:	4770      	bx	lr
	...

00401afc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401b00:	4604      	mov	r4, r0
  401b02:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401b04:	4b0e      	ldr	r3, [pc, #56]	; (401b40 <pio_handler_process+0x44>)
  401b06:	4798      	blx	r3
  401b08:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401b0a:	4620      	mov	r0, r4
  401b0c:	4b0d      	ldr	r3, [pc, #52]	; (401b44 <pio_handler_process+0x48>)
  401b0e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401b10:	4005      	ands	r5, r0
  401b12:	d013      	beq.n	401b3c <pio_handler_process+0x40>
  401b14:	4c0c      	ldr	r4, [pc, #48]	; (401b48 <pio_handler_process+0x4c>)
  401b16:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401b1a:	e003      	b.n	401b24 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401b1c:	42b4      	cmp	r4, r6
  401b1e:	d00d      	beq.n	401b3c <pio_handler_process+0x40>
  401b20:	3410      	adds	r4, #16
		while (status != 0) {
  401b22:	b15d      	cbz	r5, 401b3c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401b24:	6820      	ldr	r0, [r4, #0]
  401b26:	4540      	cmp	r0, r8
  401b28:	d1f8      	bne.n	401b1c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401b2a:	6861      	ldr	r1, [r4, #4]
  401b2c:	4229      	tst	r1, r5
  401b2e:	d0f5      	beq.n	401b1c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401b30:	68e3      	ldr	r3, [r4, #12]
  401b32:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401b34:	6863      	ldr	r3, [r4, #4]
  401b36:	ea25 0503 	bic.w	r5, r5, r3
  401b3a:	e7ef      	b.n	401b1c <pio_handler_process+0x20>
  401b3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401b40:	00401af3 	.word	0x00401af3
  401b44:	00401af7 	.word	0x00401af7
  401b48:	20400bf8 	.word	0x20400bf8

00401b4c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401b4e:	4c18      	ldr	r4, [pc, #96]	; (401bb0 <pio_handler_set+0x64>)
  401b50:	6826      	ldr	r6, [r4, #0]
  401b52:	2e06      	cmp	r6, #6
  401b54:	d82a      	bhi.n	401bac <pio_handler_set+0x60>
  401b56:	f04f 0c00 	mov.w	ip, #0
  401b5a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401b5c:	4f15      	ldr	r7, [pc, #84]	; (401bb4 <pio_handler_set+0x68>)
  401b5e:	e004      	b.n	401b6a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401b60:	3401      	adds	r4, #1
  401b62:	b2e4      	uxtb	r4, r4
  401b64:	46a4      	mov	ip, r4
  401b66:	42a6      	cmp	r6, r4
  401b68:	d309      	bcc.n	401b7e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  401b6a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401b6c:	0125      	lsls	r5, r4, #4
  401b6e:	597d      	ldr	r5, [r7, r5]
  401b70:	428d      	cmp	r5, r1
  401b72:	d1f5      	bne.n	401b60 <pio_handler_set+0x14>
  401b74:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  401b78:	686d      	ldr	r5, [r5, #4]
  401b7a:	4295      	cmp	r5, r2
  401b7c:	d1f0      	bne.n	401b60 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  401b7e:	4d0d      	ldr	r5, [pc, #52]	; (401bb4 <pio_handler_set+0x68>)
  401b80:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  401b84:	eb05 040e 	add.w	r4, r5, lr
  401b88:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  401b8c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  401b8e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  401b90:	9906      	ldr	r1, [sp, #24]
  401b92:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  401b94:	3601      	adds	r6, #1
  401b96:	4566      	cmp	r6, ip
  401b98:	d005      	beq.n	401ba6 <pio_handler_set+0x5a>
  401b9a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401b9c:	461a      	mov	r2, r3
  401b9e:	4b06      	ldr	r3, [pc, #24]	; (401bb8 <pio_handler_set+0x6c>)
  401ba0:	4798      	blx	r3

	return 0;
  401ba2:	2000      	movs	r0, #0
  401ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  401ba6:	4902      	ldr	r1, [pc, #8]	; (401bb0 <pio_handler_set+0x64>)
  401ba8:	600e      	str	r6, [r1, #0]
  401baa:	e7f6      	b.n	401b9a <pio_handler_set+0x4e>
		return 1;
  401bac:	2001      	movs	r0, #1
}
  401bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401bb0:	20400c68 	.word	0x20400c68
  401bb4:	20400bf8 	.word	0x20400bf8
  401bb8:	00401abd 	.word	0x00401abd

00401bbc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401bbc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401bbe:	210a      	movs	r1, #10
  401bc0:	4801      	ldr	r0, [pc, #4]	; (401bc8 <PIOA_Handler+0xc>)
  401bc2:	4b02      	ldr	r3, [pc, #8]	; (401bcc <PIOA_Handler+0x10>)
  401bc4:	4798      	blx	r3
  401bc6:	bd08      	pop	{r3, pc}
  401bc8:	400e0e00 	.word	0x400e0e00
  401bcc:	00401afd 	.word	0x00401afd

00401bd0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401bd0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401bd2:	210b      	movs	r1, #11
  401bd4:	4801      	ldr	r0, [pc, #4]	; (401bdc <PIOB_Handler+0xc>)
  401bd6:	4b02      	ldr	r3, [pc, #8]	; (401be0 <PIOB_Handler+0x10>)
  401bd8:	4798      	blx	r3
  401bda:	bd08      	pop	{r3, pc}
  401bdc:	400e1000 	.word	0x400e1000
  401be0:	00401afd 	.word	0x00401afd

00401be4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401be4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401be6:	210c      	movs	r1, #12
  401be8:	4801      	ldr	r0, [pc, #4]	; (401bf0 <PIOC_Handler+0xc>)
  401bea:	4b02      	ldr	r3, [pc, #8]	; (401bf4 <PIOC_Handler+0x10>)
  401bec:	4798      	blx	r3
  401bee:	bd08      	pop	{r3, pc}
  401bf0:	400e1200 	.word	0x400e1200
  401bf4:	00401afd 	.word	0x00401afd

00401bf8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401bf8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  401bfa:	2110      	movs	r1, #16
  401bfc:	4801      	ldr	r0, [pc, #4]	; (401c04 <PIOD_Handler+0xc>)
  401bfe:	4b02      	ldr	r3, [pc, #8]	; (401c08 <PIOD_Handler+0x10>)
  401c00:	4798      	blx	r3
  401c02:	bd08      	pop	{r3, pc}
  401c04:	400e1400 	.word	0x400e1400
  401c08:	00401afd 	.word	0x00401afd

00401c0c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401c0c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401c0e:	2111      	movs	r1, #17
  401c10:	4801      	ldr	r0, [pc, #4]	; (401c18 <PIOE_Handler+0xc>)
  401c12:	4b02      	ldr	r3, [pc, #8]	; (401c1c <PIOE_Handler+0x10>)
  401c14:	4798      	blx	r3
  401c16:	bd08      	pop	{r3, pc}
  401c18:	400e1600 	.word	0x400e1600
  401c1c:	00401afd 	.word	0x00401afd

00401c20 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401c20:	2803      	cmp	r0, #3
  401c22:	d011      	beq.n	401c48 <pmc_mck_set_division+0x28>
  401c24:	2804      	cmp	r0, #4
  401c26:	d012      	beq.n	401c4e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401c28:	2802      	cmp	r0, #2
  401c2a:	bf0c      	ite	eq
  401c2c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401c30:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401c32:	4a08      	ldr	r2, [pc, #32]	; (401c54 <pmc_mck_set_division+0x34>)
  401c34:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401c36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401c3a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401c3c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401c3e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401c40:	f013 0f08 	tst.w	r3, #8
  401c44:	d0fb      	beq.n	401c3e <pmc_mck_set_division+0x1e>
}
  401c46:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401c48:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401c4c:	e7f1      	b.n	401c32 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401c4e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401c52:	e7ee      	b.n	401c32 <pmc_mck_set_division+0x12>
  401c54:	400e0600 	.word	0x400e0600

00401c58 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401c58:	4a17      	ldr	r2, [pc, #92]	; (401cb8 <pmc_switch_mck_to_pllack+0x60>)
  401c5a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401c5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401c60:	4318      	orrs	r0, r3
  401c62:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401c64:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401c66:	f013 0f08 	tst.w	r3, #8
  401c6a:	d10a      	bne.n	401c82 <pmc_switch_mck_to_pllack+0x2a>
  401c6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401c70:	4911      	ldr	r1, [pc, #68]	; (401cb8 <pmc_switch_mck_to_pllack+0x60>)
  401c72:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401c74:	f012 0f08 	tst.w	r2, #8
  401c78:	d103      	bne.n	401c82 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401c7a:	3b01      	subs	r3, #1
  401c7c:	d1f9      	bne.n	401c72 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401c7e:	2001      	movs	r0, #1
  401c80:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401c82:	4a0d      	ldr	r2, [pc, #52]	; (401cb8 <pmc_switch_mck_to_pllack+0x60>)
  401c84:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401c86:	f023 0303 	bic.w	r3, r3, #3
  401c8a:	f043 0302 	orr.w	r3, r3, #2
  401c8e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401c90:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401c92:	f013 0f08 	tst.w	r3, #8
  401c96:	d10a      	bne.n	401cae <pmc_switch_mck_to_pllack+0x56>
  401c98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401c9c:	4906      	ldr	r1, [pc, #24]	; (401cb8 <pmc_switch_mck_to_pllack+0x60>)
  401c9e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401ca0:	f012 0f08 	tst.w	r2, #8
  401ca4:	d105      	bne.n	401cb2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401ca6:	3b01      	subs	r3, #1
  401ca8:	d1f9      	bne.n	401c9e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401caa:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401cac:	4770      	bx	lr
	return 0;
  401cae:	2000      	movs	r0, #0
  401cb0:	4770      	bx	lr
  401cb2:	2000      	movs	r0, #0
  401cb4:	4770      	bx	lr
  401cb6:	bf00      	nop
  401cb8:	400e0600 	.word	0x400e0600

00401cbc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401cbc:	b9a0      	cbnz	r0, 401ce8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401cbe:	480e      	ldr	r0, [pc, #56]	; (401cf8 <pmc_switch_mainck_to_xtal+0x3c>)
  401cc0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401cc2:	0209      	lsls	r1, r1, #8
  401cc4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401cc6:	4a0d      	ldr	r2, [pc, #52]	; (401cfc <pmc_switch_mainck_to_xtal+0x40>)
  401cc8:	401a      	ands	r2, r3
  401cca:	4b0d      	ldr	r3, [pc, #52]	; (401d00 <pmc_switch_mainck_to_xtal+0x44>)
  401ccc:	4313      	orrs	r3, r2
  401cce:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401cd0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401cd2:	4602      	mov	r2, r0
  401cd4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401cd6:	f013 0f01 	tst.w	r3, #1
  401cda:	d0fb      	beq.n	401cd4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401cdc:	4a06      	ldr	r2, [pc, #24]	; (401cf8 <pmc_switch_mainck_to_xtal+0x3c>)
  401cde:	6a11      	ldr	r1, [r2, #32]
  401ce0:	4b08      	ldr	r3, [pc, #32]	; (401d04 <pmc_switch_mainck_to_xtal+0x48>)
  401ce2:	430b      	orrs	r3, r1
  401ce4:	6213      	str	r3, [r2, #32]
  401ce6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401ce8:	4903      	ldr	r1, [pc, #12]	; (401cf8 <pmc_switch_mainck_to_xtal+0x3c>)
  401cea:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401cec:	4a06      	ldr	r2, [pc, #24]	; (401d08 <pmc_switch_mainck_to_xtal+0x4c>)
  401cee:	401a      	ands	r2, r3
  401cf0:	4b06      	ldr	r3, [pc, #24]	; (401d0c <pmc_switch_mainck_to_xtal+0x50>)
  401cf2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401cf4:	620b      	str	r3, [r1, #32]
  401cf6:	4770      	bx	lr
  401cf8:	400e0600 	.word	0x400e0600
  401cfc:	ffc8fffc 	.word	0xffc8fffc
  401d00:	00370001 	.word	0x00370001
  401d04:	01370000 	.word	0x01370000
  401d08:	fec8fffc 	.word	0xfec8fffc
  401d0c:	01370002 	.word	0x01370002

00401d10 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401d10:	4b02      	ldr	r3, [pc, #8]	; (401d1c <pmc_osc_is_ready_mainck+0xc>)
  401d12:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401d14:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401d18:	4770      	bx	lr
  401d1a:	bf00      	nop
  401d1c:	400e0600 	.word	0x400e0600

00401d20 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401d20:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401d24:	4b01      	ldr	r3, [pc, #4]	; (401d2c <pmc_disable_pllack+0xc>)
  401d26:	629a      	str	r2, [r3, #40]	; 0x28
  401d28:	4770      	bx	lr
  401d2a:	bf00      	nop
  401d2c:	400e0600 	.word	0x400e0600

00401d30 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401d30:	4b02      	ldr	r3, [pc, #8]	; (401d3c <pmc_is_locked_pllack+0xc>)
  401d32:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401d34:	f000 0002 	and.w	r0, r0, #2
  401d38:	4770      	bx	lr
  401d3a:	bf00      	nop
  401d3c:	400e0600 	.word	0x400e0600

00401d40 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401d40:	283f      	cmp	r0, #63	; 0x3f
  401d42:	d81e      	bhi.n	401d82 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401d44:	281f      	cmp	r0, #31
  401d46:	d80c      	bhi.n	401d62 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401d48:	4b11      	ldr	r3, [pc, #68]	; (401d90 <pmc_enable_periph_clk+0x50>)
  401d4a:	699a      	ldr	r2, [r3, #24]
  401d4c:	2301      	movs	r3, #1
  401d4e:	4083      	lsls	r3, r0
  401d50:	4393      	bics	r3, r2
  401d52:	d018      	beq.n	401d86 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401d54:	2301      	movs	r3, #1
  401d56:	fa03 f000 	lsl.w	r0, r3, r0
  401d5a:	4b0d      	ldr	r3, [pc, #52]	; (401d90 <pmc_enable_periph_clk+0x50>)
  401d5c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401d5e:	2000      	movs	r0, #0
  401d60:	4770      	bx	lr
		ul_id -= 32;
  401d62:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401d64:	4b0a      	ldr	r3, [pc, #40]	; (401d90 <pmc_enable_periph_clk+0x50>)
  401d66:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401d6a:	2301      	movs	r3, #1
  401d6c:	4083      	lsls	r3, r0
  401d6e:	4393      	bics	r3, r2
  401d70:	d00b      	beq.n	401d8a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401d72:	2301      	movs	r3, #1
  401d74:	fa03 f000 	lsl.w	r0, r3, r0
  401d78:	4b05      	ldr	r3, [pc, #20]	; (401d90 <pmc_enable_periph_clk+0x50>)
  401d7a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401d7e:	2000      	movs	r0, #0
  401d80:	4770      	bx	lr
		return 1;
  401d82:	2001      	movs	r0, #1
  401d84:	4770      	bx	lr
	return 0;
  401d86:	2000      	movs	r0, #0
  401d88:	4770      	bx	lr
  401d8a:	2000      	movs	r0, #0
}
  401d8c:	4770      	bx	lr
  401d8e:	bf00      	nop
  401d90:	400e0600 	.word	0x400e0600

00401d94 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401d94:	6943      	ldr	r3, [r0, #20]
  401d96:	f013 0f02 	tst.w	r3, #2
  401d9a:	d002      	beq.n	401da2 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401d9c:	61c1      	str	r1, [r0, #28]
	return 0;
  401d9e:	2000      	movs	r0, #0
  401da0:	4770      	bx	lr
		return 1;
  401da2:	2001      	movs	r0, #1
}
  401da4:	4770      	bx	lr

00401da6 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401da6:	6943      	ldr	r3, [r0, #20]
  401da8:	f013 0f01 	tst.w	r3, #1
  401dac:	d003      	beq.n	401db6 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401dae:	6983      	ldr	r3, [r0, #24]
  401db0:	700b      	strb	r3, [r1, #0]
	return 0;
  401db2:	2000      	movs	r0, #0
  401db4:	4770      	bx	lr
		return 1;
  401db6:	2001      	movs	r0, #1
}
  401db8:	4770      	bx	lr

00401dba <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401dba:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401dbc:	010b      	lsls	r3, r1, #4
  401dbe:	4293      	cmp	r3, r2
  401dc0:	d914      	bls.n	401dec <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401dc2:	00c9      	lsls	r1, r1, #3
  401dc4:	084b      	lsrs	r3, r1, #1
  401dc6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401dca:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401dce:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401dd0:	1e5c      	subs	r4, r3, #1
  401dd2:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401dd6:	428c      	cmp	r4, r1
  401dd8:	d901      	bls.n	401dde <usart_set_async_baudrate+0x24>
		return 1;
  401dda:	2001      	movs	r0, #1
  401ddc:	e017      	b.n	401e0e <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401dde:	6841      	ldr	r1, [r0, #4]
  401de0:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401de4:	6041      	str	r1, [r0, #4]
  401de6:	e00c      	b.n	401e02 <usart_set_async_baudrate+0x48>
		return 1;
  401de8:	2001      	movs	r0, #1
  401dea:	e010      	b.n	401e0e <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401dec:	0859      	lsrs	r1, r3, #1
  401dee:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401df2:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401df6:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401df8:	1e5c      	subs	r4, r3, #1
  401dfa:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401dfe:	428c      	cmp	r4, r1
  401e00:	d8f2      	bhi.n	401de8 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401e02:	0412      	lsls	r2, r2, #16
  401e04:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401e08:	431a      	orrs	r2, r3
  401e0a:	6202      	str	r2, [r0, #32]

	return 0;
  401e0c:	2000      	movs	r0, #0
}
  401e0e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401e12:	4770      	bx	lr

00401e14 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401e14:	4b08      	ldr	r3, [pc, #32]	; (401e38 <usart_reset+0x24>)
  401e16:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401e1a:	2300      	movs	r3, #0
  401e1c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401e1e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401e20:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401e22:	2388      	movs	r3, #136	; 0x88
  401e24:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401e26:	2324      	movs	r3, #36	; 0x24
  401e28:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401e2a:	f44f 7380 	mov.w	r3, #256	; 0x100
  401e2e:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401e30:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401e34:	6003      	str	r3, [r0, #0]
  401e36:	4770      	bx	lr
  401e38:	55534100 	.word	0x55534100

00401e3c <usart_init_rs232>:
{
  401e3c:	b570      	push	{r4, r5, r6, lr}
  401e3e:	4605      	mov	r5, r0
  401e40:	460c      	mov	r4, r1
  401e42:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401e44:	4b0f      	ldr	r3, [pc, #60]	; (401e84 <usart_init_rs232+0x48>)
  401e46:	4798      	blx	r3
	ul_reg_val = 0;
  401e48:	2200      	movs	r2, #0
  401e4a:	4b0f      	ldr	r3, [pc, #60]	; (401e88 <usart_init_rs232+0x4c>)
  401e4c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401e4e:	b1a4      	cbz	r4, 401e7a <usart_init_rs232+0x3e>
  401e50:	4632      	mov	r2, r6
  401e52:	6821      	ldr	r1, [r4, #0]
  401e54:	4628      	mov	r0, r5
  401e56:	4b0d      	ldr	r3, [pc, #52]	; (401e8c <usart_init_rs232+0x50>)
  401e58:	4798      	blx	r3
  401e5a:	4602      	mov	r2, r0
  401e5c:	b978      	cbnz	r0, 401e7e <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401e5e:	6863      	ldr	r3, [r4, #4]
  401e60:	68a1      	ldr	r1, [r4, #8]
  401e62:	430b      	orrs	r3, r1
  401e64:	6921      	ldr	r1, [r4, #16]
  401e66:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401e68:	68e1      	ldr	r1, [r4, #12]
  401e6a:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401e6c:	4906      	ldr	r1, [pc, #24]	; (401e88 <usart_init_rs232+0x4c>)
  401e6e:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401e70:	6869      	ldr	r1, [r5, #4]
  401e72:	430b      	orrs	r3, r1
  401e74:	606b      	str	r3, [r5, #4]
}
  401e76:	4610      	mov	r0, r2
  401e78:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401e7a:	2201      	movs	r2, #1
  401e7c:	e7fb      	b.n	401e76 <usart_init_rs232+0x3a>
  401e7e:	2201      	movs	r2, #1
  401e80:	e7f9      	b.n	401e76 <usart_init_rs232+0x3a>
  401e82:	bf00      	nop
  401e84:	00401e15 	.word	0x00401e15
  401e88:	20400c6c 	.word	0x20400c6c
  401e8c:	00401dbb 	.word	0x00401dbb

00401e90 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401e90:	2340      	movs	r3, #64	; 0x40
  401e92:	6003      	str	r3, [r0, #0]
  401e94:	4770      	bx	lr

00401e96 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401e96:	2310      	movs	r3, #16
  401e98:	6003      	str	r3, [r0, #0]
  401e9a:	4770      	bx	lr

00401e9c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401e9c:	6943      	ldr	r3, [r0, #20]
  401e9e:	f013 0f02 	tst.w	r3, #2
  401ea2:	d004      	beq.n	401eae <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401ea4:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401ea8:	61c1      	str	r1, [r0, #28]
	return 0;
  401eaa:	2000      	movs	r0, #0
  401eac:	4770      	bx	lr
		return 1;
  401eae:	2001      	movs	r0, #1
}
  401eb0:	4770      	bx	lr

00401eb2 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401eb2:	6943      	ldr	r3, [r0, #20]
  401eb4:	f013 0f01 	tst.w	r3, #1
  401eb8:	d005      	beq.n	401ec6 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401eba:	6983      	ldr	r3, [r0, #24]
  401ebc:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401ec0:	600b      	str	r3, [r1, #0]
	return 0;
  401ec2:	2000      	movs	r0, #0
  401ec4:	4770      	bx	lr
		return 1;
  401ec6:	2001      	movs	r0, #1
}
  401ec8:	4770      	bx	lr

00401eca <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401eca:	e7fe      	b.n	401eca <Dummy_Handler>

00401ecc <Reset_Handler>:
{
  401ecc:	b500      	push	{lr}
  401ece:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401ed0:	4b25      	ldr	r3, [pc, #148]	; (401f68 <Reset_Handler+0x9c>)
  401ed2:	4a26      	ldr	r2, [pc, #152]	; (401f6c <Reset_Handler+0xa0>)
  401ed4:	429a      	cmp	r2, r3
  401ed6:	d010      	beq.n	401efa <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401ed8:	4b25      	ldr	r3, [pc, #148]	; (401f70 <Reset_Handler+0xa4>)
  401eda:	4a23      	ldr	r2, [pc, #140]	; (401f68 <Reset_Handler+0x9c>)
  401edc:	429a      	cmp	r2, r3
  401ede:	d20c      	bcs.n	401efa <Reset_Handler+0x2e>
  401ee0:	3b01      	subs	r3, #1
  401ee2:	1a9b      	subs	r3, r3, r2
  401ee4:	f023 0303 	bic.w	r3, r3, #3
  401ee8:	3304      	adds	r3, #4
  401eea:	4413      	add	r3, r2
  401eec:	491f      	ldr	r1, [pc, #124]	; (401f6c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401eee:	f851 0b04 	ldr.w	r0, [r1], #4
  401ef2:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401ef6:	429a      	cmp	r2, r3
  401ef8:	d1f9      	bne.n	401eee <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401efa:	4b1e      	ldr	r3, [pc, #120]	; (401f74 <Reset_Handler+0xa8>)
  401efc:	4a1e      	ldr	r2, [pc, #120]	; (401f78 <Reset_Handler+0xac>)
  401efe:	429a      	cmp	r2, r3
  401f00:	d20a      	bcs.n	401f18 <Reset_Handler+0x4c>
  401f02:	3b01      	subs	r3, #1
  401f04:	1a9b      	subs	r3, r3, r2
  401f06:	f023 0303 	bic.w	r3, r3, #3
  401f0a:	3304      	adds	r3, #4
  401f0c:	4413      	add	r3, r2
                *pDest++ = 0;
  401f0e:	2100      	movs	r1, #0
  401f10:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401f14:	4293      	cmp	r3, r2
  401f16:	d1fb      	bne.n	401f10 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401f18:	4a18      	ldr	r2, [pc, #96]	; (401f7c <Reset_Handler+0xb0>)
  401f1a:	4b19      	ldr	r3, [pc, #100]	; (401f80 <Reset_Handler+0xb4>)
  401f1c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401f20:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401f22:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401f26:	fab3 f383 	clz	r3, r3
  401f2a:	095b      	lsrs	r3, r3, #5
  401f2c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401f2e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401f30:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401f34:	2200      	movs	r2, #0
  401f36:	4b13      	ldr	r3, [pc, #76]	; (401f84 <Reset_Handler+0xb8>)
  401f38:	701a      	strb	r2, [r3, #0]
	return flags;
  401f3a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401f3c:	4a12      	ldr	r2, [pc, #72]	; (401f88 <Reset_Handler+0xbc>)
  401f3e:	6813      	ldr	r3, [r2, #0]
  401f40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401f44:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401f46:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401f4a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401f4e:	b129      	cbz	r1, 401f5c <Reset_Handler+0x90>
		cpu_irq_enable();
  401f50:	2201      	movs	r2, #1
  401f52:	4b0c      	ldr	r3, [pc, #48]	; (401f84 <Reset_Handler+0xb8>)
  401f54:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401f56:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401f5a:	b662      	cpsie	i
        __libc_init_array();
  401f5c:	4b0b      	ldr	r3, [pc, #44]	; (401f8c <Reset_Handler+0xc0>)
  401f5e:	4798      	blx	r3
        main();
  401f60:	4b0b      	ldr	r3, [pc, #44]	; (401f90 <Reset_Handler+0xc4>)
  401f62:	4798      	blx	r3
  401f64:	e7fe      	b.n	401f64 <Reset_Handler+0x98>
  401f66:	bf00      	nop
  401f68:	20400000 	.word	0x20400000
  401f6c:	0040df84 	.word	0x0040df84
  401f70:	204009d8 	.word	0x204009d8
  401f74:	20400e64 	.word	0x20400e64
  401f78:	204009d8 	.word	0x204009d8
  401f7c:	e000ed00 	.word	0xe000ed00
  401f80:	00400000 	.word	0x00400000
  401f84:	20400018 	.word	0x20400018
  401f88:	e000ed88 	.word	0xe000ed88
  401f8c:	00406fed 	.word	0x00406fed
  401f90:	004045fd 	.word	0x004045fd

00401f94 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401f94:	4b3b      	ldr	r3, [pc, #236]	; (402084 <SystemCoreClockUpdate+0xf0>)
  401f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401f98:	f003 0303 	and.w	r3, r3, #3
  401f9c:	2b01      	cmp	r3, #1
  401f9e:	d01d      	beq.n	401fdc <SystemCoreClockUpdate+0x48>
  401fa0:	b183      	cbz	r3, 401fc4 <SystemCoreClockUpdate+0x30>
  401fa2:	2b02      	cmp	r3, #2
  401fa4:	d036      	beq.n	402014 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401fa6:	4b37      	ldr	r3, [pc, #220]	; (402084 <SystemCoreClockUpdate+0xf0>)
  401fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401faa:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401fae:	2b70      	cmp	r3, #112	; 0x70
  401fb0:	d05f      	beq.n	402072 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401fb2:	4b34      	ldr	r3, [pc, #208]	; (402084 <SystemCoreClockUpdate+0xf0>)
  401fb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401fb6:	4934      	ldr	r1, [pc, #208]	; (402088 <SystemCoreClockUpdate+0xf4>)
  401fb8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401fbc:	680b      	ldr	r3, [r1, #0]
  401fbe:	40d3      	lsrs	r3, r2
  401fc0:	600b      	str	r3, [r1, #0]
  401fc2:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401fc4:	4b31      	ldr	r3, [pc, #196]	; (40208c <SystemCoreClockUpdate+0xf8>)
  401fc6:	695b      	ldr	r3, [r3, #20]
  401fc8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401fcc:	bf14      	ite	ne
  401fce:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401fd2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401fd6:	4b2c      	ldr	r3, [pc, #176]	; (402088 <SystemCoreClockUpdate+0xf4>)
  401fd8:	601a      	str	r2, [r3, #0]
  401fda:	e7e4      	b.n	401fa6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401fdc:	4b29      	ldr	r3, [pc, #164]	; (402084 <SystemCoreClockUpdate+0xf0>)
  401fde:	6a1b      	ldr	r3, [r3, #32]
  401fe0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401fe4:	d003      	beq.n	401fee <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401fe6:	4a2a      	ldr	r2, [pc, #168]	; (402090 <SystemCoreClockUpdate+0xfc>)
  401fe8:	4b27      	ldr	r3, [pc, #156]	; (402088 <SystemCoreClockUpdate+0xf4>)
  401fea:	601a      	str	r2, [r3, #0]
  401fec:	e7db      	b.n	401fa6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401fee:	4a29      	ldr	r2, [pc, #164]	; (402094 <SystemCoreClockUpdate+0x100>)
  401ff0:	4b25      	ldr	r3, [pc, #148]	; (402088 <SystemCoreClockUpdate+0xf4>)
  401ff2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401ff4:	4b23      	ldr	r3, [pc, #140]	; (402084 <SystemCoreClockUpdate+0xf0>)
  401ff6:	6a1b      	ldr	r3, [r3, #32]
  401ff8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401ffc:	2b10      	cmp	r3, #16
  401ffe:	d005      	beq.n	40200c <SystemCoreClockUpdate+0x78>
  402000:	2b20      	cmp	r3, #32
  402002:	d1d0      	bne.n	401fa6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  402004:	4a22      	ldr	r2, [pc, #136]	; (402090 <SystemCoreClockUpdate+0xfc>)
  402006:	4b20      	ldr	r3, [pc, #128]	; (402088 <SystemCoreClockUpdate+0xf4>)
  402008:	601a      	str	r2, [r3, #0]
          break;
  40200a:	e7cc      	b.n	401fa6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40200c:	4a22      	ldr	r2, [pc, #136]	; (402098 <SystemCoreClockUpdate+0x104>)
  40200e:	4b1e      	ldr	r3, [pc, #120]	; (402088 <SystemCoreClockUpdate+0xf4>)
  402010:	601a      	str	r2, [r3, #0]
          break;
  402012:	e7c8      	b.n	401fa6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402014:	4b1b      	ldr	r3, [pc, #108]	; (402084 <SystemCoreClockUpdate+0xf0>)
  402016:	6a1b      	ldr	r3, [r3, #32]
  402018:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40201c:	d016      	beq.n	40204c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40201e:	4a1c      	ldr	r2, [pc, #112]	; (402090 <SystemCoreClockUpdate+0xfc>)
  402020:	4b19      	ldr	r3, [pc, #100]	; (402088 <SystemCoreClockUpdate+0xf4>)
  402022:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402024:	4b17      	ldr	r3, [pc, #92]	; (402084 <SystemCoreClockUpdate+0xf0>)
  402026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402028:	f003 0303 	and.w	r3, r3, #3
  40202c:	2b02      	cmp	r3, #2
  40202e:	d1ba      	bne.n	401fa6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402030:	4a14      	ldr	r2, [pc, #80]	; (402084 <SystemCoreClockUpdate+0xf0>)
  402032:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402034:	6a92      	ldr	r2, [r2, #40]	; 0x28
  402036:	4814      	ldr	r0, [pc, #80]	; (402088 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402038:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40203c:	6803      	ldr	r3, [r0, #0]
  40203e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402042:	b2d2      	uxtb	r2, r2
  402044:	fbb3 f3f2 	udiv	r3, r3, r2
  402048:	6003      	str	r3, [r0, #0]
  40204a:	e7ac      	b.n	401fa6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40204c:	4a11      	ldr	r2, [pc, #68]	; (402094 <SystemCoreClockUpdate+0x100>)
  40204e:	4b0e      	ldr	r3, [pc, #56]	; (402088 <SystemCoreClockUpdate+0xf4>)
  402050:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402052:	4b0c      	ldr	r3, [pc, #48]	; (402084 <SystemCoreClockUpdate+0xf0>)
  402054:	6a1b      	ldr	r3, [r3, #32]
  402056:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40205a:	2b10      	cmp	r3, #16
  40205c:	d005      	beq.n	40206a <SystemCoreClockUpdate+0xd6>
  40205e:	2b20      	cmp	r3, #32
  402060:	d1e0      	bne.n	402024 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  402062:	4a0b      	ldr	r2, [pc, #44]	; (402090 <SystemCoreClockUpdate+0xfc>)
  402064:	4b08      	ldr	r3, [pc, #32]	; (402088 <SystemCoreClockUpdate+0xf4>)
  402066:	601a      	str	r2, [r3, #0]
          break;
  402068:	e7dc      	b.n	402024 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40206a:	4a0b      	ldr	r2, [pc, #44]	; (402098 <SystemCoreClockUpdate+0x104>)
  40206c:	4b06      	ldr	r3, [pc, #24]	; (402088 <SystemCoreClockUpdate+0xf4>)
  40206e:	601a      	str	r2, [r3, #0]
          break;
  402070:	e7d8      	b.n	402024 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  402072:	4a05      	ldr	r2, [pc, #20]	; (402088 <SystemCoreClockUpdate+0xf4>)
  402074:	6813      	ldr	r3, [r2, #0]
  402076:	4909      	ldr	r1, [pc, #36]	; (40209c <SystemCoreClockUpdate+0x108>)
  402078:	fba1 1303 	umull	r1, r3, r1, r3
  40207c:	085b      	lsrs	r3, r3, #1
  40207e:	6013      	str	r3, [r2, #0]
  402080:	4770      	bx	lr
  402082:	bf00      	nop
  402084:	400e0600 	.word	0x400e0600
  402088:	2040001c 	.word	0x2040001c
  40208c:	400e1810 	.word	0x400e1810
  402090:	00b71b00 	.word	0x00b71b00
  402094:	003d0900 	.word	0x003d0900
  402098:	007a1200 	.word	0x007a1200
  40209c:	aaaaaaab 	.word	0xaaaaaaab

004020a0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4020a0:	4b16      	ldr	r3, [pc, #88]	; (4020fc <system_init_flash+0x5c>)
  4020a2:	4298      	cmp	r0, r3
  4020a4:	d913      	bls.n	4020ce <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4020a6:	4b16      	ldr	r3, [pc, #88]	; (402100 <system_init_flash+0x60>)
  4020a8:	4298      	cmp	r0, r3
  4020aa:	d915      	bls.n	4020d8 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4020ac:	4b15      	ldr	r3, [pc, #84]	; (402104 <system_init_flash+0x64>)
  4020ae:	4298      	cmp	r0, r3
  4020b0:	d916      	bls.n	4020e0 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4020b2:	4b15      	ldr	r3, [pc, #84]	; (402108 <system_init_flash+0x68>)
  4020b4:	4298      	cmp	r0, r3
  4020b6:	d917      	bls.n	4020e8 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4020b8:	4b14      	ldr	r3, [pc, #80]	; (40210c <system_init_flash+0x6c>)
  4020ba:	4298      	cmp	r0, r3
  4020bc:	d918      	bls.n	4020f0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4020be:	4b14      	ldr	r3, [pc, #80]	; (402110 <system_init_flash+0x70>)
  4020c0:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4020c2:	bf94      	ite	ls
  4020c4:	4a13      	ldrls	r2, [pc, #76]	; (402114 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4020c6:	4a14      	ldrhi	r2, [pc, #80]	; (402118 <system_init_flash+0x78>)
  4020c8:	4b14      	ldr	r3, [pc, #80]	; (40211c <system_init_flash+0x7c>)
  4020ca:	601a      	str	r2, [r3, #0]
  4020cc:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4020ce:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4020d2:	4b12      	ldr	r3, [pc, #72]	; (40211c <system_init_flash+0x7c>)
  4020d4:	601a      	str	r2, [r3, #0]
  4020d6:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4020d8:	4a11      	ldr	r2, [pc, #68]	; (402120 <system_init_flash+0x80>)
  4020da:	4b10      	ldr	r3, [pc, #64]	; (40211c <system_init_flash+0x7c>)
  4020dc:	601a      	str	r2, [r3, #0]
  4020de:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4020e0:	4a10      	ldr	r2, [pc, #64]	; (402124 <system_init_flash+0x84>)
  4020e2:	4b0e      	ldr	r3, [pc, #56]	; (40211c <system_init_flash+0x7c>)
  4020e4:	601a      	str	r2, [r3, #0]
  4020e6:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4020e8:	4a0f      	ldr	r2, [pc, #60]	; (402128 <system_init_flash+0x88>)
  4020ea:	4b0c      	ldr	r3, [pc, #48]	; (40211c <system_init_flash+0x7c>)
  4020ec:	601a      	str	r2, [r3, #0]
  4020ee:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4020f0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4020f4:	4b09      	ldr	r3, [pc, #36]	; (40211c <system_init_flash+0x7c>)
  4020f6:	601a      	str	r2, [r3, #0]
  4020f8:	4770      	bx	lr
  4020fa:	bf00      	nop
  4020fc:	015ef3bf 	.word	0x015ef3bf
  402100:	02bde77f 	.word	0x02bde77f
  402104:	041cdb3f 	.word	0x041cdb3f
  402108:	057bceff 	.word	0x057bceff
  40210c:	06dac2bf 	.word	0x06dac2bf
  402110:	0839b67f 	.word	0x0839b67f
  402114:	04000500 	.word	0x04000500
  402118:	04000600 	.word	0x04000600
  40211c:	400e0c00 	.word	0x400e0c00
  402120:	04000100 	.word	0x04000100
  402124:	04000200 	.word	0x04000200
  402128:	04000300 	.word	0x04000300

0040212c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40212c:	4b0a      	ldr	r3, [pc, #40]	; (402158 <_sbrk+0x2c>)
  40212e:	681b      	ldr	r3, [r3, #0]
  402130:	b153      	cbz	r3, 402148 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  402132:	4b09      	ldr	r3, [pc, #36]	; (402158 <_sbrk+0x2c>)
  402134:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  402136:	181a      	adds	r2, r3, r0
  402138:	4908      	ldr	r1, [pc, #32]	; (40215c <_sbrk+0x30>)
  40213a:	4291      	cmp	r1, r2
  40213c:	db08      	blt.n	402150 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40213e:	4610      	mov	r0, r2
  402140:	4a05      	ldr	r2, [pc, #20]	; (402158 <_sbrk+0x2c>)
  402142:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  402144:	4618      	mov	r0, r3
  402146:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  402148:	4a05      	ldr	r2, [pc, #20]	; (402160 <_sbrk+0x34>)
  40214a:	4b03      	ldr	r3, [pc, #12]	; (402158 <_sbrk+0x2c>)
  40214c:	601a      	str	r2, [r3, #0]
  40214e:	e7f0      	b.n	402132 <_sbrk+0x6>
		return (caddr_t) -1;	
  402150:	f04f 30ff 	mov.w	r0, #4294967295
}
  402154:	4770      	bx	lr
  402156:	bf00      	nop
  402158:	20400c70 	.word	0x20400c70
  40215c:	2045fffc 	.word	0x2045fffc
  402160:	20403068 	.word	0x20403068

00402164 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402164:	f04f 30ff 	mov.w	r0, #4294967295
  402168:	4770      	bx	lr

0040216a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40216a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40216e:	604b      	str	r3, [r1, #4]

	return 0;
}
  402170:	2000      	movs	r0, #0
  402172:	4770      	bx	lr

00402174 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402174:	2001      	movs	r0, #1
  402176:	4770      	bx	lr

00402178 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402178:	2000      	movs	r0, #0
  40217a:	4770      	bx	lr

0040217c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40217c:	f100 0308 	add.w	r3, r0, #8
  402180:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  402182:	f04f 32ff 	mov.w	r2, #4294967295
  402186:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  402188:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40218a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  40218c:	2300      	movs	r3, #0
  40218e:	6003      	str	r3, [r0, #0]
  402190:	4770      	bx	lr

00402192 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  402192:	2300      	movs	r3, #0
  402194:	6103      	str	r3, [r0, #16]
  402196:	4770      	bx	lr

00402198 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  402198:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  40219a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  40219c:	689a      	ldr	r2, [r3, #8]
  40219e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  4021a0:	689a      	ldr	r2, [r3, #8]
  4021a2:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  4021a4:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4021a6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4021a8:	6803      	ldr	r3, [r0, #0]
  4021aa:	3301      	adds	r3, #1
  4021ac:	6003      	str	r3, [r0, #0]
  4021ae:	4770      	bx	lr

004021b0 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  4021b0:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  4021b2:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4021b4:	f1b5 3fff 	cmp.w	r5, #4294967295
  4021b8:	d002      	beq.n	4021c0 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4021ba:	f100 0208 	add.w	r2, r0, #8
  4021be:	e002      	b.n	4021c6 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  4021c0:	6902      	ldr	r2, [r0, #16]
  4021c2:	e004      	b.n	4021ce <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4021c4:	461a      	mov	r2, r3
  4021c6:	6853      	ldr	r3, [r2, #4]
  4021c8:	681c      	ldr	r4, [r3, #0]
  4021ca:	42a5      	cmp	r5, r4
  4021cc:	d2fa      	bcs.n	4021c4 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4021ce:	6853      	ldr	r3, [r2, #4]
  4021d0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  4021d2:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  4021d4:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  4021d6:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4021d8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4021da:	6803      	ldr	r3, [r0, #0]
  4021dc:	3301      	adds	r3, #1
  4021de:	6003      	str	r3, [r0, #0]
}
  4021e0:	bc30      	pop	{r4, r5}
  4021e2:	4770      	bx	lr

004021e4 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  4021e4:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4021e6:	6842      	ldr	r2, [r0, #4]
  4021e8:	6881      	ldr	r1, [r0, #8]
  4021ea:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4021ec:	6882      	ldr	r2, [r0, #8]
  4021ee:	6841      	ldr	r1, [r0, #4]
  4021f0:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4021f2:	685a      	ldr	r2, [r3, #4]
  4021f4:	4290      	cmp	r0, r2
  4021f6:	d005      	beq.n	402204 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  4021f8:	2200      	movs	r2, #0
  4021fa:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4021fc:	6818      	ldr	r0, [r3, #0]
  4021fe:	3801      	subs	r0, #1
  402200:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  402202:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  402204:	6882      	ldr	r2, [r0, #8]
  402206:	605a      	str	r2, [r3, #4]
  402208:	e7f6      	b.n	4021f8 <uxListRemove+0x14>
	...

0040220c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  40220c:	4b0d      	ldr	r3, [pc, #52]	; (402244 <prvTaskExitError+0x38>)
  40220e:	681b      	ldr	r3, [r3, #0]
  402210:	f1b3 3fff 	cmp.w	r3, #4294967295
  402214:	d00a      	beq.n	40222c <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  402216:	f04f 0380 	mov.w	r3, #128	; 0x80
  40221a:	b672      	cpsid	i
  40221c:	f383 8811 	msr	BASEPRI, r3
  402220:	f3bf 8f6f 	isb	sy
  402224:	f3bf 8f4f 	dsb	sy
  402228:	b662      	cpsie	i
  40222a:	e7fe      	b.n	40222a <prvTaskExitError+0x1e>
  40222c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402230:	b672      	cpsid	i
  402232:	f383 8811 	msr	BASEPRI, r3
  402236:	f3bf 8f6f 	isb	sy
  40223a:	f3bf 8f4f 	dsb	sy
  40223e:	b662      	cpsie	i
  402240:	e7fe      	b.n	402240 <prvTaskExitError+0x34>
  402242:	bf00      	nop
  402244:	20400020 	.word	0x20400020

00402248 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  402248:	4806      	ldr	r0, [pc, #24]	; (402264 <prvPortStartFirstTask+0x1c>)
  40224a:	6800      	ldr	r0, [r0, #0]
  40224c:	6800      	ldr	r0, [r0, #0]
  40224e:	f380 8808 	msr	MSP, r0
  402252:	b662      	cpsie	i
  402254:	b661      	cpsie	f
  402256:	f3bf 8f4f 	dsb	sy
  40225a:	f3bf 8f6f 	isb	sy
  40225e:	df00      	svc	0
  402260:	bf00      	nop
  402262:	0000      	.short	0x0000
  402264:	e000ed08 	.word	0xe000ed08

00402268 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  402268:	f8df 000c 	ldr.w	r0, [pc, #12]	; 402278 <vPortEnableVFP+0x10>
  40226c:	6801      	ldr	r1, [r0, #0]
  40226e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402272:	6001      	str	r1, [r0, #0]
  402274:	4770      	bx	lr
  402276:	0000      	.short	0x0000
  402278:	e000ed88 	.word	0xe000ed88

0040227c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  40227c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  402280:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  402284:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  402288:	4b05      	ldr	r3, [pc, #20]	; (4022a0 <pxPortInitialiseStack+0x24>)
  40228a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  40228e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  402292:	f06f 0302 	mvn.w	r3, #2
  402296:	f840 3c24 	str.w	r3, [r0, #-36]
}
  40229a:	3844      	subs	r0, #68	; 0x44
  40229c:	4770      	bx	lr
  40229e:	bf00      	nop
  4022a0:	0040220d 	.word	0x0040220d

004022a4 <SVC_Handler>:
	__asm volatile (
  4022a4:	4b06      	ldr	r3, [pc, #24]	; (4022c0 <pxCurrentTCBConst2>)
  4022a6:	6819      	ldr	r1, [r3, #0]
  4022a8:	6808      	ldr	r0, [r1, #0]
  4022aa:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4022ae:	f380 8809 	msr	PSP, r0
  4022b2:	f3bf 8f6f 	isb	sy
  4022b6:	f04f 0000 	mov.w	r0, #0
  4022ba:	f380 8811 	msr	BASEPRI, r0
  4022be:	4770      	bx	lr

004022c0 <pxCurrentTCBConst2>:
  4022c0:	20400c7c 	.word	0x20400c7c
  4022c4:	4770      	bx	lr
  4022c6:	bf00      	nop

004022c8 <vPortEnterCritical>:
  4022c8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022cc:	b672      	cpsid	i
  4022ce:	f383 8811 	msr	BASEPRI, r3
  4022d2:	f3bf 8f6f 	isb	sy
  4022d6:	f3bf 8f4f 	dsb	sy
  4022da:	b662      	cpsie	i
	uxCriticalNesting++;
  4022dc:	4a0b      	ldr	r2, [pc, #44]	; (40230c <vPortEnterCritical+0x44>)
  4022de:	6813      	ldr	r3, [r2, #0]
  4022e0:	3301      	adds	r3, #1
  4022e2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  4022e4:	2b01      	cmp	r3, #1
  4022e6:	d10f      	bne.n	402308 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  4022e8:	4b09      	ldr	r3, [pc, #36]	; (402310 <vPortEnterCritical+0x48>)
  4022ea:	681b      	ldr	r3, [r3, #0]
  4022ec:	f013 0fff 	tst.w	r3, #255	; 0xff
  4022f0:	d00a      	beq.n	402308 <vPortEnterCritical+0x40>
  4022f2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022f6:	b672      	cpsid	i
  4022f8:	f383 8811 	msr	BASEPRI, r3
  4022fc:	f3bf 8f6f 	isb	sy
  402300:	f3bf 8f4f 	dsb	sy
  402304:	b662      	cpsie	i
  402306:	e7fe      	b.n	402306 <vPortEnterCritical+0x3e>
  402308:	4770      	bx	lr
  40230a:	bf00      	nop
  40230c:	20400020 	.word	0x20400020
  402310:	e000ed04 	.word	0xe000ed04

00402314 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  402314:	4b0a      	ldr	r3, [pc, #40]	; (402340 <vPortExitCritical+0x2c>)
  402316:	681b      	ldr	r3, [r3, #0]
  402318:	b953      	cbnz	r3, 402330 <vPortExitCritical+0x1c>
  40231a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40231e:	b672      	cpsid	i
  402320:	f383 8811 	msr	BASEPRI, r3
  402324:	f3bf 8f6f 	isb	sy
  402328:	f3bf 8f4f 	dsb	sy
  40232c:	b662      	cpsie	i
  40232e:	e7fe      	b.n	40232e <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  402330:	3b01      	subs	r3, #1
  402332:	4a03      	ldr	r2, [pc, #12]	; (402340 <vPortExitCritical+0x2c>)
  402334:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  402336:	b90b      	cbnz	r3, 40233c <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  402338:	f383 8811 	msr	BASEPRI, r3
  40233c:	4770      	bx	lr
  40233e:	bf00      	nop
  402340:	20400020 	.word	0x20400020

00402344 <PendSV_Handler>:
	__asm volatile
  402344:	f3ef 8009 	mrs	r0, PSP
  402348:	f3bf 8f6f 	isb	sy
  40234c:	4b15      	ldr	r3, [pc, #84]	; (4023a4 <pxCurrentTCBConst>)
  40234e:	681a      	ldr	r2, [r3, #0]
  402350:	f01e 0f10 	tst.w	lr, #16
  402354:	bf08      	it	eq
  402356:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  40235a:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40235e:	6010      	str	r0, [r2, #0]
  402360:	f84d 3d04 	str.w	r3, [sp, #-4]!
  402364:	f04f 0080 	mov.w	r0, #128	; 0x80
  402368:	b672      	cpsid	i
  40236a:	f380 8811 	msr	BASEPRI, r0
  40236e:	f3bf 8f4f 	dsb	sy
  402372:	f3bf 8f6f 	isb	sy
  402376:	b662      	cpsie	i
  402378:	f001 f890 	bl	40349c <vTaskSwitchContext>
  40237c:	f04f 0000 	mov.w	r0, #0
  402380:	f380 8811 	msr	BASEPRI, r0
  402384:	bc08      	pop	{r3}
  402386:	6819      	ldr	r1, [r3, #0]
  402388:	6808      	ldr	r0, [r1, #0]
  40238a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40238e:	f01e 0f10 	tst.w	lr, #16
  402392:	bf08      	it	eq
  402394:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  402398:	f380 8809 	msr	PSP, r0
  40239c:	f3bf 8f6f 	isb	sy
  4023a0:	4770      	bx	lr
  4023a2:	bf00      	nop

004023a4 <pxCurrentTCBConst>:
  4023a4:	20400c7c 	.word	0x20400c7c
  4023a8:	4770      	bx	lr
  4023aa:	bf00      	nop

004023ac <SysTick_Handler>:
{
  4023ac:	b508      	push	{r3, lr}
	__asm volatile
  4023ae:	f3ef 8311 	mrs	r3, BASEPRI
  4023b2:	f04f 0280 	mov.w	r2, #128	; 0x80
  4023b6:	b672      	cpsid	i
  4023b8:	f382 8811 	msr	BASEPRI, r2
  4023bc:	f3bf 8f6f 	isb	sy
  4023c0:	f3bf 8f4f 	dsb	sy
  4023c4:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  4023c6:	4b05      	ldr	r3, [pc, #20]	; (4023dc <SysTick_Handler+0x30>)
  4023c8:	4798      	blx	r3
  4023ca:	b118      	cbz	r0, 4023d4 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4023cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4023d0:	4b03      	ldr	r3, [pc, #12]	; (4023e0 <SysTick_Handler+0x34>)
  4023d2:	601a      	str	r2, [r3, #0]
	__asm volatile
  4023d4:	2300      	movs	r3, #0
  4023d6:	f383 8811 	msr	BASEPRI, r3
  4023da:	bd08      	pop	{r3, pc}
  4023dc:	00403109 	.word	0x00403109
  4023e0:	e000ed04 	.word	0xe000ed04

004023e4 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  4023e4:	4a03      	ldr	r2, [pc, #12]	; (4023f4 <vPortSetupTimerInterrupt+0x10>)
  4023e6:	4b04      	ldr	r3, [pc, #16]	; (4023f8 <vPortSetupTimerInterrupt+0x14>)
  4023e8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  4023ea:	2207      	movs	r2, #7
  4023ec:	3b04      	subs	r3, #4
  4023ee:	601a      	str	r2, [r3, #0]
  4023f0:	4770      	bx	lr
  4023f2:	bf00      	nop
  4023f4:	000927bf 	.word	0x000927bf
  4023f8:	e000e014 	.word	0xe000e014

004023fc <xPortStartScheduler>:
{
  4023fc:	b500      	push	{lr}
  4023fe:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  402400:	4b25      	ldr	r3, [pc, #148]	; (402498 <xPortStartScheduler+0x9c>)
  402402:	781a      	ldrb	r2, [r3, #0]
  402404:	b2d2      	uxtb	r2, r2
  402406:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  402408:	22ff      	movs	r2, #255	; 0xff
  40240a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  40240c:	781b      	ldrb	r3, [r3, #0]
  40240e:	b2db      	uxtb	r3, r3
  402410:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  402414:	f89d 3003 	ldrb.w	r3, [sp, #3]
  402418:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40241c:	4a1f      	ldr	r2, [pc, #124]	; (40249c <xPortStartScheduler+0xa0>)
  40241e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  402420:	2207      	movs	r2, #7
  402422:	4b1f      	ldr	r3, [pc, #124]	; (4024a0 <xPortStartScheduler+0xa4>)
  402424:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  402426:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40242a:	f013 0f80 	tst.w	r3, #128	; 0x80
  40242e:	d010      	beq.n	402452 <xPortStartScheduler+0x56>
  402430:	2206      	movs	r2, #6
  402432:	e000      	b.n	402436 <xPortStartScheduler+0x3a>
  402434:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  402436:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40243a:	005b      	lsls	r3, r3, #1
  40243c:	b2db      	uxtb	r3, r3
  40243e:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  402442:	f89d 3003 	ldrb.w	r3, [sp, #3]
  402446:	1e51      	subs	r1, r2, #1
  402448:	f013 0f80 	tst.w	r3, #128	; 0x80
  40244c:	d1f2      	bne.n	402434 <xPortStartScheduler+0x38>
  40244e:	4b14      	ldr	r3, [pc, #80]	; (4024a0 <xPortStartScheduler+0xa4>)
  402450:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  402452:	4a13      	ldr	r2, [pc, #76]	; (4024a0 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  402454:	6813      	ldr	r3, [r2, #0]
  402456:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  402458:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  40245c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  40245e:	9b01      	ldr	r3, [sp, #4]
  402460:	b2db      	uxtb	r3, r3
  402462:	4a0d      	ldr	r2, [pc, #52]	; (402498 <xPortStartScheduler+0x9c>)
  402464:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  402466:	4b0f      	ldr	r3, [pc, #60]	; (4024a4 <xPortStartScheduler+0xa8>)
  402468:	681a      	ldr	r2, [r3, #0]
  40246a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  40246e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  402470:	681a      	ldr	r2, [r3, #0]
  402472:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  402476:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  402478:	4b0b      	ldr	r3, [pc, #44]	; (4024a8 <xPortStartScheduler+0xac>)
  40247a:	4798      	blx	r3
	uxCriticalNesting = 0;
  40247c:	2200      	movs	r2, #0
  40247e:	4b0b      	ldr	r3, [pc, #44]	; (4024ac <xPortStartScheduler+0xb0>)
  402480:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  402482:	4b0b      	ldr	r3, [pc, #44]	; (4024b0 <xPortStartScheduler+0xb4>)
  402484:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  402486:	4a0b      	ldr	r2, [pc, #44]	; (4024b4 <xPortStartScheduler+0xb8>)
  402488:	6813      	ldr	r3, [r2, #0]
  40248a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  40248e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  402490:	4b09      	ldr	r3, [pc, #36]	; (4024b8 <xPortStartScheduler+0xbc>)
  402492:	4798      	blx	r3
	prvTaskExitError();
  402494:	4b09      	ldr	r3, [pc, #36]	; (4024bc <xPortStartScheduler+0xc0>)
  402496:	4798      	blx	r3
  402498:	e000e400 	.word	0xe000e400
  40249c:	20400c74 	.word	0x20400c74
  4024a0:	20400c78 	.word	0x20400c78
  4024a4:	e000ed20 	.word	0xe000ed20
  4024a8:	004023e5 	.word	0x004023e5
  4024ac:	20400020 	.word	0x20400020
  4024b0:	00402269 	.word	0x00402269
  4024b4:	e000ef34 	.word	0xe000ef34
  4024b8:	00402249 	.word	0x00402249
  4024bc:	0040220d 	.word	0x0040220d

004024c0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  4024c0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  4024c4:	2b0f      	cmp	r3, #15
  4024c6:	d911      	bls.n	4024ec <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  4024c8:	4a12      	ldr	r2, [pc, #72]	; (402514 <vPortValidateInterruptPriority+0x54>)
  4024ca:	5c9b      	ldrb	r3, [r3, r2]
  4024cc:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  4024ce:	4a12      	ldr	r2, [pc, #72]	; (402518 <vPortValidateInterruptPriority+0x58>)
  4024d0:	7812      	ldrb	r2, [r2, #0]
  4024d2:	429a      	cmp	r2, r3
  4024d4:	d90a      	bls.n	4024ec <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  4024d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4024da:	b672      	cpsid	i
  4024dc:	f383 8811 	msr	BASEPRI, r3
  4024e0:	f3bf 8f6f 	isb	sy
  4024e4:	f3bf 8f4f 	dsb	sy
  4024e8:	b662      	cpsie	i
  4024ea:	e7fe      	b.n	4024ea <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4024ec:	4b0b      	ldr	r3, [pc, #44]	; (40251c <vPortValidateInterruptPriority+0x5c>)
  4024ee:	681b      	ldr	r3, [r3, #0]
  4024f0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4024f4:	4a0a      	ldr	r2, [pc, #40]	; (402520 <vPortValidateInterruptPriority+0x60>)
  4024f6:	6812      	ldr	r2, [r2, #0]
  4024f8:	4293      	cmp	r3, r2
  4024fa:	d90a      	bls.n	402512 <vPortValidateInterruptPriority+0x52>
  4024fc:	f04f 0380 	mov.w	r3, #128	; 0x80
  402500:	b672      	cpsid	i
  402502:	f383 8811 	msr	BASEPRI, r3
  402506:	f3bf 8f6f 	isb	sy
  40250a:	f3bf 8f4f 	dsb	sy
  40250e:	b662      	cpsie	i
  402510:	e7fe      	b.n	402510 <vPortValidateInterruptPriority+0x50>
  402512:	4770      	bx	lr
  402514:	e000e3f0 	.word	0xe000e3f0
  402518:	20400c74 	.word	0x20400c74
  40251c:	e000ed0c 	.word	0xe000ed0c
  402520:	20400c78 	.word	0x20400c78

00402524 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  402524:	b510      	push	{r4, lr}
  402526:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  402528:	4b06      	ldr	r3, [pc, #24]	; (402544 <pvPortMalloc+0x20>)
  40252a:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  40252c:	4620      	mov	r0, r4
  40252e:	4b06      	ldr	r3, [pc, #24]	; (402548 <pvPortMalloc+0x24>)
  402530:	4798      	blx	r3
  402532:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  402534:	4b05      	ldr	r3, [pc, #20]	; (40254c <pvPortMalloc+0x28>)
  402536:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  402538:	b10c      	cbz	r4, 40253e <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  40253a:	4620      	mov	r0, r4
  40253c:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  40253e:	4b04      	ldr	r3, [pc, #16]	; (402550 <pvPortMalloc+0x2c>)
  402540:	4798      	blx	r3
	return pvReturn;
  402542:	e7fa      	b.n	40253a <pvPortMalloc+0x16>
  402544:	004030ed 	.word	0x004030ed
  402548:	0040703d 	.word	0x0040703d
  40254c:	00403255 	.word	0x00403255
  402550:	004040b7 	.word	0x004040b7

00402554 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  402554:	b148      	cbz	r0, 40256a <vPortFree+0x16>
{
  402556:	b510      	push	{r4, lr}
  402558:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  40255a:	4b04      	ldr	r3, [pc, #16]	; (40256c <vPortFree+0x18>)
  40255c:	4798      	blx	r3
		{
			free( pv );
  40255e:	4620      	mov	r0, r4
  402560:	4b03      	ldr	r3, [pc, #12]	; (402570 <vPortFree+0x1c>)
  402562:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  402564:	4b03      	ldr	r3, [pc, #12]	; (402574 <vPortFree+0x20>)
  402566:	4798      	blx	r3
  402568:	bd10      	pop	{r4, pc}
  40256a:	4770      	bx	lr
  40256c:	004030ed 	.word	0x004030ed
  402570:	0040704d 	.word	0x0040704d
  402574:	00403255 	.word	0x00403255

00402578 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  402578:	b538      	push	{r3, r4, r5, lr}
  40257a:	4604      	mov	r4, r0
  40257c:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  40257e:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402580:	b95a      	cbnz	r2, 40259a <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402582:	6803      	ldr	r3, [r0, #0]
  402584:	2b00      	cmp	r3, #0
  402586:	d12e      	bne.n	4025e6 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  402588:	6840      	ldr	r0, [r0, #4]
  40258a:	4b1b      	ldr	r3, [pc, #108]	; (4025f8 <prvCopyDataToQueue+0x80>)
  40258c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40258e:	2300      	movs	r3, #0
  402590:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  402592:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402594:	3301      	adds	r3, #1
  402596:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  402598:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  40259a:	b96d      	cbnz	r5, 4025b8 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  40259c:	6880      	ldr	r0, [r0, #8]
  40259e:	4b17      	ldr	r3, [pc, #92]	; (4025fc <prvCopyDataToQueue+0x84>)
  4025a0:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  4025a2:	68a3      	ldr	r3, [r4, #8]
  4025a4:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4025a6:	4413      	add	r3, r2
  4025a8:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4025aa:	6862      	ldr	r2, [r4, #4]
  4025ac:	4293      	cmp	r3, r2
  4025ae:	d31c      	bcc.n	4025ea <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4025b0:	6823      	ldr	r3, [r4, #0]
  4025b2:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  4025b4:	2000      	movs	r0, #0
  4025b6:	e7ec      	b.n	402592 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4025b8:	68c0      	ldr	r0, [r0, #12]
  4025ba:	4b10      	ldr	r3, [pc, #64]	; (4025fc <prvCopyDataToQueue+0x84>)
  4025bc:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4025be:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4025c0:	425b      	negs	r3, r3
  4025c2:	68e2      	ldr	r2, [r4, #12]
  4025c4:	441a      	add	r2, r3
  4025c6:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4025c8:	6821      	ldr	r1, [r4, #0]
  4025ca:	428a      	cmp	r2, r1
  4025cc:	d202      	bcs.n	4025d4 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4025ce:	6862      	ldr	r2, [r4, #4]
  4025d0:	4413      	add	r3, r2
  4025d2:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  4025d4:	2d02      	cmp	r5, #2
  4025d6:	d10a      	bne.n	4025ee <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4025d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4025da:	b153      	cbz	r3, 4025f2 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  4025dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4025de:	3b01      	subs	r3, #1
  4025e0:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  4025e2:	2000      	movs	r0, #0
  4025e4:	e7d5      	b.n	402592 <prvCopyDataToQueue+0x1a>
  4025e6:	2000      	movs	r0, #0
  4025e8:	e7d3      	b.n	402592 <prvCopyDataToQueue+0x1a>
  4025ea:	2000      	movs	r0, #0
  4025ec:	e7d1      	b.n	402592 <prvCopyDataToQueue+0x1a>
  4025ee:	2000      	movs	r0, #0
  4025f0:	e7cf      	b.n	402592 <prvCopyDataToQueue+0x1a>
  4025f2:	2000      	movs	r0, #0
  4025f4:	e7cd      	b.n	402592 <prvCopyDataToQueue+0x1a>
  4025f6:	bf00      	nop
  4025f8:	0040389d 	.word	0x0040389d
  4025fc:	004075bd 	.word	0x004075bd

00402600 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  402600:	b530      	push	{r4, r5, lr}
  402602:	b083      	sub	sp, #12
  402604:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  402606:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  402608:	b174      	cbz	r4, 402628 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  40260a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40260c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40260e:	429a      	cmp	r2, r3
  402610:	d315      	bcc.n	40263e <prvNotifyQueueSetContainer+0x3e>
  402612:	f04f 0380 	mov.w	r3, #128	; 0x80
  402616:	b672      	cpsid	i
  402618:	f383 8811 	msr	BASEPRI, r3
  40261c:	f3bf 8f6f 	isb	sy
  402620:	f3bf 8f4f 	dsb	sy
  402624:	b662      	cpsie	i
  402626:	e7fe      	b.n	402626 <prvNotifyQueueSetContainer+0x26>
  402628:	f04f 0380 	mov.w	r3, #128	; 0x80
  40262c:	b672      	cpsid	i
  40262e:	f383 8811 	msr	BASEPRI, r3
  402632:	f3bf 8f6f 	isb	sy
  402636:	f3bf 8f4f 	dsb	sy
  40263a:	b662      	cpsie	i
  40263c:	e7fe      	b.n	40263c <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  40263e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402640:	4293      	cmp	r3, r2
  402642:	d803      	bhi.n	40264c <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  402644:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  402646:	4628      	mov	r0, r5
  402648:	b003      	add	sp, #12
  40264a:	bd30      	pop	{r4, r5, pc}
  40264c:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  40264e:	a901      	add	r1, sp, #4
  402650:	4620      	mov	r0, r4
  402652:	4b0b      	ldr	r3, [pc, #44]	; (402680 <prvNotifyQueueSetContainer+0x80>)
  402654:	4798      	blx	r3
  402656:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  402658:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40265a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40265e:	d10a      	bne.n	402676 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  402660:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402662:	2b00      	cmp	r3, #0
  402664:	d0ef      	beq.n	402646 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  402666:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40266a:	4b06      	ldr	r3, [pc, #24]	; (402684 <prvNotifyQueueSetContainer+0x84>)
  40266c:	4798      	blx	r3
  40266e:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  402670:	bf18      	it	ne
  402672:	2501      	movne	r5, #1
  402674:	e7e7      	b.n	402646 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  402676:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402678:	3301      	adds	r3, #1
  40267a:	64a3      	str	r3, [r4, #72]	; 0x48
  40267c:	e7e3      	b.n	402646 <prvNotifyQueueSetContainer+0x46>
  40267e:	bf00      	nop
  402680:	00402579 	.word	0x00402579
  402684:	00403671 	.word	0x00403671

00402688 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  402688:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40268a:	b172      	cbz	r2, 4026aa <prvCopyDataFromQueue+0x22>
{
  40268c:	b510      	push	{r4, lr}
  40268e:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  402690:	68c4      	ldr	r4, [r0, #12]
  402692:	4414      	add	r4, r2
  402694:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  402696:	6840      	ldr	r0, [r0, #4]
  402698:	4284      	cmp	r4, r0
  40269a:	d301      	bcc.n	4026a0 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  40269c:	6818      	ldr	r0, [r3, #0]
  40269e:	60d8      	str	r0, [r3, #12]
  4026a0:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  4026a2:	68d9      	ldr	r1, [r3, #12]
  4026a4:	4b01      	ldr	r3, [pc, #4]	; (4026ac <prvCopyDataFromQueue+0x24>)
  4026a6:	4798      	blx	r3
  4026a8:	bd10      	pop	{r4, pc}
  4026aa:	4770      	bx	lr
  4026ac:	004075bd 	.word	0x004075bd

004026b0 <prvUnlockQueue>:
{
  4026b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4026b2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  4026b4:	4b22      	ldr	r3, [pc, #136]	; (402740 <prvUnlockQueue+0x90>)
  4026b6:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4026b8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4026ba:	2b00      	cmp	r3, #0
  4026bc:	dd1b      	ble.n	4026f6 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4026be:	4d21      	ldr	r5, [pc, #132]	; (402744 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  4026c0:	4f21      	ldr	r7, [pc, #132]	; (402748 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4026c2:	4e22      	ldr	r6, [pc, #136]	; (40274c <prvUnlockQueue+0x9c>)
  4026c4:	e00b      	b.n	4026de <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4026c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4026c8:	b1ab      	cbz	r3, 4026f6 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4026ca:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4026ce:	47b0      	blx	r6
  4026d0:	b978      	cbnz	r0, 4026f2 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  4026d2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4026d4:	3b01      	subs	r3, #1
  4026d6:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4026d8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4026da:	2b00      	cmp	r3, #0
  4026dc:	dd0b      	ble.n	4026f6 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  4026de:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4026e0:	2b00      	cmp	r3, #0
  4026e2:	d0f0      	beq.n	4026c6 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4026e4:	2100      	movs	r1, #0
  4026e6:	4620      	mov	r0, r4
  4026e8:	47a8      	blx	r5
  4026ea:	2801      	cmp	r0, #1
  4026ec:	d1f1      	bne.n	4026d2 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  4026ee:	47b8      	blx	r7
  4026f0:	e7ef      	b.n	4026d2 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  4026f2:	47b8      	blx	r7
  4026f4:	e7ed      	b.n	4026d2 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  4026f6:	f04f 33ff 	mov.w	r3, #4294967295
  4026fa:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  4026fc:	4b14      	ldr	r3, [pc, #80]	; (402750 <prvUnlockQueue+0xa0>)
  4026fe:	4798      	blx	r3
	taskENTER_CRITICAL();
  402700:	4b0f      	ldr	r3, [pc, #60]	; (402740 <prvUnlockQueue+0x90>)
  402702:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  402704:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402706:	2b00      	cmp	r3, #0
  402708:	dd14      	ble.n	402734 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40270a:	6923      	ldr	r3, [r4, #16]
  40270c:	b193      	cbz	r3, 402734 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40270e:	f104 0610 	add.w	r6, r4, #16
  402712:	4d0e      	ldr	r5, [pc, #56]	; (40274c <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  402714:	4f0c      	ldr	r7, [pc, #48]	; (402748 <prvUnlockQueue+0x98>)
  402716:	e007      	b.n	402728 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  402718:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40271a:	3b01      	subs	r3, #1
  40271c:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40271e:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402720:	2b00      	cmp	r3, #0
  402722:	dd07      	ble.n	402734 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402724:	6923      	ldr	r3, [r4, #16]
  402726:	b12b      	cbz	r3, 402734 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  402728:	4630      	mov	r0, r6
  40272a:	47a8      	blx	r5
  40272c:	2800      	cmp	r0, #0
  40272e:	d0f3      	beq.n	402718 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  402730:	47b8      	blx	r7
  402732:	e7f1      	b.n	402718 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  402734:	f04f 33ff 	mov.w	r3, #4294967295
  402738:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  40273a:	4b05      	ldr	r3, [pc, #20]	; (402750 <prvUnlockQueue+0xa0>)
  40273c:	4798      	blx	r3
  40273e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402740:	004022c9 	.word	0x004022c9
  402744:	00402601 	.word	0x00402601
  402748:	004037cd 	.word	0x004037cd
  40274c:	00403671 	.word	0x00403671
  402750:	00402315 	.word	0x00402315

00402754 <xQueueGenericReset>:
{
  402754:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  402756:	b308      	cbz	r0, 40279c <xQueueGenericReset+0x48>
  402758:	4604      	mov	r4, r0
  40275a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  40275c:	4b1d      	ldr	r3, [pc, #116]	; (4027d4 <xQueueGenericReset+0x80>)
  40275e:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  402760:	6822      	ldr	r2, [r4, #0]
  402762:	6c21      	ldr	r1, [r4, #64]	; 0x40
  402764:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402766:	fb03 f301 	mul.w	r3, r3, r1
  40276a:	18d0      	adds	r0, r2, r3
  40276c:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  40276e:	2000      	movs	r0, #0
  402770:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  402772:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  402774:	1a5b      	subs	r3, r3, r1
  402776:	4413      	add	r3, r2
  402778:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  40277a:	f04f 33ff 	mov.w	r3, #4294967295
  40277e:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  402780:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  402782:	b9fd      	cbnz	r5, 4027c4 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402784:	6923      	ldr	r3, [r4, #16]
  402786:	b12b      	cbz	r3, 402794 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402788:	f104 0010 	add.w	r0, r4, #16
  40278c:	4b12      	ldr	r3, [pc, #72]	; (4027d8 <xQueueGenericReset+0x84>)
  40278e:	4798      	blx	r3
  402790:	2801      	cmp	r0, #1
  402792:	d00e      	beq.n	4027b2 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  402794:	4b11      	ldr	r3, [pc, #68]	; (4027dc <xQueueGenericReset+0x88>)
  402796:	4798      	blx	r3
}
  402798:	2001      	movs	r0, #1
  40279a:	bd38      	pop	{r3, r4, r5, pc}
  40279c:	f04f 0380 	mov.w	r3, #128	; 0x80
  4027a0:	b672      	cpsid	i
  4027a2:	f383 8811 	msr	BASEPRI, r3
  4027a6:	f3bf 8f6f 	isb	sy
  4027aa:	f3bf 8f4f 	dsb	sy
  4027ae:	b662      	cpsie	i
  4027b0:	e7fe      	b.n	4027b0 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  4027b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4027b6:	4b0a      	ldr	r3, [pc, #40]	; (4027e0 <xQueueGenericReset+0x8c>)
  4027b8:	601a      	str	r2, [r3, #0]
  4027ba:	f3bf 8f4f 	dsb	sy
  4027be:	f3bf 8f6f 	isb	sy
  4027c2:	e7e7      	b.n	402794 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4027c4:	f104 0010 	add.w	r0, r4, #16
  4027c8:	4d06      	ldr	r5, [pc, #24]	; (4027e4 <xQueueGenericReset+0x90>)
  4027ca:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4027cc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4027d0:	47a8      	blx	r5
  4027d2:	e7df      	b.n	402794 <xQueueGenericReset+0x40>
  4027d4:	004022c9 	.word	0x004022c9
  4027d8:	00403671 	.word	0x00403671
  4027dc:	00402315 	.word	0x00402315
  4027e0:	e000ed04 	.word	0xe000ed04
  4027e4:	0040217d 	.word	0x0040217d

004027e8 <xQueueGenericCreate>:
{
  4027e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  4027ea:	b950      	cbnz	r0, 402802 <xQueueGenericCreate+0x1a>
  4027ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4027f0:	b672      	cpsid	i
  4027f2:	f383 8811 	msr	BASEPRI, r3
  4027f6:	f3bf 8f6f 	isb	sy
  4027fa:	f3bf 8f4f 	dsb	sy
  4027fe:	b662      	cpsie	i
  402800:	e7fe      	b.n	402800 <xQueueGenericCreate+0x18>
  402802:	4606      	mov	r6, r0
  402804:	4617      	mov	r7, r2
  402806:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  402808:	b189      	cbz	r1, 40282e <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40280a:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40280e:	3059      	adds	r0, #89	; 0x59
  402810:	4b12      	ldr	r3, [pc, #72]	; (40285c <xQueueGenericCreate+0x74>)
  402812:	4798      	blx	r3
	if( pxNewQueue != NULL )
  402814:	4604      	mov	r4, r0
  402816:	b9e8      	cbnz	r0, 402854 <xQueueGenericCreate+0x6c>
  402818:	f04f 0380 	mov.w	r3, #128	; 0x80
  40281c:	b672      	cpsid	i
  40281e:	f383 8811 	msr	BASEPRI, r3
  402822:	f3bf 8f6f 	isb	sy
  402826:	f3bf 8f4f 	dsb	sy
  40282a:	b662      	cpsie	i
  40282c:	e7fe      	b.n	40282c <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40282e:	2058      	movs	r0, #88	; 0x58
  402830:	4b0a      	ldr	r3, [pc, #40]	; (40285c <xQueueGenericCreate+0x74>)
  402832:	4798      	blx	r3
	if( pxNewQueue != NULL )
  402834:	4604      	mov	r4, r0
  402836:	2800      	cmp	r0, #0
  402838:	d0ee      	beq.n	402818 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  40283a:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  40283c:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  40283e:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  402840:	2101      	movs	r1, #1
  402842:	4620      	mov	r0, r4
  402844:	4b06      	ldr	r3, [pc, #24]	; (402860 <xQueueGenericCreate+0x78>)
  402846:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  402848:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  40284c:	2300      	movs	r3, #0
  40284e:	6563      	str	r3, [r4, #84]	; 0x54
}
  402850:	4620      	mov	r0, r4
  402852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  402854:	f100 0358 	add.w	r3, r0, #88	; 0x58
  402858:	6003      	str	r3, [r0, #0]
  40285a:	e7ef      	b.n	40283c <xQueueGenericCreate+0x54>
  40285c:	00402525 	.word	0x00402525
  402860:	00402755 	.word	0x00402755

00402864 <xQueueGenericSend>:
{
  402864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402868:	b085      	sub	sp, #20
  40286a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  40286c:	b1b8      	cbz	r0, 40289e <xQueueGenericSend+0x3a>
  40286e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402870:	b301      	cbz	r1, 4028b4 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402872:	2b02      	cmp	r3, #2
  402874:	d02c      	beq.n	4028d0 <xQueueGenericSend+0x6c>
  402876:	461d      	mov	r5, r3
  402878:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40287a:	4b66      	ldr	r3, [pc, #408]	; (402a14 <xQueueGenericSend+0x1b0>)
  40287c:	4798      	blx	r3
  40287e:	2800      	cmp	r0, #0
  402880:	d134      	bne.n	4028ec <xQueueGenericSend+0x88>
  402882:	9b01      	ldr	r3, [sp, #4]
  402884:	2b00      	cmp	r3, #0
  402886:	d038      	beq.n	4028fa <xQueueGenericSend+0x96>
  402888:	f04f 0380 	mov.w	r3, #128	; 0x80
  40288c:	b672      	cpsid	i
  40288e:	f383 8811 	msr	BASEPRI, r3
  402892:	f3bf 8f6f 	isb	sy
  402896:	f3bf 8f4f 	dsb	sy
  40289a:	b662      	cpsie	i
  40289c:	e7fe      	b.n	40289c <xQueueGenericSend+0x38>
  40289e:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028a2:	b672      	cpsid	i
  4028a4:	f383 8811 	msr	BASEPRI, r3
  4028a8:	f3bf 8f6f 	isb	sy
  4028ac:	f3bf 8f4f 	dsb	sy
  4028b0:	b662      	cpsie	i
  4028b2:	e7fe      	b.n	4028b2 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4028b4:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4028b6:	2a00      	cmp	r2, #0
  4028b8:	d0db      	beq.n	402872 <xQueueGenericSend+0xe>
  4028ba:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028be:	b672      	cpsid	i
  4028c0:	f383 8811 	msr	BASEPRI, r3
  4028c4:	f3bf 8f6f 	isb	sy
  4028c8:	f3bf 8f4f 	dsb	sy
  4028cc:	b662      	cpsie	i
  4028ce:	e7fe      	b.n	4028ce <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4028d0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  4028d2:	2a01      	cmp	r2, #1
  4028d4:	d0cf      	beq.n	402876 <xQueueGenericSend+0x12>
  4028d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028da:	b672      	cpsid	i
  4028dc:	f383 8811 	msr	BASEPRI, r3
  4028e0:	f3bf 8f6f 	isb	sy
  4028e4:	f3bf 8f4f 	dsb	sy
  4028e8:	b662      	cpsie	i
  4028ea:	e7fe      	b.n	4028ea <xQueueGenericSend+0x86>
  4028ec:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  4028ee:	4e4a      	ldr	r6, [pc, #296]	; (402a18 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  4028f0:	f8df a150 	ldr.w	sl, [pc, #336]	; 402a44 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  4028f4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402a24 <xQueueGenericSend+0x1c0>
  4028f8:	e042      	b.n	402980 <xQueueGenericSend+0x11c>
  4028fa:	2700      	movs	r7, #0
  4028fc:	e7f7      	b.n	4028ee <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4028fe:	462a      	mov	r2, r5
  402900:	4641      	mov	r1, r8
  402902:	4620      	mov	r0, r4
  402904:	4b45      	ldr	r3, [pc, #276]	; (402a1c <xQueueGenericSend+0x1b8>)
  402906:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  402908:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40290a:	b19b      	cbz	r3, 402934 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  40290c:	4629      	mov	r1, r5
  40290e:	4620      	mov	r0, r4
  402910:	4b43      	ldr	r3, [pc, #268]	; (402a20 <xQueueGenericSend+0x1bc>)
  402912:	4798      	blx	r3
  402914:	2801      	cmp	r0, #1
  402916:	d107      	bne.n	402928 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  402918:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40291c:	4b41      	ldr	r3, [pc, #260]	; (402a24 <xQueueGenericSend+0x1c0>)
  40291e:	601a      	str	r2, [r3, #0]
  402920:	f3bf 8f4f 	dsb	sy
  402924:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  402928:	4b3f      	ldr	r3, [pc, #252]	; (402a28 <xQueueGenericSend+0x1c4>)
  40292a:	4798      	blx	r3
				return pdPASS;
  40292c:	2001      	movs	r0, #1
}
  40292e:	b005      	add	sp, #20
  402930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402934:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402936:	b173      	cbz	r3, 402956 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  402938:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40293c:	4b3b      	ldr	r3, [pc, #236]	; (402a2c <xQueueGenericSend+0x1c8>)
  40293e:	4798      	blx	r3
  402940:	2801      	cmp	r0, #1
  402942:	d1f1      	bne.n	402928 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  402944:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402948:	4b36      	ldr	r3, [pc, #216]	; (402a24 <xQueueGenericSend+0x1c0>)
  40294a:	601a      	str	r2, [r3, #0]
  40294c:	f3bf 8f4f 	dsb	sy
  402950:	f3bf 8f6f 	isb	sy
  402954:	e7e8      	b.n	402928 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  402956:	2800      	cmp	r0, #0
  402958:	d0e6      	beq.n	402928 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  40295a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40295e:	4b31      	ldr	r3, [pc, #196]	; (402a24 <xQueueGenericSend+0x1c0>)
  402960:	601a      	str	r2, [r3, #0]
  402962:	f3bf 8f4f 	dsb	sy
  402966:	f3bf 8f6f 	isb	sy
  40296a:	e7dd      	b.n	402928 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  40296c:	4b2e      	ldr	r3, [pc, #184]	; (402a28 <xQueueGenericSend+0x1c4>)
  40296e:	4798      	blx	r3
					return errQUEUE_FULL;
  402970:	2000      	movs	r0, #0
  402972:	e7dc      	b.n	40292e <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  402974:	4620      	mov	r0, r4
  402976:	4b2e      	ldr	r3, [pc, #184]	; (402a30 <xQueueGenericSend+0x1cc>)
  402978:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40297a:	4b2e      	ldr	r3, [pc, #184]	; (402a34 <xQueueGenericSend+0x1d0>)
  40297c:	4798      	blx	r3
  40297e:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  402980:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402982:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402984:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402986:	429a      	cmp	r2, r3
  402988:	d3b9      	bcc.n	4028fe <xQueueGenericSend+0x9a>
  40298a:	2d02      	cmp	r5, #2
  40298c:	d0b7      	beq.n	4028fe <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  40298e:	9b01      	ldr	r3, [sp, #4]
  402990:	2b00      	cmp	r3, #0
  402992:	d0eb      	beq.n	40296c <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  402994:	b90f      	cbnz	r7, 40299a <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  402996:	a802      	add	r0, sp, #8
  402998:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  40299a:	4b23      	ldr	r3, [pc, #140]	; (402a28 <xQueueGenericSend+0x1c4>)
  40299c:	4798      	blx	r3
		vTaskSuspendAll();
  40299e:	4b26      	ldr	r3, [pc, #152]	; (402a38 <xQueueGenericSend+0x1d4>)
  4029a0:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4029a2:	47b0      	blx	r6
  4029a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4029a6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4029aa:	d101      	bne.n	4029b0 <xQueueGenericSend+0x14c>
  4029ac:	2300      	movs	r3, #0
  4029ae:	6463      	str	r3, [r4, #68]	; 0x44
  4029b0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4029b2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4029b6:	d101      	bne.n	4029bc <xQueueGenericSend+0x158>
  4029b8:	2300      	movs	r3, #0
  4029ba:	64a3      	str	r3, [r4, #72]	; 0x48
  4029bc:	4b1a      	ldr	r3, [pc, #104]	; (402a28 <xQueueGenericSend+0x1c4>)
  4029be:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4029c0:	a901      	add	r1, sp, #4
  4029c2:	a802      	add	r0, sp, #8
  4029c4:	4b1d      	ldr	r3, [pc, #116]	; (402a3c <xQueueGenericSend+0x1d8>)
  4029c6:	4798      	blx	r3
  4029c8:	b9e0      	cbnz	r0, 402a04 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  4029ca:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  4029cc:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  4029d0:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  4029d2:	4b15      	ldr	r3, [pc, #84]	; (402a28 <xQueueGenericSend+0x1c4>)
  4029d4:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4029d6:	45bb      	cmp	fp, r7
  4029d8:	d1cc      	bne.n	402974 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4029da:	9901      	ldr	r1, [sp, #4]
  4029dc:	f104 0010 	add.w	r0, r4, #16
  4029e0:	4b17      	ldr	r3, [pc, #92]	; (402a40 <xQueueGenericSend+0x1dc>)
  4029e2:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4029e4:	4620      	mov	r0, r4
  4029e6:	4b12      	ldr	r3, [pc, #72]	; (402a30 <xQueueGenericSend+0x1cc>)
  4029e8:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4029ea:	4b12      	ldr	r3, [pc, #72]	; (402a34 <xQueueGenericSend+0x1d0>)
  4029ec:	4798      	blx	r3
  4029ee:	2800      	cmp	r0, #0
  4029f0:	d1c5      	bne.n	40297e <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  4029f2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4029f6:	f8c9 3000 	str.w	r3, [r9]
  4029fa:	f3bf 8f4f 	dsb	sy
  4029fe:	f3bf 8f6f 	isb	sy
  402a02:	e7bc      	b.n	40297e <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  402a04:	4620      	mov	r0, r4
  402a06:	4b0a      	ldr	r3, [pc, #40]	; (402a30 <xQueueGenericSend+0x1cc>)
  402a08:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402a0a:	4b0a      	ldr	r3, [pc, #40]	; (402a34 <xQueueGenericSend+0x1d0>)
  402a0c:	4798      	blx	r3
			return errQUEUE_FULL;
  402a0e:	2000      	movs	r0, #0
  402a10:	e78d      	b.n	40292e <xQueueGenericSend+0xca>
  402a12:	bf00      	nop
  402a14:	004037d9 	.word	0x004037d9
  402a18:	004022c9 	.word	0x004022c9
  402a1c:	00402579 	.word	0x00402579
  402a20:	00402601 	.word	0x00402601
  402a24:	e000ed04 	.word	0xe000ed04
  402a28:	00402315 	.word	0x00402315
  402a2c:	00403671 	.word	0x00403671
  402a30:	004026b1 	.word	0x004026b1
  402a34:	00403255 	.word	0x00403255
  402a38:	004030ed 	.word	0x004030ed
  402a3c:	00403739 	.word	0x00403739
  402a40:	0040356d 	.word	0x0040356d
  402a44:	00403709 	.word	0x00403709

00402a48 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  402a48:	2800      	cmp	r0, #0
  402a4a:	d036      	beq.n	402aba <xQueueGenericSendFromISR+0x72>
{
  402a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402a50:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402a52:	2900      	cmp	r1, #0
  402a54:	d03c      	beq.n	402ad0 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402a56:	2b02      	cmp	r3, #2
  402a58:	d048      	beq.n	402aec <xQueueGenericSendFromISR+0xa4>
  402a5a:	461e      	mov	r6, r3
  402a5c:	4615      	mov	r5, r2
  402a5e:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  402a60:	4b35      	ldr	r3, [pc, #212]	; (402b38 <xQueueGenericSendFromISR+0xf0>)
  402a62:	4798      	blx	r3
	__asm volatile
  402a64:	f3ef 8711 	mrs	r7, BASEPRI
  402a68:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a6c:	b672      	cpsid	i
  402a6e:	f383 8811 	msr	BASEPRI, r3
  402a72:	f3bf 8f6f 	isb	sy
  402a76:	f3bf 8f4f 	dsb	sy
  402a7a:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402a7c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402a7e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402a80:	429a      	cmp	r2, r3
  402a82:	d301      	bcc.n	402a88 <xQueueGenericSendFromISR+0x40>
  402a84:	2e02      	cmp	r6, #2
  402a86:	d14f      	bne.n	402b28 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402a88:	4632      	mov	r2, r6
  402a8a:	4641      	mov	r1, r8
  402a8c:	4620      	mov	r0, r4
  402a8e:	4b2b      	ldr	r3, [pc, #172]	; (402b3c <xQueueGenericSendFromISR+0xf4>)
  402a90:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  402a92:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402a94:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a98:	d141      	bne.n	402b1e <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  402a9a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402a9c:	2b00      	cmp	r3, #0
  402a9e:	d033      	beq.n	402b08 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402aa0:	4631      	mov	r1, r6
  402aa2:	4620      	mov	r0, r4
  402aa4:	4b26      	ldr	r3, [pc, #152]	; (402b40 <xQueueGenericSendFromISR+0xf8>)
  402aa6:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402aa8:	2d00      	cmp	r5, #0
  402aaa:	d03f      	beq.n	402b2c <xQueueGenericSendFromISR+0xe4>
  402aac:	2801      	cmp	r0, #1
  402aae:	d13d      	bne.n	402b2c <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402ab0:	6028      	str	r0, [r5, #0]
	__asm volatile
  402ab2:	f387 8811 	msr	BASEPRI, r7
}
  402ab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  402aba:	f04f 0380 	mov.w	r3, #128	; 0x80
  402abe:	b672      	cpsid	i
  402ac0:	f383 8811 	msr	BASEPRI, r3
  402ac4:	f3bf 8f6f 	isb	sy
  402ac8:	f3bf 8f4f 	dsb	sy
  402acc:	b662      	cpsie	i
  402ace:	e7fe      	b.n	402ace <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402ad0:	6c00      	ldr	r0, [r0, #64]	; 0x40
  402ad2:	2800      	cmp	r0, #0
  402ad4:	d0bf      	beq.n	402a56 <xQueueGenericSendFromISR+0xe>
  402ad6:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ada:	b672      	cpsid	i
  402adc:	f383 8811 	msr	BASEPRI, r3
  402ae0:	f3bf 8f6f 	isb	sy
  402ae4:	f3bf 8f4f 	dsb	sy
  402ae8:	b662      	cpsie	i
  402aea:	e7fe      	b.n	402aea <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402aec:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  402aee:	2801      	cmp	r0, #1
  402af0:	d0b3      	beq.n	402a5a <xQueueGenericSendFromISR+0x12>
  402af2:	f04f 0380 	mov.w	r3, #128	; 0x80
  402af6:	b672      	cpsid	i
  402af8:	f383 8811 	msr	BASEPRI, r3
  402afc:	f3bf 8f6f 	isb	sy
  402b00:	f3bf 8f4f 	dsb	sy
  402b04:	b662      	cpsie	i
  402b06:	e7fe      	b.n	402b06 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402b08:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402b0a:	b18b      	cbz	r3, 402b30 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402b0c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402b10:	4b0c      	ldr	r3, [pc, #48]	; (402b44 <xQueueGenericSendFromISR+0xfc>)
  402b12:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  402b14:	b175      	cbz	r5, 402b34 <xQueueGenericSendFromISR+0xec>
  402b16:	b168      	cbz	r0, 402b34 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  402b18:	2001      	movs	r0, #1
  402b1a:	6028      	str	r0, [r5, #0]
  402b1c:	e7c9      	b.n	402ab2 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  402b1e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402b20:	3301      	adds	r3, #1
  402b22:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  402b24:	2001      	movs	r0, #1
  402b26:	e7c4      	b.n	402ab2 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  402b28:	2000      	movs	r0, #0
  402b2a:	e7c2      	b.n	402ab2 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  402b2c:	2001      	movs	r0, #1
  402b2e:	e7c0      	b.n	402ab2 <xQueueGenericSendFromISR+0x6a>
  402b30:	2001      	movs	r0, #1
  402b32:	e7be      	b.n	402ab2 <xQueueGenericSendFromISR+0x6a>
  402b34:	2001      	movs	r0, #1
  402b36:	e7bc      	b.n	402ab2 <xQueueGenericSendFromISR+0x6a>
  402b38:	004024c1 	.word	0x004024c1
  402b3c:	00402579 	.word	0x00402579
  402b40:	00402601 	.word	0x00402601
  402b44:	00403671 	.word	0x00403671

00402b48 <xQueueGenericReceive>:
{
  402b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b4c:	b084      	sub	sp, #16
  402b4e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402b50:	b198      	cbz	r0, 402b7a <xQueueGenericReceive+0x32>
  402b52:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402b54:	b1e1      	cbz	r1, 402b90 <xQueueGenericReceive+0x48>
  402b56:	4698      	mov	r8, r3
  402b58:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  402b5a:	4b61      	ldr	r3, [pc, #388]	; (402ce0 <xQueueGenericReceive+0x198>)
  402b5c:	4798      	blx	r3
  402b5e:	bb28      	cbnz	r0, 402bac <xQueueGenericReceive+0x64>
  402b60:	9b01      	ldr	r3, [sp, #4]
  402b62:	b353      	cbz	r3, 402bba <xQueueGenericReceive+0x72>
  402b64:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b68:	b672      	cpsid	i
  402b6a:	f383 8811 	msr	BASEPRI, r3
  402b6e:	f3bf 8f6f 	isb	sy
  402b72:	f3bf 8f4f 	dsb	sy
  402b76:	b662      	cpsie	i
  402b78:	e7fe      	b.n	402b78 <xQueueGenericReceive+0x30>
  402b7a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b7e:	b672      	cpsid	i
  402b80:	f383 8811 	msr	BASEPRI, r3
  402b84:	f3bf 8f6f 	isb	sy
  402b88:	f3bf 8f4f 	dsb	sy
  402b8c:	b662      	cpsie	i
  402b8e:	e7fe      	b.n	402b8e <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402b90:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402b92:	2a00      	cmp	r2, #0
  402b94:	d0df      	beq.n	402b56 <xQueueGenericReceive+0xe>
  402b96:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b9a:	b672      	cpsid	i
  402b9c:	f383 8811 	msr	BASEPRI, r3
  402ba0:	f3bf 8f6f 	isb	sy
  402ba4:	f3bf 8f4f 	dsb	sy
  402ba8:	b662      	cpsie	i
  402baa:	e7fe      	b.n	402baa <xQueueGenericReceive+0x62>
  402bac:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  402bae:	4d4d      	ldr	r5, [pc, #308]	; (402ce4 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  402bb0:	f8df a160 	ldr.w	sl, [pc, #352]	; 402d14 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  402bb4:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402cf4 <xQueueGenericReceive+0x1ac>
  402bb8:	e04b      	b.n	402c52 <xQueueGenericReceive+0x10a>
  402bba:	2600      	movs	r6, #0
  402bbc:	e7f7      	b.n	402bae <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  402bbe:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402bc0:	4639      	mov	r1, r7
  402bc2:	4620      	mov	r0, r4
  402bc4:	4b48      	ldr	r3, [pc, #288]	; (402ce8 <xQueueGenericReceive+0x1a0>)
  402bc6:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  402bc8:	f1b8 0f00 	cmp.w	r8, #0
  402bcc:	d11d      	bne.n	402c0a <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  402bce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402bd0:	3b01      	subs	r3, #1
  402bd2:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402bd4:	6823      	ldr	r3, [r4, #0]
  402bd6:	b913      	cbnz	r3, 402bde <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  402bd8:	4b44      	ldr	r3, [pc, #272]	; (402cec <xQueueGenericReceive+0x1a4>)
  402bda:	4798      	blx	r3
  402bdc:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402bde:	6923      	ldr	r3, [r4, #16]
  402be0:	b16b      	cbz	r3, 402bfe <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402be2:	f104 0010 	add.w	r0, r4, #16
  402be6:	4b42      	ldr	r3, [pc, #264]	; (402cf0 <xQueueGenericReceive+0x1a8>)
  402be8:	4798      	blx	r3
  402bea:	2801      	cmp	r0, #1
  402bec:	d107      	bne.n	402bfe <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402bee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402bf2:	4b40      	ldr	r3, [pc, #256]	; (402cf4 <xQueueGenericReceive+0x1ac>)
  402bf4:	601a      	str	r2, [r3, #0]
  402bf6:	f3bf 8f4f 	dsb	sy
  402bfa:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  402bfe:	4b3e      	ldr	r3, [pc, #248]	; (402cf8 <xQueueGenericReceive+0x1b0>)
  402c00:	4798      	blx	r3
				return pdPASS;
  402c02:	2001      	movs	r0, #1
}
  402c04:	b004      	add	sp, #16
  402c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  402c0a:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402c0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402c0e:	2b00      	cmp	r3, #0
  402c10:	d0f5      	beq.n	402bfe <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402c12:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402c16:	4b36      	ldr	r3, [pc, #216]	; (402cf0 <xQueueGenericReceive+0x1a8>)
  402c18:	4798      	blx	r3
  402c1a:	2800      	cmp	r0, #0
  402c1c:	d0ef      	beq.n	402bfe <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402c1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402c22:	4b34      	ldr	r3, [pc, #208]	; (402cf4 <xQueueGenericReceive+0x1ac>)
  402c24:	601a      	str	r2, [r3, #0]
  402c26:	f3bf 8f4f 	dsb	sy
  402c2a:	f3bf 8f6f 	isb	sy
  402c2e:	e7e6      	b.n	402bfe <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  402c30:	4b31      	ldr	r3, [pc, #196]	; (402cf8 <xQueueGenericReceive+0x1b0>)
  402c32:	4798      	blx	r3
					return errQUEUE_EMPTY;
  402c34:	2000      	movs	r0, #0
  402c36:	e7e5      	b.n	402c04 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  402c38:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402c3a:	6860      	ldr	r0, [r4, #4]
  402c3c:	4b2f      	ldr	r3, [pc, #188]	; (402cfc <xQueueGenericReceive+0x1b4>)
  402c3e:	4798      	blx	r3
						taskEXIT_CRITICAL();
  402c40:	4b2d      	ldr	r3, [pc, #180]	; (402cf8 <xQueueGenericReceive+0x1b0>)
  402c42:	4798      	blx	r3
  402c44:	e030      	b.n	402ca8 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  402c46:	4620      	mov	r0, r4
  402c48:	4b2d      	ldr	r3, [pc, #180]	; (402d00 <xQueueGenericReceive+0x1b8>)
  402c4a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402c4c:	4b2d      	ldr	r3, [pc, #180]	; (402d04 <xQueueGenericReceive+0x1bc>)
  402c4e:	4798      	blx	r3
  402c50:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  402c52:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402c54:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402c56:	2b00      	cmp	r3, #0
  402c58:	d1b1      	bne.n	402bbe <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  402c5a:	9b01      	ldr	r3, [sp, #4]
  402c5c:	2b00      	cmp	r3, #0
  402c5e:	d0e7      	beq.n	402c30 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  402c60:	b90e      	cbnz	r6, 402c66 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  402c62:	a802      	add	r0, sp, #8
  402c64:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402c66:	4b24      	ldr	r3, [pc, #144]	; (402cf8 <xQueueGenericReceive+0x1b0>)
  402c68:	4798      	blx	r3
		vTaskSuspendAll();
  402c6a:	4b27      	ldr	r3, [pc, #156]	; (402d08 <xQueueGenericReceive+0x1c0>)
  402c6c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402c6e:	47a8      	blx	r5
  402c70:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402c72:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c76:	d101      	bne.n	402c7c <xQueueGenericReceive+0x134>
  402c78:	2300      	movs	r3, #0
  402c7a:	6463      	str	r3, [r4, #68]	; 0x44
  402c7c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c82:	d101      	bne.n	402c88 <xQueueGenericReceive+0x140>
  402c84:	2300      	movs	r3, #0
  402c86:	64a3      	str	r3, [r4, #72]	; 0x48
  402c88:	4b1b      	ldr	r3, [pc, #108]	; (402cf8 <xQueueGenericReceive+0x1b0>)
  402c8a:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402c8c:	a901      	add	r1, sp, #4
  402c8e:	a802      	add	r0, sp, #8
  402c90:	4b1e      	ldr	r3, [pc, #120]	; (402d0c <xQueueGenericReceive+0x1c4>)
  402c92:	4798      	blx	r3
  402c94:	b9e8      	cbnz	r0, 402cd2 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  402c96:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  402c98:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402c9a:	4b17      	ldr	r3, [pc, #92]	; (402cf8 <xQueueGenericReceive+0x1b0>)
  402c9c:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402c9e:	2e00      	cmp	r6, #0
  402ca0:	d1d1      	bne.n	402c46 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402ca2:	6823      	ldr	r3, [r4, #0]
  402ca4:	2b00      	cmp	r3, #0
  402ca6:	d0c7      	beq.n	402c38 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402ca8:	9901      	ldr	r1, [sp, #4]
  402caa:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402cae:	4b18      	ldr	r3, [pc, #96]	; (402d10 <xQueueGenericReceive+0x1c8>)
  402cb0:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402cb2:	4620      	mov	r0, r4
  402cb4:	4b12      	ldr	r3, [pc, #72]	; (402d00 <xQueueGenericReceive+0x1b8>)
  402cb6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402cb8:	4b12      	ldr	r3, [pc, #72]	; (402d04 <xQueueGenericReceive+0x1bc>)
  402cba:	4798      	blx	r3
  402cbc:	2800      	cmp	r0, #0
  402cbe:	d1c7      	bne.n	402c50 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  402cc0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402cc4:	f8c9 3000 	str.w	r3, [r9]
  402cc8:	f3bf 8f4f 	dsb	sy
  402ccc:	f3bf 8f6f 	isb	sy
  402cd0:	e7be      	b.n	402c50 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  402cd2:	4620      	mov	r0, r4
  402cd4:	4b0a      	ldr	r3, [pc, #40]	; (402d00 <xQueueGenericReceive+0x1b8>)
  402cd6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402cd8:	4b0a      	ldr	r3, [pc, #40]	; (402d04 <xQueueGenericReceive+0x1bc>)
  402cda:	4798      	blx	r3
			return errQUEUE_EMPTY;
  402cdc:	2000      	movs	r0, #0
  402cde:	e791      	b.n	402c04 <xQueueGenericReceive+0xbc>
  402ce0:	004037d9 	.word	0x004037d9
  402ce4:	004022c9 	.word	0x004022c9
  402ce8:	00402689 	.word	0x00402689
  402cec:	00403959 	.word	0x00403959
  402cf0:	00403671 	.word	0x00403671
  402cf4:	e000ed04 	.word	0xe000ed04
  402cf8:	00402315 	.word	0x00402315
  402cfc:	004037f9 	.word	0x004037f9
  402d00:	004026b1 	.word	0x004026b1
  402d04:	00403255 	.word	0x00403255
  402d08:	004030ed 	.word	0x004030ed
  402d0c:	00403739 	.word	0x00403739
  402d10:	0040356d 	.word	0x0040356d
  402d14:	00403709 	.word	0x00403709

00402d18 <vQueueAddToRegistry>:
	{
  402d18:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  402d1a:	4b0b      	ldr	r3, [pc, #44]	; (402d48 <vQueueAddToRegistry+0x30>)
  402d1c:	681b      	ldr	r3, [r3, #0]
  402d1e:	b153      	cbz	r3, 402d36 <vQueueAddToRegistry+0x1e>
  402d20:	2301      	movs	r3, #1
  402d22:	4c09      	ldr	r4, [pc, #36]	; (402d48 <vQueueAddToRegistry+0x30>)
  402d24:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  402d28:	b132      	cbz	r2, 402d38 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402d2a:	3301      	adds	r3, #1
  402d2c:	2b08      	cmp	r3, #8
  402d2e:	d1f9      	bne.n	402d24 <vQueueAddToRegistry+0xc>
	}
  402d30:	f85d 4b04 	ldr.w	r4, [sp], #4
  402d34:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402d36:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  402d38:	4a03      	ldr	r2, [pc, #12]	; (402d48 <vQueueAddToRegistry+0x30>)
  402d3a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  402d3e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  402d42:	6058      	str	r0, [r3, #4]
				break;
  402d44:	e7f4      	b.n	402d30 <vQueueAddToRegistry+0x18>
  402d46:	bf00      	nop
  402d48:	20400df4 	.word	0x20400df4

00402d4c <vQueueWaitForMessageRestricted>:
	{
  402d4c:	b570      	push	{r4, r5, r6, lr}
  402d4e:	4604      	mov	r4, r0
  402d50:	460d      	mov	r5, r1
  402d52:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  402d54:	4b0f      	ldr	r3, [pc, #60]	; (402d94 <vQueueWaitForMessageRestricted+0x48>)
  402d56:	4798      	blx	r3
  402d58:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
  402d5e:	d00b      	beq.n	402d78 <vQueueWaitForMessageRestricted+0x2c>
  402d60:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402d62:	f1b3 3fff 	cmp.w	r3, #4294967295
  402d66:	d00a      	beq.n	402d7e <vQueueWaitForMessageRestricted+0x32>
  402d68:	4b0b      	ldr	r3, [pc, #44]	; (402d98 <vQueueWaitForMessageRestricted+0x4c>)
  402d6a:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  402d6c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402d6e:	b14b      	cbz	r3, 402d84 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  402d70:	4620      	mov	r0, r4
  402d72:	4b0a      	ldr	r3, [pc, #40]	; (402d9c <vQueueWaitForMessageRestricted+0x50>)
  402d74:	4798      	blx	r3
  402d76:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  402d78:	2300      	movs	r3, #0
  402d7a:	6463      	str	r3, [r4, #68]	; 0x44
  402d7c:	e7f0      	b.n	402d60 <vQueueWaitForMessageRestricted+0x14>
  402d7e:	2300      	movs	r3, #0
  402d80:	64a3      	str	r3, [r4, #72]	; 0x48
  402d82:	e7f1      	b.n	402d68 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402d84:	4632      	mov	r2, r6
  402d86:	4629      	mov	r1, r5
  402d88:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402d8c:	4b04      	ldr	r3, [pc, #16]	; (402da0 <vQueueWaitForMessageRestricted+0x54>)
  402d8e:	4798      	blx	r3
  402d90:	e7ee      	b.n	402d70 <vQueueWaitForMessageRestricted+0x24>
  402d92:	bf00      	nop
  402d94:	004022c9 	.word	0x004022c9
  402d98:	00402315 	.word	0x00402315
  402d9c:	004026b1 	.word	0x004026b1
  402da0:	004035f1 	.word	0x004035f1

00402da4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402da4:	4b08      	ldr	r3, [pc, #32]	; (402dc8 <prvResetNextTaskUnblockTime+0x24>)
  402da6:	681b      	ldr	r3, [r3, #0]
  402da8:	681b      	ldr	r3, [r3, #0]
  402daa:	b13b      	cbz	r3, 402dbc <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402dac:	4b06      	ldr	r3, [pc, #24]	; (402dc8 <prvResetNextTaskUnblockTime+0x24>)
  402dae:	681b      	ldr	r3, [r3, #0]
  402db0:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  402db2:	68db      	ldr	r3, [r3, #12]
  402db4:	685a      	ldr	r2, [r3, #4]
  402db6:	4b05      	ldr	r3, [pc, #20]	; (402dcc <prvResetNextTaskUnblockTime+0x28>)
  402db8:	601a      	str	r2, [r3, #0]
  402dba:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  402dbc:	f04f 32ff 	mov.w	r2, #4294967295
  402dc0:	4b02      	ldr	r3, [pc, #8]	; (402dcc <prvResetNextTaskUnblockTime+0x28>)
  402dc2:	601a      	str	r2, [r3, #0]
  402dc4:	4770      	bx	lr
  402dc6:	bf00      	nop
  402dc8:	20400c80 	.word	0x20400c80
  402dcc:	20400d2c 	.word	0x20400d2c

00402dd0 <prvAddCurrentTaskToDelayedList>:
{
  402dd0:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402dd2:	4b0f      	ldr	r3, [pc, #60]	; (402e10 <prvAddCurrentTaskToDelayedList+0x40>)
  402dd4:	681b      	ldr	r3, [r3, #0]
  402dd6:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  402dd8:	4b0e      	ldr	r3, [pc, #56]	; (402e14 <prvAddCurrentTaskToDelayedList+0x44>)
  402dda:	681b      	ldr	r3, [r3, #0]
  402ddc:	4298      	cmp	r0, r3
  402dde:	d30e      	bcc.n	402dfe <prvAddCurrentTaskToDelayedList+0x2e>
  402de0:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402de2:	4b0d      	ldr	r3, [pc, #52]	; (402e18 <prvAddCurrentTaskToDelayedList+0x48>)
  402de4:	6818      	ldr	r0, [r3, #0]
  402de6:	4b0a      	ldr	r3, [pc, #40]	; (402e10 <prvAddCurrentTaskToDelayedList+0x40>)
  402de8:	6819      	ldr	r1, [r3, #0]
  402dea:	3104      	adds	r1, #4
  402dec:	4b0b      	ldr	r3, [pc, #44]	; (402e1c <prvAddCurrentTaskToDelayedList+0x4c>)
  402dee:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  402df0:	4b0b      	ldr	r3, [pc, #44]	; (402e20 <prvAddCurrentTaskToDelayedList+0x50>)
  402df2:	681b      	ldr	r3, [r3, #0]
  402df4:	429c      	cmp	r4, r3
  402df6:	d201      	bcs.n	402dfc <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  402df8:	4b09      	ldr	r3, [pc, #36]	; (402e20 <prvAddCurrentTaskToDelayedList+0x50>)
  402dfa:	601c      	str	r4, [r3, #0]
  402dfc:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402dfe:	4b09      	ldr	r3, [pc, #36]	; (402e24 <prvAddCurrentTaskToDelayedList+0x54>)
  402e00:	6818      	ldr	r0, [r3, #0]
  402e02:	4b03      	ldr	r3, [pc, #12]	; (402e10 <prvAddCurrentTaskToDelayedList+0x40>)
  402e04:	6819      	ldr	r1, [r3, #0]
  402e06:	3104      	adds	r1, #4
  402e08:	4b04      	ldr	r3, [pc, #16]	; (402e1c <prvAddCurrentTaskToDelayedList+0x4c>)
  402e0a:	4798      	blx	r3
  402e0c:	bd10      	pop	{r4, pc}
  402e0e:	bf00      	nop
  402e10:	20400c7c 	.word	0x20400c7c
  402e14:	20400d74 	.word	0x20400d74
  402e18:	20400c80 	.word	0x20400c80
  402e1c:	004021b1 	.word	0x004021b1
  402e20:	20400d2c 	.word	0x20400d2c
  402e24:	20400c84 	.word	0x20400c84

00402e28 <xTaskGenericCreate>:
{
  402e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e2c:	b083      	sub	sp, #12
  402e2e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  402e30:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  402e34:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  402e36:	b160      	cbz	r0, 402e52 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  402e38:	2d04      	cmp	r5, #4
  402e3a:	d915      	bls.n	402e68 <xTaskGenericCreate+0x40>
  402e3c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e40:	b672      	cpsid	i
  402e42:	f383 8811 	msr	BASEPRI, r3
  402e46:	f3bf 8f6f 	isb	sy
  402e4a:	f3bf 8f4f 	dsb	sy
  402e4e:	b662      	cpsie	i
  402e50:	e7fe      	b.n	402e50 <xTaskGenericCreate+0x28>
  402e52:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e56:	b672      	cpsid	i
  402e58:	f383 8811 	msr	BASEPRI, r3
  402e5c:	f3bf 8f6f 	isb	sy
  402e60:	f3bf 8f4f 	dsb	sy
  402e64:	b662      	cpsie	i
  402e66:	e7fe      	b.n	402e66 <xTaskGenericCreate+0x3e>
  402e68:	9001      	str	r0, [sp, #4]
  402e6a:	4698      	mov	r8, r3
  402e6c:	4691      	mov	r9, r2
  402e6e:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402e70:	b936      	cbnz	r6, 402e80 <xTaskGenericCreate+0x58>
  402e72:	0090      	lsls	r0, r2, #2
  402e74:	4b62      	ldr	r3, [pc, #392]	; (403000 <xTaskGenericCreate+0x1d8>)
  402e76:	4798      	blx	r3
		if( pxStack != NULL )
  402e78:	4606      	mov	r6, r0
  402e7a:	2800      	cmp	r0, #0
  402e7c:	f000 809e 	beq.w	402fbc <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  402e80:	2058      	movs	r0, #88	; 0x58
  402e82:	4b5f      	ldr	r3, [pc, #380]	; (403000 <xTaskGenericCreate+0x1d8>)
  402e84:	4798      	blx	r3
			if( pxNewTCB != NULL )
  402e86:	4604      	mov	r4, r0
  402e88:	2800      	cmp	r0, #0
  402e8a:	f000 8094 	beq.w	402fb6 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  402e8e:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  402e90:	ea4f 0289 	mov.w	r2, r9, lsl #2
  402e94:	21a5      	movs	r1, #165	; 0xa5
  402e96:	4630      	mov	r0, r6
  402e98:	4b5a      	ldr	r3, [pc, #360]	; (403004 <xTaskGenericCreate+0x1dc>)
  402e9a:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  402e9c:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  402ea0:	444e      	add	r6, r9
  402ea2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402ea4:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  402ea8:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402eac:	783b      	ldrb	r3, [r7, #0]
  402eae:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  402eb2:	783b      	ldrb	r3, [r7, #0]
  402eb4:	2b00      	cmp	r3, #0
  402eb6:	f040 8084 	bne.w	402fc2 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  402eba:	2700      	movs	r7, #0
  402ebc:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  402ec0:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  402ec2:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  402ec4:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  402ec6:	f104 0904 	add.w	r9, r4, #4
  402eca:	4648      	mov	r0, r9
  402ecc:	f8df b184 	ldr.w	fp, [pc, #388]	; 403054 <xTaskGenericCreate+0x22c>
  402ed0:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402ed2:	f104 0018 	add.w	r0, r4, #24
  402ed6:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402ed8:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402eda:	f1c5 0305 	rsb	r3, r5, #5
  402ede:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402ee0:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  402ee2:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  402ee4:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402ee8:	4642      	mov	r2, r8
  402eea:	9901      	ldr	r1, [sp, #4]
  402eec:	4630      	mov	r0, r6
  402eee:	4b46      	ldr	r3, [pc, #280]	; (403008 <xTaskGenericCreate+0x1e0>)
  402ef0:	4798      	blx	r3
  402ef2:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  402ef4:	f1ba 0f00 	cmp.w	sl, #0
  402ef8:	d001      	beq.n	402efe <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  402efa:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  402efe:	4b43      	ldr	r3, [pc, #268]	; (40300c <xTaskGenericCreate+0x1e4>)
  402f00:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  402f02:	4a43      	ldr	r2, [pc, #268]	; (403010 <xTaskGenericCreate+0x1e8>)
  402f04:	6813      	ldr	r3, [r2, #0]
  402f06:	3301      	adds	r3, #1
  402f08:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  402f0a:	4b42      	ldr	r3, [pc, #264]	; (403014 <xTaskGenericCreate+0x1ec>)
  402f0c:	681b      	ldr	r3, [r3, #0]
  402f0e:	2b00      	cmp	r3, #0
  402f10:	d166      	bne.n	402fe0 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  402f12:	4b40      	ldr	r3, [pc, #256]	; (403014 <xTaskGenericCreate+0x1ec>)
  402f14:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  402f16:	6813      	ldr	r3, [r2, #0]
  402f18:	2b01      	cmp	r3, #1
  402f1a:	d121      	bne.n	402f60 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  402f1c:	4f3e      	ldr	r7, [pc, #248]	; (403018 <xTaskGenericCreate+0x1f0>)
  402f1e:	4638      	mov	r0, r7
  402f20:	4e3e      	ldr	r6, [pc, #248]	; (40301c <xTaskGenericCreate+0x1f4>)
  402f22:	47b0      	blx	r6
  402f24:	f107 0014 	add.w	r0, r7, #20
  402f28:	47b0      	blx	r6
  402f2a:	f107 0028 	add.w	r0, r7, #40	; 0x28
  402f2e:	47b0      	blx	r6
  402f30:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  402f34:	47b0      	blx	r6
  402f36:	f107 0050 	add.w	r0, r7, #80	; 0x50
  402f3a:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  402f3c:	f8df 8118 	ldr.w	r8, [pc, #280]	; 403058 <xTaskGenericCreate+0x230>
  402f40:	4640      	mov	r0, r8
  402f42:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  402f44:	4f36      	ldr	r7, [pc, #216]	; (403020 <xTaskGenericCreate+0x1f8>)
  402f46:	4638      	mov	r0, r7
  402f48:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  402f4a:	4836      	ldr	r0, [pc, #216]	; (403024 <xTaskGenericCreate+0x1fc>)
  402f4c:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  402f4e:	4836      	ldr	r0, [pc, #216]	; (403028 <xTaskGenericCreate+0x200>)
  402f50:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  402f52:	4836      	ldr	r0, [pc, #216]	; (40302c <xTaskGenericCreate+0x204>)
  402f54:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  402f56:	4b36      	ldr	r3, [pc, #216]	; (403030 <xTaskGenericCreate+0x208>)
  402f58:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402f5c:	4b35      	ldr	r3, [pc, #212]	; (403034 <xTaskGenericCreate+0x20c>)
  402f5e:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  402f60:	4a35      	ldr	r2, [pc, #212]	; (403038 <xTaskGenericCreate+0x210>)
  402f62:	6813      	ldr	r3, [r2, #0]
  402f64:	3301      	adds	r3, #1
  402f66:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402f68:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  402f6a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402f6c:	4a33      	ldr	r2, [pc, #204]	; (40303c <xTaskGenericCreate+0x214>)
  402f6e:	6811      	ldr	r1, [r2, #0]
  402f70:	2301      	movs	r3, #1
  402f72:	4083      	lsls	r3, r0
  402f74:	430b      	orrs	r3, r1
  402f76:	6013      	str	r3, [r2, #0]
  402f78:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402f7c:	4649      	mov	r1, r9
  402f7e:	4b26      	ldr	r3, [pc, #152]	; (403018 <xTaskGenericCreate+0x1f0>)
  402f80:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402f84:	4b2e      	ldr	r3, [pc, #184]	; (403040 <xTaskGenericCreate+0x218>)
  402f86:	4798      	blx	r3
		taskEXIT_CRITICAL();
  402f88:	4b2e      	ldr	r3, [pc, #184]	; (403044 <xTaskGenericCreate+0x21c>)
  402f8a:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  402f8c:	4b2e      	ldr	r3, [pc, #184]	; (403048 <xTaskGenericCreate+0x220>)
  402f8e:	681b      	ldr	r3, [r3, #0]
  402f90:	2b00      	cmp	r3, #0
  402f92:	d031      	beq.n	402ff8 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  402f94:	4b1f      	ldr	r3, [pc, #124]	; (403014 <xTaskGenericCreate+0x1ec>)
  402f96:	681b      	ldr	r3, [r3, #0]
  402f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402f9a:	429d      	cmp	r5, r3
  402f9c:	d92e      	bls.n	402ffc <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  402f9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402fa2:	4b2a      	ldr	r3, [pc, #168]	; (40304c <xTaskGenericCreate+0x224>)
  402fa4:	601a      	str	r2, [r3, #0]
  402fa6:	f3bf 8f4f 	dsb	sy
  402faa:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  402fae:	2001      	movs	r0, #1
}
  402fb0:	b003      	add	sp, #12
  402fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  402fb6:	4630      	mov	r0, r6
  402fb8:	4b25      	ldr	r3, [pc, #148]	; (403050 <xTaskGenericCreate+0x228>)
  402fba:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402fbc:	f04f 30ff 	mov.w	r0, #4294967295
  402fc0:	e7f6      	b.n	402fb0 <xTaskGenericCreate+0x188>
  402fc2:	463b      	mov	r3, r7
  402fc4:	f104 0234 	add.w	r2, r4, #52	; 0x34
  402fc8:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402fca:	7859      	ldrb	r1, [r3, #1]
  402fcc:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  402fd0:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  402fd4:	2900      	cmp	r1, #0
  402fd6:	f43f af70 	beq.w	402eba <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  402fda:	42bb      	cmp	r3, r7
  402fdc:	d1f5      	bne.n	402fca <xTaskGenericCreate+0x1a2>
  402fde:	e76c      	b.n	402eba <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  402fe0:	4b19      	ldr	r3, [pc, #100]	; (403048 <xTaskGenericCreate+0x220>)
  402fe2:	681b      	ldr	r3, [r3, #0]
  402fe4:	2b00      	cmp	r3, #0
  402fe6:	d1bb      	bne.n	402f60 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  402fe8:	4b0a      	ldr	r3, [pc, #40]	; (403014 <xTaskGenericCreate+0x1ec>)
  402fea:	681b      	ldr	r3, [r3, #0]
  402fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402fee:	429d      	cmp	r5, r3
  402ff0:	d3b6      	bcc.n	402f60 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  402ff2:	4b08      	ldr	r3, [pc, #32]	; (403014 <xTaskGenericCreate+0x1ec>)
  402ff4:	601c      	str	r4, [r3, #0]
  402ff6:	e7b3      	b.n	402f60 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  402ff8:	2001      	movs	r0, #1
  402ffa:	e7d9      	b.n	402fb0 <xTaskGenericCreate+0x188>
  402ffc:	2001      	movs	r0, #1
	return xReturn;
  402ffe:	e7d7      	b.n	402fb0 <xTaskGenericCreate+0x188>
  403000:	00402525 	.word	0x00402525
  403004:	004076f1 	.word	0x004076f1
  403008:	0040227d 	.word	0x0040227d
  40300c:	004022c9 	.word	0x004022c9
  403010:	20400cec 	.word	0x20400cec
  403014:	20400c7c 	.word	0x20400c7c
  403018:	20400c88 	.word	0x20400c88
  40301c:	0040217d 	.word	0x0040217d
  403020:	20400d18 	.word	0x20400d18
  403024:	20400d34 	.word	0x20400d34
  403028:	20400d60 	.word	0x20400d60
  40302c:	20400d4c 	.word	0x20400d4c
  403030:	20400c80 	.word	0x20400c80
  403034:	20400c84 	.word	0x20400c84
  403038:	20400cf8 	.word	0x20400cf8
  40303c:	20400d00 	.word	0x20400d00
  403040:	00402199 	.word	0x00402199
  403044:	00402315 	.word	0x00402315
  403048:	20400d48 	.word	0x20400d48
  40304c:	e000ed04 	.word	0xe000ed04
  403050:	00402555 	.word	0x00402555
  403054:	00402193 	.word	0x00402193
  403058:	20400d04 	.word	0x20400d04

0040305c <vTaskStartScheduler>:
{
  40305c:	b510      	push	{r4, lr}
  40305e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  403060:	2300      	movs	r3, #0
  403062:	9303      	str	r3, [sp, #12]
  403064:	9302      	str	r3, [sp, #8]
  403066:	9301      	str	r3, [sp, #4]
  403068:	9300      	str	r3, [sp, #0]
  40306a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40306e:	4917      	ldr	r1, [pc, #92]	; (4030cc <vTaskStartScheduler+0x70>)
  403070:	4817      	ldr	r0, [pc, #92]	; (4030d0 <vTaskStartScheduler+0x74>)
  403072:	4c18      	ldr	r4, [pc, #96]	; (4030d4 <vTaskStartScheduler+0x78>)
  403074:	47a0      	blx	r4
		if( xReturn == pdPASS )
  403076:	2801      	cmp	r0, #1
  403078:	d00b      	beq.n	403092 <vTaskStartScheduler+0x36>
		configASSERT( xReturn );
  40307a:	bb20      	cbnz	r0, 4030c6 <vTaskStartScheduler+0x6a>
  40307c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403080:	b672      	cpsid	i
  403082:	f383 8811 	msr	BASEPRI, r3
  403086:	f3bf 8f6f 	isb	sy
  40308a:	f3bf 8f4f 	dsb	sy
  40308e:	b662      	cpsie	i
  403090:	e7fe      	b.n	403090 <vTaskStartScheduler+0x34>
			xReturn = xTimerCreateTimerTask();
  403092:	4b11      	ldr	r3, [pc, #68]	; (4030d8 <vTaskStartScheduler+0x7c>)
  403094:	4798      	blx	r3
	if( xReturn == pdPASS )
  403096:	2801      	cmp	r0, #1
  403098:	d1ef      	bne.n	40307a <vTaskStartScheduler+0x1e>
  40309a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40309e:	b672      	cpsid	i
  4030a0:	f383 8811 	msr	BASEPRI, r3
  4030a4:	f3bf 8f6f 	isb	sy
  4030a8:	f3bf 8f4f 	dsb	sy
  4030ac:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  4030ae:	f04f 32ff 	mov.w	r2, #4294967295
  4030b2:	4b0a      	ldr	r3, [pc, #40]	; (4030dc <vTaskStartScheduler+0x80>)
  4030b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  4030b6:	2201      	movs	r2, #1
  4030b8:	4b09      	ldr	r3, [pc, #36]	; (4030e0 <vTaskStartScheduler+0x84>)
  4030ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  4030bc:	2200      	movs	r2, #0
  4030be:	4b09      	ldr	r3, [pc, #36]	; (4030e4 <vTaskStartScheduler+0x88>)
  4030c0:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  4030c2:	4b09      	ldr	r3, [pc, #36]	; (4030e8 <vTaskStartScheduler+0x8c>)
  4030c4:	4798      	blx	r3
}
  4030c6:	b004      	add	sp, #16
  4030c8:	bd10      	pop	{r4, pc}
  4030ca:	bf00      	nop
  4030cc:	0040d7b4 	.word	0x0040d7b4
  4030d0:	00403405 	.word	0x00403405
  4030d4:	00402e29 	.word	0x00402e29
  4030d8:	00403a45 	.word	0x00403a45
  4030dc:	20400d2c 	.word	0x20400d2c
  4030e0:	20400d48 	.word	0x20400d48
  4030e4:	20400d74 	.word	0x20400d74
  4030e8:	004023fd 	.word	0x004023fd

004030ec <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  4030ec:	4a02      	ldr	r2, [pc, #8]	; (4030f8 <vTaskSuspendAll+0xc>)
  4030ee:	6813      	ldr	r3, [r2, #0]
  4030f0:	3301      	adds	r3, #1
  4030f2:	6013      	str	r3, [r2, #0]
  4030f4:	4770      	bx	lr
  4030f6:	bf00      	nop
  4030f8:	20400cf4 	.word	0x20400cf4

004030fc <xTaskGetTickCount>:
		xTicks = xTickCount;
  4030fc:	4b01      	ldr	r3, [pc, #4]	; (403104 <xTaskGetTickCount+0x8>)
  4030fe:	6818      	ldr	r0, [r3, #0]
}
  403100:	4770      	bx	lr
  403102:	bf00      	nop
  403104:	20400d74 	.word	0x20400d74

00403108 <xTaskIncrementTick>:
{
  403108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40310c:	4b42      	ldr	r3, [pc, #264]	; (403218 <xTaskIncrementTick+0x110>)
  40310e:	681b      	ldr	r3, [r3, #0]
  403110:	2b00      	cmp	r3, #0
  403112:	d178      	bne.n	403206 <xTaskIncrementTick+0xfe>
		++xTickCount;
  403114:	4b41      	ldr	r3, [pc, #260]	; (40321c <xTaskIncrementTick+0x114>)
  403116:	681a      	ldr	r2, [r3, #0]
  403118:	3201      	adds	r2, #1
  40311a:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  40311c:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  40311e:	b9d6      	cbnz	r6, 403156 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  403120:	4b3f      	ldr	r3, [pc, #252]	; (403220 <xTaskIncrementTick+0x118>)
  403122:	681b      	ldr	r3, [r3, #0]
  403124:	681b      	ldr	r3, [r3, #0]
  403126:	b153      	cbz	r3, 40313e <xTaskIncrementTick+0x36>
  403128:	f04f 0380 	mov.w	r3, #128	; 0x80
  40312c:	b672      	cpsid	i
  40312e:	f383 8811 	msr	BASEPRI, r3
  403132:	f3bf 8f6f 	isb	sy
  403136:	f3bf 8f4f 	dsb	sy
  40313a:	b662      	cpsie	i
  40313c:	e7fe      	b.n	40313c <xTaskIncrementTick+0x34>
  40313e:	4a38      	ldr	r2, [pc, #224]	; (403220 <xTaskIncrementTick+0x118>)
  403140:	6811      	ldr	r1, [r2, #0]
  403142:	4b38      	ldr	r3, [pc, #224]	; (403224 <xTaskIncrementTick+0x11c>)
  403144:	6818      	ldr	r0, [r3, #0]
  403146:	6010      	str	r0, [r2, #0]
  403148:	6019      	str	r1, [r3, #0]
  40314a:	4a37      	ldr	r2, [pc, #220]	; (403228 <xTaskIncrementTick+0x120>)
  40314c:	6813      	ldr	r3, [r2, #0]
  40314e:	3301      	adds	r3, #1
  403150:	6013      	str	r3, [r2, #0]
  403152:	4b36      	ldr	r3, [pc, #216]	; (40322c <xTaskIncrementTick+0x124>)
  403154:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  403156:	4b36      	ldr	r3, [pc, #216]	; (403230 <xTaskIncrementTick+0x128>)
  403158:	681b      	ldr	r3, [r3, #0]
  40315a:	429e      	cmp	r6, r3
  40315c:	d218      	bcs.n	403190 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  40315e:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  403160:	4b34      	ldr	r3, [pc, #208]	; (403234 <xTaskIncrementTick+0x12c>)
  403162:	681b      	ldr	r3, [r3, #0]
  403164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403166:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40316a:	4a33      	ldr	r2, [pc, #204]	; (403238 <xTaskIncrementTick+0x130>)
  40316c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  403170:	2b02      	cmp	r3, #2
  403172:	bf28      	it	cs
  403174:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  403176:	4b31      	ldr	r3, [pc, #196]	; (40323c <xTaskIncrementTick+0x134>)
  403178:	681b      	ldr	r3, [r3, #0]
  40317a:	b90b      	cbnz	r3, 403180 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  40317c:	4b30      	ldr	r3, [pc, #192]	; (403240 <xTaskIncrementTick+0x138>)
  40317e:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  403180:	4b30      	ldr	r3, [pc, #192]	; (403244 <xTaskIncrementTick+0x13c>)
  403182:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  403184:	2b00      	cmp	r3, #0
}
  403186:	bf0c      	ite	eq
  403188:	4620      	moveq	r0, r4
  40318a:	2001      	movne	r0, #1
  40318c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403190:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  403192:	f8df 908c 	ldr.w	r9, [pc, #140]	; 403220 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  403196:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 403250 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  40319a:	4f2b      	ldr	r7, [pc, #172]	; (403248 <xTaskIncrementTick+0x140>)
  40319c:	e01f      	b.n	4031de <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  40319e:	f04f 32ff 	mov.w	r2, #4294967295
  4031a2:	4b23      	ldr	r3, [pc, #140]	; (403230 <xTaskIncrementTick+0x128>)
  4031a4:	601a      	str	r2, [r3, #0]
						break;
  4031a6:	e7db      	b.n	403160 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  4031a8:	4a21      	ldr	r2, [pc, #132]	; (403230 <xTaskIncrementTick+0x128>)
  4031aa:	6013      	str	r3, [r2, #0]
							break;
  4031ac:	e7d8      	b.n	403160 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4031ae:	f105 0018 	add.w	r0, r5, #24
  4031b2:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  4031b4:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  4031b6:	683a      	ldr	r2, [r7, #0]
  4031b8:	2301      	movs	r3, #1
  4031ba:	4083      	lsls	r3, r0
  4031bc:	4313      	orrs	r3, r2
  4031be:	603b      	str	r3, [r7, #0]
  4031c0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4031c4:	4651      	mov	r1, sl
  4031c6:	4b1c      	ldr	r3, [pc, #112]	; (403238 <xTaskIncrementTick+0x130>)
  4031c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4031cc:	4b1f      	ldr	r3, [pc, #124]	; (40324c <xTaskIncrementTick+0x144>)
  4031ce:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4031d0:	4b18      	ldr	r3, [pc, #96]	; (403234 <xTaskIncrementTick+0x12c>)
  4031d2:	681b      	ldr	r3, [r3, #0]
  4031d4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  4031d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  4031d8:	429a      	cmp	r2, r3
  4031da:	bf28      	it	cs
  4031dc:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4031de:	f8d9 3000 	ldr.w	r3, [r9]
  4031e2:	681b      	ldr	r3, [r3, #0]
  4031e4:	2b00      	cmp	r3, #0
  4031e6:	d0da      	beq.n	40319e <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4031e8:	f8d9 3000 	ldr.w	r3, [r9]
  4031ec:	68db      	ldr	r3, [r3, #12]
  4031ee:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4031f0:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  4031f2:	429e      	cmp	r6, r3
  4031f4:	d3d8      	bcc.n	4031a8 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4031f6:	f105 0a04 	add.w	sl, r5, #4
  4031fa:	4650      	mov	r0, sl
  4031fc:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  4031fe:	6aab      	ldr	r3, [r5, #40]	; 0x28
  403200:	2b00      	cmp	r3, #0
  403202:	d1d4      	bne.n	4031ae <xTaskIncrementTick+0xa6>
  403204:	e7d6      	b.n	4031b4 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  403206:	4a0d      	ldr	r2, [pc, #52]	; (40323c <xTaskIncrementTick+0x134>)
  403208:	6813      	ldr	r3, [r2, #0]
  40320a:	3301      	adds	r3, #1
  40320c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  40320e:	4b0c      	ldr	r3, [pc, #48]	; (403240 <xTaskIncrementTick+0x138>)
  403210:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  403212:	2400      	movs	r4, #0
  403214:	e7b4      	b.n	403180 <xTaskIncrementTick+0x78>
  403216:	bf00      	nop
  403218:	20400cf4 	.word	0x20400cf4
  40321c:	20400d74 	.word	0x20400d74
  403220:	20400c80 	.word	0x20400c80
  403224:	20400c84 	.word	0x20400c84
  403228:	20400d30 	.word	0x20400d30
  40322c:	00402da5 	.word	0x00402da5
  403230:	20400d2c 	.word	0x20400d2c
  403234:	20400c7c 	.word	0x20400c7c
  403238:	20400c88 	.word	0x20400c88
  40323c:	20400cf0 	.word	0x20400cf0
  403240:	004040b5 	.word	0x004040b5
  403244:	20400d78 	.word	0x20400d78
  403248:	20400d00 	.word	0x20400d00
  40324c:	00402199 	.word	0x00402199
  403250:	004021e5 	.word	0x004021e5

00403254 <xTaskResumeAll>:
{
  403254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  403258:	4b38      	ldr	r3, [pc, #224]	; (40333c <xTaskResumeAll+0xe8>)
  40325a:	681b      	ldr	r3, [r3, #0]
  40325c:	b953      	cbnz	r3, 403274 <xTaskResumeAll+0x20>
  40325e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403262:	b672      	cpsid	i
  403264:	f383 8811 	msr	BASEPRI, r3
  403268:	f3bf 8f6f 	isb	sy
  40326c:	f3bf 8f4f 	dsb	sy
  403270:	b662      	cpsie	i
  403272:	e7fe      	b.n	403272 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  403274:	4b32      	ldr	r3, [pc, #200]	; (403340 <xTaskResumeAll+0xec>)
  403276:	4798      	blx	r3
		--uxSchedulerSuspended;
  403278:	4b30      	ldr	r3, [pc, #192]	; (40333c <xTaskResumeAll+0xe8>)
  40327a:	681a      	ldr	r2, [r3, #0]
  40327c:	3a01      	subs	r2, #1
  40327e:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  403280:	681b      	ldr	r3, [r3, #0]
  403282:	2b00      	cmp	r3, #0
  403284:	d155      	bne.n	403332 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  403286:	4b2f      	ldr	r3, [pc, #188]	; (403344 <xTaskResumeAll+0xf0>)
  403288:	681b      	ldr	r3, [r3, #0]
  40328a:	2b00      	cmp	r3, #0
  40328c:	d132      	bne.n	4032f4 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  40328e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  403290:	4b2d      	ldr	r3, [pc, #180]	; (403348 <xTaskResumeAll+0xf4>)
  403292:	4798      	blx	r3
}
  403294:	4620      	mov	r0, r4
  403296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  40329a:	68fb      	ldr	r3, [r7, #12]
  40329c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40329e:	f104 0018 	add.w	r0, r4, #24
  4032a2:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4032a4:	f104 0804 	add.w	r8, r4, #4
  4032a8:	4640      	mov	r0, r8
  4032aa:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  4032ac:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4032ae:	682a      	ldr	r2, [r5, #0]
  4032b0:	2301      	movs	r3, #1
  4032b2:	4083      	lsls	r3, r0
  4032b4:	4313      	orrs	r3, r2
  4032b6:	602b      	str	r3, [r5, #0]
  4032b8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4032bc:	4641      	mov	r1, r8
  4032be:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  4032c2:	4b22      	ldr	r3, [pc, #136]	; (40334c <xTaskResumeAll+0xf8>)
  4032c4:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4032c6:	4b22      	ldr	r3, [pc, #136]	; (403350 <xTaskResumeAll+0xfc>)
  4032c8:	681b      	ldr	r3, [r3, #0]
  4032ca:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4032cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4032ce:	429a      	cmp	r2, r3
  4032d0:	d20c      	bcs.n	4032ec <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4032d2:	683b      	ldr	r3, [r7, #0]
  4032d4:	2b00      	cmp	r3, #0
  4032d6:	d1e0      	bne.n	40329a <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  4032d8:	4b1e      	ldr	r3, [pc, #120]	; (403354 <xTaskResumeAll+0x100>)
  4032da:	681b      	ldr	r3, [r3, #0]
  4032dc:	b1db      	cbz	r3, 403316 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4032de:	4b1d      	ldr	r3, [pc, #116]	; (403354 <xTaskResumeAll+0x100>)
  4032e0:	681b      	ldr	r3, [r3, #0]
  4032e2:	b1c3      	cbz	r3, 403316 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  4032e4:	4e1c      	ldr	r6, [pc, #112]	; (403358 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  4032e6:	4d1d      	ldr	r5, [pc, #116]	; (40335c <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  4032e8:	4c1a      	ldr	r4, [pc, #104]	; (403354 <xTaskResumeAll+0x100>)
  4032ea:	e00e      	b.n	40330a <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  4032ec:	2201      	movs	r2, #1
  4032ee:	4b1b      	ldr	r3, [pc, #108]	; (40335c <xTaskResumeAll+0x108>)
  4032f0:	601a      	str	r2, [r3, #0]
  4032f2:	e7ee      	b.n	4032d2 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4032f4:	4f1a      	ldr	r7, [pc, #104]	; (403360 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4032f6:	4e1b      	ldr	r6, [pc, #108]	; (403364 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  4032f8:	4d1b      	ldr	r5, [pc, #108]	; (403368 <xTaskResumeAll+0x114>)
  4032fa:	f8df 9074 	ldr.w	r9, [pc, #116]	; 403370 <xTaskResumeAll+0x11c>
  4032fe:	e7e8      	b.n	4032d2 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  403300:	6823      	ldr	r3, [r4, #0]
  403302:	3b01      	subs	r3, #1
  403304:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  403306:	6823      	ldr	r3, [r4, #0]
  403308:	b12b      	cbz	r3, 403316 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  40330a:	47b0      	blx	r6
  40330c:	2800      	cmp	r0, #0
  40330e:	d0f7      	beq.n	403300 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  403310:	2301      	movs	r3, #1
  403312:	602b      	str	r3, [r5, #0]
  403314:	e7f4      	b.n	403300 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  403316:	4b11      	ldr	r3, [pc, #68]	; (40335c <xTaskResumeAll+0x108>)
  403318:	681b      	ldr	r3, [r3, #0]
  40331a:	2b01      	cmp	r3, #1
  40331c:	d10b      	bne.n	403336 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  40331e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403322:	4b12      	ldr	r3, [pc, #72]	; (40336c <xTaskResumeAll+0x118>)
  403324:	601a      	str	r2, [r3, #0]
  403326:	f3bf 8f4f 	dsb	sy
  40332a:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  40332e:	2401      	movs	r4, #1
  403330:	e7ae      	b.n	403290 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  403332:	2400      	movs	r4, #0
  403334:	e7ac      	b.n	403290 <xTaskResumeAll+0x3c>
  403336:	2400      	movs	r4, #0
  403338:	e7aa      	b.n	403290 <xTaskResumeAll+0x3c>
  40333a:	bf00      	nop
  40333c:	20400cf4 	.word	0x20400cf4
  403340:	004022c9 	.word	0x004022c9
  403344:	20400cec 	.word	0x20400cec
  403348:	00402315 	.word	0x00402315
  40334c:	00402199 	.word	0x00402199
  403350:	20400c7c 	.word	0x20400c7c
  403354:	20400cf0 	.word	0x20400cf0
  403358:	00403109 	.word	0x00403109
  40335c:	20400d78 	.word	0x20400d78
  403360:	20400d34 	.word	0x20400d34
  403364:	004021e5 	.word	0x004021e5
  403368:	20400d00 	.word	0x20400d00
  40336c:	e000ed04 	.word	0xe000ed04
  403370:	20400c88 	.word	0x20400c88

00403374 <vTaskDelay>:
	{
  403374:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  403376:	2800      	cmp	r0, #0
  403378:	d029      	beq.n	4033ce <vTaskDelay+0x5a>
  40337a:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  40337c:	4b18      	ldr	r3, [pc, #96]	; (4033e0 <vTaskDelay+0x6c>)
  40337e:	681b      	ldr	r3, [r3, #0]
  403380:	b153      	cbz	r3, 403398 <vTaskDelay+0x24>
  403382:	f04f 0380 	mov.w	r3, #128	; 0x80
  403386:	b672      	cpsid	i
  403388:	f383 8811 	msr	BASEPRI, r3
  40338c:	f3bf 8f6f 	isb	sy
  403390:	f3bf 8f4f 	dsb	sy
  403394:	b662      	cpsie	i
  403396:	e7fe      	b.n	403396 <vTaskDelay+0x22>
			vTaskSuspendAll();
  403398:	4b12      	ldr	r3, [pc, #72]	; (4033e4 <vTaskDelay+0x70>)
  40339a:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  40339c:	4b12      	ldr	r3, [pc, #72]	; (4033e8 <vTaskDelay+0x74>)
  40339e:	681b      	ldr	r3, [r3, #0]
  4033a0:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4033a2:	4b12      	ldr	r3, [pc, #72]	; (4033ec <vTaskDelay+0x78>)
  4033a4:	6818      	ldr	r0, [r3, #0]
  4033a6:	3004      	adds	r0, #4
  4033a8:	4b11      	ldr	r3, [pc, #68]	; (4033f0 <vTaskDelay+0x7c>)
  4033aa:	4798      	blx	r3
  4033ac:	b948      	cbnz	r0, 4033c2 <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4033ae:	4b0f      	ldr	r3, [pc, #60]	; (4033ec <vTaskDelay+0x78>)
  4033b0:	681a      	ldr	r2, [r3, #0]
  4033b2:	4910      	ldr	r1, [pc, #64]	; (4033f4 <vTaskDelay+0x80>)
  4033b4:	680b      	ldr	r3, [r1, #0]
  4033b6:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4033b8:	2201      	movs	r2, #1
  4033ba:	4082      	lsls	r2, r0
  4033bc:	ea23 0302 	bic.w	r3, r3, r2
  4033c0:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4033c2:	4620      	mov	r0, r4
  4033c4:	4b0c      	ldr	r3, [pc, #48]	; (4033f8 <vTaskDelay+0x84>)
  4033c6:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  4033c8:	4b0c      	ldr	r3, [pc, #48]	; (4033fc <vTaskDelay+0x88>)
  4033ca:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  4033cc:	b938      	cbnz	r0, 4033de <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  4033ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4033d2:	4b0b      	ldr	r3, [pc, #44]	; (403400 <vTaskDelay+0x8c>)
  4033d4:	601a      	str	r2, [r3, #0]
  4033d6:	f3bf 8f4f 	dsb	sy
  4033da:	f3bf 8f6f 	isb	sy
  4033de:	bd10      	pop	{r4, pc}
  4033e0:	20400cf4 	.word	0x20400cf4
  4033e4:	004030ed 	.word	0x004030ed
  4033e8:	20400d74 	.word	0x20400d74
  4033ec:	20400c7c 	.word	0x20400c7c
  4033f0:	004021e5 	.word	0x004021e5
  4033f4:	20400d00 	.word	0x20400d00
  4033f8:	00402dd1 	.word	0x00402dd1
  4033fc:	00403255 	.word	0x00403255
  403400:	e000ed04 	.word	0xe000ed04

00403404 <prvIdleTask>:
{
  403404:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  403406:	f8df 8088 	ldr.w	r8, [pc, #136]	; 403490 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  40340a:	4e19      	ldr	r6, [pc, #100]	; (403470 <prvIdleTask+0x6c>)
				taskYIELD();
  40340c:	f8df 9084 	ldr.w	r9, [pc, #132]	; 403494 <prvIdleTask+0x90>
  403410:	e02a      	b.n	403468 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  403412:	4b18      	ldr	r3, [pc, #96]	; (403474 <prvIdleTask+0x70>)
  403414:	681b      	ldr	r3, [r3, #0]
  403416:	2b01      	cmp	r3, #1
  403418:	d81e      	bhi.n	403458 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  40341a:	682b      	ldr	r3, [r5, #0]
  40341c:	2b00      	cmp	r3, #0
  40341e:	d0f8      	beq.n	403412 <prvIdleTask+0xe>
			vTaskSuspendAll();
  403420:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  403422:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  403424:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  403426:	2c00      	cmp	r4, #0
  403428:	d0f7      	beq.n	40341a <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  40342a:	4b13      	ldr	r3, [pc, #76]	; (403478 <prvIdleTask+0x74>)
  40342c:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  40342e:	68f3      	ldr	r3, [r6, #12]
  403430:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  403432:	1d20      	adds	r0, r4, #4
  403434:	4b11      	ldr	r3, [pc, #68]	; (40347c <prvIdleTask+0x78>)
  403436:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  403438:	4a11      	ldr	r2, [pc, #68]	; (403480 <prvIdleTask+0x7c>)
  40343a:	6813      	ldr	r3, [r2, #0]
  40343c:	3b01      	subs	r3, #1
  40343e:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  403440:	682b      	ldr	r3, [r5, #0]
  403442:	3b01      	subs	r3, #1
  403444:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  403446:	4b0f      	ldr	r3, [pc, #60]	; (403484 <prvIdleTask+0x80>)
  403448:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  40344a:	6b20      	ldr	r0, [r4, #48]	; 0x30
  40344c:	f8df a048 	ldr.w	sl, [pc, #72]	; 403498 <prvIdleTask+0x94>
  403450:	47d0      	blx	sl
		vPortFree( pxTCB );
  403452:	4620      	mov	r0, r4
  403454:	47d0      	blx	sl
  403456:	e7e0      	b.n	40341a <prvIdleTask+0x16>
				taskYIELD();
  403458:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40345c:	f8c9 3000 	str.w	r3, [r9]
  403460:	f3bf 8f4f 	dsb	sy
  403464:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  403468:	4d07      	ldr	r5, [pc, #28]	; (403488 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  40346a:	4f08      	ldr	r7, [pc, #32]	; (40348c <prvIdleTask+0x88>)
  40346c:	e7d5      	b.n	40341a <prvIdleTask+0x16>
  40346e:	bf00      	nop
  403470:	20400d60 	.word	0x20400d60
  403474:	20400c88 	.word	0x20400c88
  403478:	004022c9 	.word	0x004022c9
  40347c:	004021e5 	.word	0x004021e5
  403480:	20400cec 	.word	0x20400cec
  403484:	00402315 	.word	0x00402315
  403488:	20400cfc 	.word	0x20400cfc
  40348c:	00403255 	.word	0x00403255
  403490:	004030ed 	.word	0x004030ed
  403494:	e000ed04 	.word	0xe000ed04
  403498:	00402555 	.word	0x00402555

0040349c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  40349c:	4b2d      	ldr	r3, [pc, #180]	; (403554 <vTaskSwitchContext+0xb8>)
  40349e:	681b      	ldr	r3, [r3, #0]
  4034a0:	2b00      	cmp	r3, #0
  4034a2:	d12c      	bne.n	4034fe <vTaskSwitchContext+0x62>
{
  4034a4:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  4034a6:	2200      	movs	r2, #0
  4034a8:	4b2b      	ldr	r3, [pc, #172]	; (403558 <vTaskSwitchContext+0xbc>)
  4034aa:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  4034ac:	4b2b      	ldr	r3, [pc, #172]	; (40355c <vTaskSwitchContext+0xc0>)
  4034ae:	681b      	ldr	r3, [r3, #0]
  4034b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4034b2:	681a      	ldr	r2, [r3, #0]
  4034b4:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4034b8:	d103      	bne.n	4034c2 <vTaskSwitchContext+0x26>
  4034ba:	685a      	ldr	r2, [r3, #4]
  4034bc:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4034c0:	d021      	beq.n	403506 <vTaskSwitchContext+0x6a>
  4034c2:	4b26      	ldr	r3, [pc, #152]	; (40355c <vTaskSwitchContext+0xc0>)
  4034c4:	6818      	ldr	r0, [r3, #0]
  4034c6:	6819      	ldr	r1, [r3, #0]
  4034c8:	3134      	adds	r1, #52	; 0x34
  4034ca:	4b25      	ldr	r3, [pc, #148]	; (403560 <vTaskSwitchContext+0xc4>)
  4034cc:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4034ce:	4b25      	ldr	r3, [pc, #148]	; (403564 <vTaskSwitchContext+0xc8>)
  4034d0:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  4034d2:	fab3 f383 	clz	r3, r3
  4034d6:	b2db      	uxtb	r3, r3
  4034d8:	f1c3 031f 	rsb	r3, r3, #31
  4034dc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4034e0:	4a21      	ldr	r2, [pc, #132]	; (403568 <vTaskSwitchContext+0xcc>)
  4034e2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4034e6:	b9ba      	cbnz	r2, 403518 <vTaskSwitchContext+0x7c>
	__asm volatile
  4034e8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4034ec:	b672      	cpsid	i
  4034ee:	f383 8811 	msr	BASEPRI, r3
  4034f2:	f3bf 8f6f 	isb	sy
  4034f6:	f3bf 8f4f 	dsb	sy
  4034fa:	b662      	cpsie	i
  4034fc:	e7fe      	b.n	4034fc <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  4034fe:	2201      	movs	r2, #1
  403500:	4b15      	ldr	r3, [pc, #84]	; (403558 <vTaskSwitchContext+0xbc>)
  403502:	601a      	str	r2, [r3, #0]
  403504:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  403506:	689a      	ldr	r2, [r3, #8]
  403508:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40350c:	d1d9      	bne.n	4034c2 <vTaskSwitchContext+0x26>
  40350e:	68db      	ldr	r3, [r3, #12]
  403510:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  403514:	d1d5      	bne.n	4034c2 <vTaskSwitchContext+0x26>
  403516:	e7da      	b.n	4034ce <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  403518:	4a13      	ldr	r2, [pc, #76]	; (403568 <vTaskSwitchContext+0xcc>)
  40351a:	0099      	lsls	r1, r3, #2
  40351c:	18c8      	adds	r0, r1, r3
  40351e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  403522:	6844      	ldr	r4, [r0, #4]
  403524:	6864      	ldr	r4, [r4, #4]
  403526:	6044      	str	r4, [r0, #4]
  403528:	4419      	add	r1, r3
  40352a:	4602      	mov	r2, r0
  40352c:	3208      	adds	r2, #8
  40352e:	4294      	cmp	r4, r2
  403530:	d009      	beq.n	403546 <vTaskSwitchContext+0xaa>
  403532:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403536:	4a0c      	ldr	r2, [pc, #48]	; (403568 <vTaskSwitchContext+0xcc>)
  403538:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40353c:	685b      	ldr	r3, [r3, #4]
  40353e:	68da      	ldr	r2, [r3, #12]
  403540:	4b06      	ldr	r3, [pc, #24]	; (40355c <vTaskSwitchContext+0xc0>)
  403542:	601a      	str	r2, [r3, #0]
  403544:	bd10      	pop	{r4, pc}
  403546:	6860      	ldr	r0, [r4, #4]
  403548:	4a07      	ldr	r2, [pc, #28]	; (403568 <vTaskSwitchContext+0xcc>)
  40354a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  40354e:	6050      	str	r0, [r2, #4]
  403550:	e7ef      	b.n	403532 <vTaskSwitchContext+0x96>
  403552:	bf00      	nop
  403554:	20400cf4 	.word	0x20400cf4
  403558:	20400d78 	.word	0x20400d78
  40355c:	20400c7c 	.word	0x20400c7c
  403560:	0040409d 	.word	0x0040409d
  403564:	20400d00 	.word	0x20400d00
  403568:	20400c88 	.word	0x20400c88

0040356c <vTaskPlaceOnEventList>:
{
  40356c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  40356e:	b1e0      	cbz	r0, 4035aa <vTaskPlaceOnEventList+0x3e>
  403570:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  403572:	4d17      	ldr	r5, [pc, #92]	; (4035d0 <vTaskPlaceOnEventList+0x64>)
  403574:	6829      	ldr	r1, [r5, #0]
  403576:	3118      	adds	r1, #24
  403578:	4b16      	ldr	r3, [pc, #88]	; (4035d4 <vTaskPlaceOnEventList+0x68>)
  40357a:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40357c:	6828      	ldr	r0, [r5, #0]
  40357e:	3004      	adds	r0, #4
  403580:	4b15      	ldr	r3, [pc, #84]	; (4035d8 <vTaskPlaceOnEventList+0x6c>)
  403582:	4798      	blx	r3
  403584:	b940      	cbnz	r0, 403598 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  403586:	682a      	ldr	r2, [r5, #0]
  403588:	4914      	ldr	r1, [pc, #80]	; (4035dc <vTaskPlaceOnEventList+0x70>)
  40358a:	680b      	ldr	r3, [r1, #0]
  40358c:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40358e:	2201      	movs	r2, #1
  403590:	4082      	lsls	r2, r0
  403592:	ea23 0302 	bic.w	r3, r3, r2
  403596:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  403598:	f1b4 3fff 	cmp.w	r4, #4294967295
  40359c:	d010      	beq.n	4035c0 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  40359e:	4b10      	ldr	r3, [pc, #64]	; (4035e0 <vTaskPlaceOnEventList+0x74>)
  4035a0:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4035a2:	4420      	add	r0, r4
  4035a4:	4b0f      	ldr	r3, [pc, #60]	; (4035e4 <vTaskPlaceOnEventList+0x78>)
  4035a6:	4798      	blx	r3
  4035a8:	bd38      	pop	{r3, r4, r5, pc}
  4035aa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4035ae:	b672      	cpsid	i
  4035b0:	f383 8811 	msr	BASEPRI, r3
  4035b4:	f3bf 8f6f 	isb	sy
  4035b8:	f3bf 8f4f 	dsb	sy
  4035bc:	b662      	cpsie	i
  4035be:	e7fe      	b.n	4035be <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4035c0:	4b03      	ldr	r3, [pc, #12]	; (4035d0 <vTaskPlaceOnEventList+0x64>)
  4035c2:	6819      	ldr	r1, [r3, #0]
  4035c4:	3104      	adds	r1, #4
  4035c6:	4808      	ldr	r0, [pc, #32]	; (4035e8 <vTaskPlaceOnEventList+0x7c>)
  4035c8:	4b08      	ldr	r3, [pc, #32]	; (4035ec <vTaskPlaceOnEventList+0x80>)
  4035ca:	4798      	blx	r3
  4035cc:	bd38      	pop	{r3, r4, r5, pc}
  4035ce:	bf00      	nop
  4035d0:	20400c7c 	.word	0x20400c7c
  4035d4:	004021b1 	.word	0x004021b1
  4035d8:	004021e5 	.word	0x004021e5
  4035dc:	20400d00 	.word	0x20400d00
  4035e0:	20400d74 	.word	0x20400d74
  4035e4:	00402dd1 	.word	0x00402dd1
  4035e8:	20400d4c 	.word	0x20400d4c
  4035ec:	00402199 	.word	0x00402199

004035f0 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  4035f0:	b1e8      	cbz	r0, 40362e <vTaskPlaceOnEventListRestricted+0x3e>
	{
  4035f2:	b570      	push	{r4, r5, r6, lr}
  4035f4:	4615      	mov	r5, r2
  4035f6:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4035f8:	4e16      	ldr	r6, [pc, #88]	; (403654 <vTaskPlaceOnEventListRestricted+0x64>)
  4035fa:	6831      	ldr	r1, [r6, #0]
  4035fc:	3118      	adds	r1, #24
  4035fe:	4b16      	ldr	r3, [pc, #88]	; (403658 <vTaskPlaceOnEventListRestricted+0x68>)
  403600:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403602:	6830      	ldr	r0, [r6, #0]
  403604:	3004      	adds	r0, #4
  403606:	4b15      	ldr	r3, [pc, #84]	; (40365c <vTaskPlaceOnEventListRestricted+0x6c>)
  403608:	4798      	blx	r3
  40360a:	b940      	cbnz	r0, 40361e <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40360c:	6832      	ldr	r2, [r6, #0]
  40360e:	4914      	ldr	r1, [pc, #80]	; (403660 <vTaskPlaceOnEventListRestricted+0x70>)
  403610:	680b      	ldr	r3, [r1, #0]
  403612:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  403614:	2201      	movs	r2, #1
  403616:	4082      	lsls	r2, r0
  403618:	ea23 0302 	bic.w	r3, r3, r2
  40361c:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  40361e:	2d01      	cmp	r5, #1
  403620:	d010      	beq.n	403644 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  403622:	4b10      	ldr	r3, [pc, #64]	; (403664 <vTaskPlaceOnEventListRestricted+0x74>)
  403624:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  403626:	4420      	add	r0, r4
  403628:	4b0f      	ldr	r3, [pc, #60]	; (403668 <vTaskPlaceOnEventListRestricted+0x78>)
  40362a:	4798      	blx	r3
  40362c:	bd70      	pop	{r4, r5, r6, pc}
  40362e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403632:	b672      	cpsid	i
  403634:	f383 8811 	msr	BASEPRI, r3
  403638:	f3bf 8f6f 	isb	sy
  40363c:	f3bf 8f4f 	dsb	sy
  403640:	b662      	cpsie	i
  403642:	e7fe      	b.n	403642 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  403644:	4b03      	ldr	r3, [pc, #12]	; (403654 <vTaskPlaceOnEventListRestricted+0x64>)
  403646:	6819      	ldr	r1, [r3, #0]
  403648:	3104      	adds	r1, #4
  40364a:	4808      	ldr	r0, [pc, #32]	; (40366c <vTaskPlaceOnEventListRestricted+0x7c>)
  40364c:	4b02      	ldr	r3, [pc, #8]	; (403658 <vTaskPlaceOnEventListRestricted+0x68>)
  40364e:	4798      	blx	r3
  403650:	bd70      	pop	{r4, r5, r6, pc}
  403652:	bf00      	nop
  403654:	20400c7c 	.word	0x20400c7c
  403658:	00402199 	.word	0x00402199
  40365c:	004021e5 	.word	0x004021e5
  403660:	20400d00 	.word	0x20400d00
  403664:	20400d74 	.word	0x20400d74
  403668:	00402dd1 	.word	0x00402dd1
  40366c:	20400d4c 	.word	0x20400d4c

00403670 <xTaskRemoveFromEventList>:
{
  403670:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  403672:	68c3      	ldr	r3, [r0, #12]
  403674:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  403676:	b324      	cbz	r4, 4036c2 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  403678:	f104 0518 	add.w	r5, r4, #24
  40367c:	4628      	mov	r0, r5
  40367e:	4b1a      	ldr	r3, [pc, #104]	; (4036e8 <xTaskRemoveFromEventList+0x78>)
  403680:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  403682:	4b1a      	ldr	r3, [pc, #104]	; (4036ec <xTaskRemoveFromEventList+0x7c>)
  403684:	681b      	ldr	r3, [r3, #0]
  403686:	bb3b      	cbnz	r3, 4036d8 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  403688:	1d25      	adds	r5, r4, #4
  40368a:	4628      	mov	r0, r5
  40368c:	4b16      	ldr	r3, [pc, #88]	; (4036e8 <xTaskRemoveFromEventList+0x78>)
  40368e:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  403690:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  403692:	4a17      	ldr	r2, [pc, #92]	; (4036f0 <xTaskRemoveFromEventList+0x80>)
  403694:	6811      	ldr	r1, [r2, #0]
  403696:	2301      	movs	r3, #1
  403698:	4083      	lsls	r3, r0
  40369a:	430b      	orrs	r3, r1
  40369c:	6013      	str	r3, [r2, #0]
  40369e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4036a2:	4629      	mov	r1, r5
  4036a4:	4b13      	ldr	r3, [pc, #76]	; (4036f4 <xTaskRemoveFromEventList+0x84>)
  4036a6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4036aa:	4b13      	ldr	r3, [pc, #76]	; (4036f8 <xTaskRemoveFromEventList+0x88>)
  4036ac:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  4036ae:	4b13      	ldr	r3, [pc, #76]	; (4036fc <xTaskRemoveFromEventList+0x8c>)
  4036b0:	681b      	ldr	r3, [r3, #0]
  4036b2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4036b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4036b6:	429a      	cmp	r2, r3
  4036b8:	d913      	bls.n	4036e2 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  4036ba:	2001      	movs	r0, #1
  4036bc:	4b10      	ldr	r3, [pc, #64]	; (403700 <xTaskRemoveFromEventList+0x90>)
  4036be:	6018      	str	r0, [r3, #0]
  4036c0:	bd38      	pop	{r3, r4, r5, pc}
  4036c2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4036c6:	b672      	cpsid	i
  4036c8:	f383 8811 	msr	BASEPRI, r3
  4036cc:	f3bf 8f6f 	isb	sy
  4036d0:	f3bf 8f4f 	dsb	sy
  4036d4:	b662      	cpsie	i
  4036d6:	e7fe      	b.n	4036d6 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4036d8:	4629      	mov	r1, r5
  4036da:	480a      	ldr	r0, [pc, #40]	; (403704 <xTaskRemoveFromEventList+0x94>)
  4036dc:	4b06      	ldr	r3, [pc, #24]	; (4036f8 <xTaskRemoveFromEventList+0x88>)
  4036de:	4798      	blx	r3
  4036e0:	e7e5      	b.n	4036ae <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  4036e2:	2000      	movs	r0, #0
}
  4036e4:	bd38      	pop	{r3, r4, r5, pc}
  4036e6:	bf00      	nop
  4036e8:	004021e5 	.word	0x004021e5
  4036ec:	20400cf4 	.word	0x20400cf4
  4036f0:	20400d00 	.word	0x20400d00
  4036f4:	20400c88 	.word	0x20400c88
  4036f8:	00402199 	.word	0x00402199
  4036fc:	20400c7c 	.word	0x20400c7c
  403700:	20400d78 	.word	0x20400d78
  403704:	20400d34 	.word	0x20400d34

00403708 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  403708:	b130      	cbz	r0, 403718 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  40370a:	4a09      	ldr	r2, [pc, #36]	; (403730 <vTaskSetTimeOutState+0x28>)
  40370c:	6812      	ldr	r2, [r2, #0]
  40370e:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  403710:	4a08      	ldr	r2, [pc, #32]	; (403734 <vTaskSetTimeOutState+0x2c>)
  403712:	6812      	ldr	r2, [r2, #0]
  403714:	6042      	str	r2, [r0, #4]
  403716:	4770      	bx	lr
  403718:	f04f 0380 	mov.w	r3, #128	; 0x80
  40371c:	b672      	cpsid	i
  40371e:	f383 8811 	msr	BASEPRI, r3
  403722:	f3bf 8f6f 	isb	sy
  403726:	f3bf 8f4f 	dsb	sy
  40372a:	b662      	cpsie	i
  40372c:	e7fe      	b.n	40372c <vTaskSetTimeOutState+0x24>
  40372e:	bf00      	nop
  403730:	20400d30 	.word	0x20400d30
  403734:	20400d74 	.word	0x20400d74

00403738 <xTaskCheckForTimeOut>:
{
  403738:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  40373a:	b1c0      	cbz	r0, 40376e <xTaskCheckForTimeOut+0x36>
  40373c:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  40373e:	b309      	cbz	r1, 403784 <xTaskCheckForTimeOut+0x4c>
  403740:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  403742:	4b1d      	ldr	r3, [pc, #116]	; (4037b8 <xTaskCheckForTimeOut+0x80>)
  403744:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  403746:	4b1d      	ldr	r3, [pc, #116]	; (4037bc <xTaskCheckForTimeOut+0x84>)
  403748:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  40374a:	682b      	ldr	r3, [r5, #0]
  40374c:	f1b3 3fff 	cmp.w	r3, #4294967295
  403750:	d02e      	beq.n	4037b0 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  403752:	491b      	ldr	r1, [pc, #108]	; (4037c0 <xTaskCheckForTimeOut+0x88>)
  403754:	6809      	ldr	r1, [r1, #0]
  403756:	6820      	ldr	r0, [r4, #0]
  403758:	4288      	cmp	r0, r1
  40375a:	d002      	beq.n	403762 <xTaskCheckForTimeOut+0x2a>
  40375c:	6861      	ldr	r1, [r4, #4]
  40375e:	428a      	cmp	r2, r1
  403760:	d228      	bcs.n	4037b4 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  403762:	6861      	ldr	r1, [r4, #4]
  403764:	1a50      	subs	r0, r2, r1
  403766:	4283      	cmp	r3, r0
  403768:	d817      	bhi.n	40379a <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  40376a:	2401      	movs	r4, #1
  40376c:	e01c      	b.n	4037a8 <xTaskCheckForTimeOut+0x70>
  40376e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403772:	b672      	cpsid	i
  403774:	f383 8811 	msr	BASEPRI, r3
  403778:	f3bf 8f6f 	isb	sy
  40377c:	f3bf 8f4f 	dsb	sy
  403780:	b662      	cpsie	i
  403782:	e7fe      	b.n	403782 <xTaskCheckForTimeOut+0x4a>
  403784:	f04f 0380 	mov.w	r3, #128	; 0x80
  403788:	b672      	cpsid	i
  40378a:	f383 8811 	msr	BASEPRI, r3
  40378e:	f3bf 8f6f 	isb	sy
  403792:	f3bf 8f4f 	dsb	sy
  403796:	b662      	cpsie	i
  403798:	e7fe      	b.n	403798 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  40379a:	1a9b      	subs	r3, r3, r2
  40379c:	440b      	add	r3, r1
  40379e:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4037a0:	4620      	mov	r0, r4
  4037a2:	4b08      	ldr	r3, [pc, #32]	; (4037c4 <xTaskCheckForTimeOut+0x8c>)
  4037a4:	4798      	blx	r3
			xReturn = pdFALSE;
  4037a6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4037a8:	4b07      	ldr	r3, [pc, #28]	; (4037c8 <xTaskCheckForTimeOut+0x90>)
  4037aa:	4798      	blx	r3
}
  4037ac:	4620      	mov	r0, r4
  4037ae:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  4037b0:	2400      	movs	r4, #0
  4037b2:	e7f9      	b.n	4037a8 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  4037b4:	2401      	movs	r4, #1
  4037b6:	e7f7      	b.n	4037a8 <xTaskCheckForTimeOut+0x70>
  4037b8:	004022c9 	.word	0x004022c9
  4037bc:	20400d74 	.word	0x20400d74
  4037c0:	20400d30 	.word	0x20400d30
  4037c4:	00403709 	.word	0x00403709
  4037c8:	00402315 	.word	0x00402315

004037cc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  4037cc:	2201      	movs	r2, #1
  4037ce:	4b01      	ldr	r3, [pc, #4]	; (4037d4 <vTaskMissedYield+0x8>)
  4037d0:	601a      	str	r2, [r3, #0]
  4037d2:	4770      	bx	lr
  4037d4:	20400d78 	.word	0x20400d78

004037d8 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  4037d8:	4b05      	ldr	r3, [pc, #20]	; (4037f0 <xTaskGetSchedulerState+0x18>)
  4037da:	681b      	ldr	r3, [r3, #0]
  4037dc:	b133      	cbz	r3, 4037ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4037de:	4b05      	ldr	r3, [pc, #20]	; (4037f4 <xTaskGetSchedulerState+0x1c>)
  4037e0:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  4037e2:	2b00      	cmp	r3, #0
  4037e4:	bf0c      	ite	eq
  4037e6:	2002      	moveq	r0, #2
  4037e8:	2000      	movne	r0, #0
  4037ea:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  4037ec:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  4037ee:	4770      	bx	lr
  4037f0:	20400d48 	.word	0x20400d48
  4037f4:	20400cf4 	.word	0x20400cf4

004037f8 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  4037f8:	2800      	cmp	r0, #0
  4037fa:	d044      	beq.n	403886 <vTaskPriorityInherit+0x8e>
	{
  4037fc:	b538      	push	{r3, r4, r5, lr}
  4037fe:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  403800:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  403802:	4921      	ldr	r1, [pc, #132]	; (403888 <vTaskPriorityInherit+0x90>)
  403804:	6809      	ldr	r1, [r1, #0]
  403806:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403808:	428a      	cmp	r2, r1
  40380a:	d214      	bcs.n	403836 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  40380c:	6981      	ldr	r1, [r0, #24]
  40380e:	2900      	cmp	r1, #0
  403810:	db05      	blt.n	40381e <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403812:	491d      	ldr	r1, [pc, #116]	; (403888 <vTaskPriorityInherit+0x90>)
  403814:	6809      	ldr	r1, [r1, #0]
  403816:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403818:	f1c1 0105 	rsb	r1, r1, #5
  40381c:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40381e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  403822:	491a      	ldr	r1, [pc, #104]	; (40388c <vTaskPriorityInherit+0x94>)
  403824:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  403828:	6961      	ldr	r1, [r4, #20]
  40382a:	4291      	cmp	r1, r2
  40382c:	d004      	beq.n	403838 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40382e:	4a16      	ldr	r2, [pc, #88]	; (403888 <vTaskPriorityInherit+0x90>)
  403830:	6812      	ldr	r2, [r2, #0]
  403832:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  403834:	62e2      	str	r2, [r4, #44]	; 0x2c
  403836:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403838:	1d25      	adds	r5, r4, #4
  40383a:	4628      	mov	r0, r5
  40383c:	4b14      	ldr	r3, [pc, #80]	; (403890 <vTaskPriorityInherit+0x98>)
  40383e:	4798      	blx	r3
  403840:	b970      	cbnz	r0, 403860 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  403842:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403844:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  403848:	4a10      	ldr	r2, [pc, #64]	; (40388c <vTaskPriorityInherit+0x94>)
  40384a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40384e:	b93a      	cbnz	r2, 403860 <vTaskPriorityInherit+0x68>
  403850:	4810      	ldr	r0, [pc, #64]	; (403894 <vTaskPriorityInherit+0x9c>)
  403852:	6802      	ldr	r2, [r0, #0]
  403854:	2101      	movs	r1, #1
  403856:	fa01 f303 	lsl.w	r3, r1, r3
  40385a:	ea22 0303 	bic.w	r3, r2, r3
  40385e:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  403860:	4b09      	ldr	r3, [pc, #36]	; (403888 <vTaskPriorityInherit+0x90>)
  403862:	681b      	ldr	r3, [r3, #0]
  403864:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  403866:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  403868:	4a0a      	ldr	r2, [pc, #40]	; (403894 <vTaskPriorityInherit+0x9c>)
  40386a:	6811      	ldr	r1, [r2, #0]
  40386c:	2301      	movs	r3, #1
  40386e:	4083      	lsls	r3, r0
  403870:	430b      	orrs	r3, r1
  403872:	6013      	str	r3, [r2, #0]
  403874:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403878:	4629      	mov	r1, r5
  40387a:	4b04      	ldr	r3, [pc, #16]	; (40388c <vTaskPriorityInherit+0x94>)
  40387c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403880:	4b05      	ldr	r3, [pc, #20]	; (403898 <vTaskPriorityInherit+0xa0>)
  403882:	4798      	blx	r3
  403884:	bd38      	pop	{r3, r4, r5, pc}
  403886:	4770      	bx	lr
  403888:	20400c7c 	.word	0x20400c7c
  40388c:	20400c88 	.word	0x20400c88
  403890:	004021e5 	.word	0x004021e5
  403894:	20400d00 	.word	0x20400d00
  403898:	00402199 	.word	0x00402199

0040389c <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  40389c:	2800      	cmp	r0, #0
  40389e:	d04d      	beq.n	40393c <xTaskPriorityDisinherit+0xa0>
	{
  4038a0:	b538      	push	{r3, r4, r5, lr}
  4038a2:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  4038a4:	4a27      	ldr	r2, [pc, #156]	; (403944 <xTaskPriorityDisinherit+0xa8>)
  4038a6:	6812      	ldr	r2, [r2, #0]
  4038a8:	4290      	cmp	r0, r2
  4038aa:	d00a      	beq.n	4038c2 <xTaskPriorityDisinherit+0x26>
  4038ac:	f04f 0380 	mov.w	r3, #128	; 0x80
  4038b0:	b672      	cpsid	i
  4038b2:	f383 8811 	msr	BASEPRI, r3
  4038b6:	f3bf 8f6f 	isb	sy
  4038ba:	f3bf 8f4f 	dsb	sy
  4038be:	b662      	cpsie	i
  4038c0:	e7fe      	b.n	4038c0 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  4038c2:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  4038c4:	b952      	cbnz	r2, 4038dc <xTaskPriorityDisinherit+0x40>
  4038c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4038ca:	b672      	cpsid	i
  4038cc:	f383 8811 	msr	BASEPRI, r3
  4038d0:	f3bf 8f6f 	isb	sy
  4038d4:	f3bf 8f4f 	dsb	sy
  4038d8:	b662      	cpsie	i
  4038da:	e7fe      	b.n	4038da <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  4038dc:	3a01      	subs	r2, #1
  4038de:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4038e0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  4038e2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  4038e4:	4288      	cmp	r0, r1
  4038e6:	d02b      	beq.n	403940 <xTaskPriorityDisinherit+0xa4>
  4038e8:	bb52      	cbnz	r2, 403940 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4038ea:	1d25      	adds	r5, r4, #4
  4038ec:	4628      	mov	r0, r5
  4038ee:	4b16      	ldr	r3, [pc, #88]	; (403948 <xTaskPriorityDisinherit+0xac>)
  4038f0:	4798      	blx	r3
  4038f2:	b968      	cbnz	r0, 403910 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4038f4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  4038f6:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4038fa:	4b14      	ldr	r3, [pc, #80]	; (40394c <xTaskPriorityDisinherit+0xb0>)
  4038fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403900:	b933      	cbnz	r3, 403910 <xTaskPriorityDisinherit+0x74>
  403902:	4813      	ldr	r0, [pc, #76]	; (403950 <xTaskPriorityDisinherit+0xb4>)
  403904:	6803      	ldr	r3, [r0, #0]
  403906:	2201      	movs	r2, #1
  403908:	408a      	lsls	r2, r1
  40390a:	ea23 0302 	bic.w	r3, r3, r2
  40390e:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  403910:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  403912:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403914:	f1c0 0305 	rsb	r3, r0, #5
  403918:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  40391a:	4a0d      	ldr	r2, [pc, #52]	; (403950 <xTaskPriorityDisinherit+0xb4>)
  40391c:	6811      	ldr	r1, [r2, #0]
  40391e:	2401      	movs	r4, #1
  403920:	fa04 f300 	lsl.w	r3, r4, r0
  403924:	430b      	orrs	r3, r1
  403926:	6013      	str	r3, [r2, #0]
  403928:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40392c:	4629      	mov	r1, r5
  40392e:	4b07      	ldr	r3, [pc, #28]	; (40394c <xTaskPriorityDisinherit+0xb0>)
  403930:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403934:	4b07      	ldr	r3, [pc, #28]	; (403954 <xTaskPriorityDisinherit+0xb8>)
  403936:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  403938:	4620      	mov	r0, r4
  40393a:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  40393c:	2000      	movs	r0, #0
  40393e:	4770      	bx	lr
  403940:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  403942:	bd38      	pop	{r3, r4, r5, pc}
  403944:	20400c7c 	.word	0x20400c7c
  403948:	004021e5 	.word	0x004021e5
  40394c:	20400c88 	.word	0x20400c88
  403950:	20400d00 	.word	0x20400d00
  403954:	00402199 	.word	0x00402199

00403958 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  403958:	4b05      	ldr	r3, [pc, #20]	; (403970 <pvTaskIncrementMutexHeldCount+0x18>)
  40395a:	681b      	ldr	r3, [r3, #0]
  40395c:	b123      	cbz	r3, 403968 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  40395e:	4b04      	ldr	r3, [pc, #16]	; (403970 <pvTaskIncrementMutexHeldCount+0x18>)
  403960:	681a      	ldr	r2, [r3, #0]
  403962:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  403964:	3301      	adds	r3, #1
  403966:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  403968:	4b01      	ldr	r3, [pc, #4]	; (403970 <pvTaskIncrementMutexHeldCount+0x18>)
  40396a:	6818      	ldr	r0, [r3, #0]
	}
  40396c:	4770      	bx	lr
  40396e:	bf00      	nop
  403970:	20400c7c 	.word	0x20400c7c

00403974 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  403974:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  403976:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403978:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  40397a:	4291      	cmp	r1, r2
  40397c:	d80c      	bhi.n	403998 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  40397e:	1ad2      	subs	r2, r2, r3
  403980:	6983      	ldr	r3, [r0, #24]
  403982:	429a      	cmp	r2, r3
  403984:	d301      	bcc.n	40398a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  403986:	2001      	movs	r0, #1
  403988:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40398a:	1d01      	adds	r1, r0, #4
  40398c:	4b09      	ldr	r3, [pc, #36]	; (4039b4 <prvInsertTimerInActiveList+0x40>)
  40398e:	6818      	ldr	r0, [r3, #0]
  403990:	4b09      	ldr	r3, [pc, #36]	; (4039b8 <prvInsertTimerInActiveList+0x44>)
  403992:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  403994:	2000      	movs	r0, #0
  403996:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  403998:	429a      	cmp	r2, r3
  40399a:	d203      	bcs.n	4039a4 <prvInsertTimerInActiveList+0x30>
  40399c:	4299      	cmp	r1, r3
  40399e:	d301      	bcc.n	4039a4 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  4039a0:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  4039a2:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4039a4:	1d01      	adds	r1, r0, #4
  4039a6:	4b05      	ldr	r3, [pc, #20]	; (4039bc <prvInsertTimerInActiveList+0x48>)
  4039a8:	6818      	ldr	r0, [r3, #0]
  4039aa:	4b03      	ldr	r3, [pc, #12]	; (4039b8 <prvInsertTimerInActiveList+0x44>)
  4039ac:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4039ae:	2000      	movs	r0, #0
  4039b0:	bd08      	pop	{r3, pc}
  4039b2:	bf00      	nop
  4039b4:	20400d80 	.word	0x20400d80
  4039b8:	004021b1 	.word	0x004021b1
  4039bc:	20400d7c 	.word	0x20400d7c

004039c0 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  4039c0:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  4039c2:	4b15      	ldr	r3, [pc, #84]	; (403a18 <prvCheckForValidListAndQueue+0x58>)
  4039c4:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  4039c6:	4b15      	ldr	r3, [pc, #84]	; (403a1c <prvCheckForValidListAndQueue+0x5c>)
  4039c8:	681b      	ldr	r3, [r3, #0]
  4039ca:	b113      	cbz	r3, 4039d2 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  4039cc:	4b14      	ldr	r3, [pc, #80]	; (403a20 <prvCheckForValidListAndQueue+0x60>)
  4039ce:	4798      	blx	r3
  4039d0:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  4039d2:	4d14      	ldr	r5, [pc, #80]	; (403a24 <prvCheckForValidListAndQueue+0x64>)
  4039d4:	4628      	mov	r0, r5
  4039d6:	4e14      	ldr	r6, [pc, #80]	; (403a28 <prvCheckForValidListAndQueue+0x68>)
  4039d8:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  4039da:	4c14      	ldr	r4, [pc, #80]	; (403a2c <prvCheckForValidListAndQueue+0x6c>)
  4039dc:	4620      	mov	r0, r4
  4039de:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  4039e0:	4b13      	ldr	r3, [pc, #76]	; (403a30 <prvCheckForValidListAndQueue+0x70>)
  4039e2:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4039e4:	4b13      	ldr	r3, [pc, #76]	; (403a34 <prvCheckForValidListAndQueue+0x74>)
  4039e6:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  4039e8:	2200      	movs	r2, #0
  4039ea:	2110      	movs	r1, #16
  4039ec:	2005      	movs	r0, #5
  4039ee:	4b12      	ldr	r3, [pc, #72]	; (403a38 <prvCheckForValidListAndQueue+0x78>)
  4039f0:	4798      	blx	r3
  4039f2:	4b0a      	ldr	r3, [pc, #40]	; (403a1c <prvCheckForValidListAndQueue+0x5c>)
  4039f4:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  4039f6:	b118      	cbz	r0, 403a00 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  4039f8:	4910      	ldr	r1, [pc, #64]	; (403a3c <prvCheckForValidListAndQueue+0x7c>)
  4039fa:	4b11      	ldr	r3, [pc, #68]	; (403a40 <prvCheckForValidListAndQueue+0x80>)
  4039fc:	4798      	blx	r3
  4039fe:	e7e5      	b.n	4039cc <prvCheckForValidListAndQueue+0xc>
  403a00:	f04f 0380 	mov.w	r3, #128	; 0x80
  403a04:	b672      	cpsid	i
  403a06:	f383 8811 	msr	BASEPRI, r3
  403a0a:	f3bf 8f6f 	isb	sy
  403a0e:	f3bf 8f4f 	dsb	sy
  403a12:	b662      	cpsie	i
  403a14:	e7fe      	b.n	403a14 <prvCheckForValidListAndQueue+0x54>
  403a16:	bf00      	nop
  403a18:	004022c9 	.word	0x004022c9
  403a1c:	20400db0 	.word	0x20400db0
  403a20:	00402315 	.word	0x00402315
  403a24:	20400d84 	.word	0x20400d84
  403a28:	0040217d 	.word	0x0040217d
  403a2c:	20400d98 	.word	0x20400d98
  403a30:	20400d7c 	.word	0x20400d7c
  403a34:	20400d80 	.word	0x20400d80
  403a38:	004027e9 	.word	0x004027e9
  403a3c:	0040d7bc 	.word	0x0040d7bc
  403a40:	00402d19 	.word	0x00402d19

00403a44 <xTimerCreateTimerTask>:
{
  403a44:	b510      	push	{r4, lr}
  403a46:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  403a48:	4b0f      	ldr	r3, [pc, #60]	; (403a88 <xTimerCreateTimerTask+0x44>)
  403a4a:	4798      	blx	r3
	if( xTimerQueue != NULL )
  403a4c:	4b0f      	ldr	r3, [pc, #60]	; (403a8c <xTimerCreateTimerTask+0x48>)
  403a4e:	681b      	ldr	r3, [r3, #0]
  403a50:	b173      	cbz	r3, 403a70 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  403a52:	2300      	movs	r3, #0
  403a54:	9303      	str	r3, [sp, #12]
  403a56:	9302      	str	r3, [sp, #8]
  403a58:	9301      	str	r3, [sp, #4]
  403a5a:	2204      	movs	r2, #4
  403a5c:	9200      	str	r2, [sp, #0]
  403a5e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  403a62:	490b      	ldr	r1, [pc, #44]	; (403a90 <xTimerCreateTimerTask+0x4c>)
  403a64:	480b      	ldr	r0, [pc, #44]	; (403a94 <xTimerCreateTimerTask+0x50>)
  403a66:	4c0c      	ldr	r4, [pc, #48]	; (403a98 <xTimerCreateTimerTask+0x54>)
  403a68:	47a0      	blx	r4
	configASSERT( xReturn );
  403a6a:	b108      	cbz	r0, 403a70 <xTimerCreateTimerTask+0x2c>
}
  403a6c:	b004      	add	sp, #16
  403a6e:	bd10      	pop	{r4, pc}
  403a70:	f04f 0380 	mov.w	r3, #128	; 0x80
  403a74:	b672      	cpsid	i
  403a76:	f383 8811 	msr	BASEPRI, r3
  403a7a:	f3bf 8f6f 	isb	sy
  403a7e:	f3bf 8f4f 	dsb	sy
  403a82:	b662      	cpsie	i
  403a84:	e7fe      	b.n	403a84 <xTimerCreateTimerTask+0x40>
  403a86:	bf00      	nop
  403a88:	004039c1 	.word	0x004039c1
  403a8c:	20400db0 	.word	0x20400db0
  403a90:	0040d7c4 	.word	0x0040d7c4
  403a94:	00403bc5 	.word	0x00403bc5
  403a98:	00402e29 	.word	0x00402e29

00403a9c <xTimerGenericCommand>:
	configASSERT( xTimer );
  403a9c:	b1d8      	cbz	r0, 403ad6 <xTimerGenericCommand+0x3a>
{
  403a9e:	b530      	push	{r4, r5, lr}
  403aa0:	b085      	sub	sp, #20
  403aa2:	4615      	mov	r5, r2
  403aa4:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  403aa6:	4a15      	ldr	r2, [pc, #84]	; (403afc <xTimerGenericCommand+0x60>)
  403aa8:	6810      	ldr	r0, [r2, #0]
  403aaa:	b320      	cbz	r0, 403af6 <xTimerGenericCommand+0x5a>
  403aac:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  403aae:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  403ab0:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  403ab2:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  403ab4:	2905      	cmp	r1, #5
  403ab6:	dc19      	bgt.n	403aec <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  403ab8:	4b11      	ldr	r3, [pc, #68]	; (403b00 <xTimerGenericCommand+0x64>)
  403aba:	4798      	blx	r3
  403abc:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  403abe:	f04f 0300 	mov.w	r3, #0
  403ac2:	bf0c      	ite	eq
  403ac4:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  403ac6:	461a      	movne	r2, r3
  403ac8:	4669      	mov	r1, sp
  403aca:	480c      	ldr	r0, [pc, #48]	; (403afc <xTimerGenericCommand+0x60>)
  403acc:	6800      	ldr	r0, [r0, #0]
  403ace:	4c0d      	ldr	r4, [pc, #52]	; (403b04 <xTimerGenericCommand+0x68>)
  403ad0:	47a0      	blx	r4
}
  403ad2:	b005      	add	sp, #20
  403ad4:	bd30      	pop	{r4, r5, pc}
  403ad6:	f04f 0380 	mov.w	r3, #128	; 0x80
  403ada:	b672      	cpsid	i
  403adc:	f383 8811 	msr	BASEPRI, r3
  403ae0:	f3bf 8f6f 	isb	sy
  403ae4:	f3bf 8f4f 	dsb	sy
  403ae8:	b662      	cpsie	i
  403aea:	e7fe      	b.n	403aea <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403aec:	2300      	movs	r3, #0
  403aee:	4669      	mov	r1, sp
  403af0:	4c05      	ldr	r4, [pc, #20]	; (403b08 <xTimerGenericCommand+0x6c>)
  403af2:	47a0      	blx	r4
  403af4:	e7ed      	b.n	403ad2 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  403af6:	2000      	movs	r0, #0
	return xReturn;
  403af8:	e7eb      	b.n	403ad2 <xTimerGenericCommand+0x36>
  403afa:	bf00      	nop
  403afc:	20400db0 	.word	0x20400db0
  403b00:	004037d9 	.word	0x004037d9
  403b04:	00402865 	.word	0x00402865
  403b08:	00402a49 	.word	0x00402a49

00403b0c <prvSampleTimeNow>:
{
  403b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403b10:	b082      	sub	sp, #8
  403b12:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  403b14:	4b24      	ldr	r3, [pc, #144]	; (403ba8 <prvSampleTimeNow+0x9c>)
  403b16:	4798      	blx	r3
  403b18:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  403b1a:	4b24      	ldr	r3, [pc, #144]	; (403bac <prvSampleTimeNow+0xa0>)
  403b1c:	681b      	ldr	r3, [r3, #0]
  403b1e:	4298      	cmp	r0, r3
  403b20:	d31b      	bcc.n	403b5a <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  403b22:	2300      	movs	r3, #0
  403b24:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  403b28:	4b20      	ldr	r3, [pc, #128]	; (403bac <prvSampleTimeNow+0xa0>)
  403b2a:	601f      	str	r7, [r3, #0]
}
  403b2c:	4638      	mov	r0, r7
  403b2e:	b002      	add	sp, #8
  403b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403b34:	2100      	movs	r1, #0
  403b36:	9100      	str	r1, [sp, #0]
  403b38:	460b      	mov	r3, r1
  403b3a:	4652      	mov	r2, sl
  403b3c:	4620      	mov	r0, r4
  403b3e:	4c1c      	ldr	r4, [pc, #112]	; (403bb0 <prvSampleTimeNow+0xa4>)
  403b40:	47a0      	blx	r4
				configASSERT( xResult );
  403b42:	b960      	cbnz	r0, 403b5e <prvSampleTimeNow+0x52>
  403b44:	f04f 0380 	mov.w	r3, #128	; 0x80
  403b48:	b672      	cpsid	i
  403b4a:	f383 8811 	msr	BASEPRI, r3
  403b4e:	f3bf 8f6f 	isb	sy
  403b52:	f3bf 8f4f 	dsb	sy
  403b56:	b662      	cpsie	i
  403b58:	e7fe      	b.n	403b58 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403b5a:	4d16      	ldr	r5, [pc, #88]	; (403bb4 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403b5c:	4e16      	ldr	r6, [pc, #88]	; (403bb8 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403b5e:	682b      	ldr	r3, [r5, #0]
  403b60:	681a      	ldr	r2, [r3, #0]
  403b62:	b1c2      	cbz	r2, 403b96 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403b64:	68db      	ldr	r3, [r3, #12]
  403b66:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403b6a:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403b6c:	f104 0904 	add.w	r9, r4, #4
  403b70:	4648      	mov	r0, r9
  403b72:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403b74:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403b76:	4620      	mov	r0, r4
  403b78:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403b7a:	69e3      	ldr	r3, [r4, #28]
  403b7c:	2b01      	cmp	r3, #1
  403b7e:	d1ee      	bne.n	403b5e <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403b80:	69a3      	ldr	r3, [r4, #24]
  403b82:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  403b84:	459a      	cmp	sl, r3
  403b86:	d2d5      	bcs.n	403b34 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  403b88:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403b8a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403b8c:	4649      	mov	r1, r9
  403b8e:	6828      	ldr	r0, [r5, #0]
  403b90:	4b0a      	ldr	r3, [pc, #40]	; (403bbc <prvSampleTimeNow+0xb0>)
  403b92:	4798      	blx	r3
  403b94:	e7e3      	b.n	403b5e <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  403b96:	4a0a      	ldr	r2, [pc, #40]	; (403bc0 <prvSampleTimeNow+0xb4>)
  403b98:	6810      	ldr	r0, [r2, #0]
  403b9a:	4906      	ldr	r1, [pc, #24]	; (403bb4 <prvSampleTimeNow+0xa8>)
  403b9c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  403b9e:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  403ba0:	2301      	movs	r3, #1
  403ba2:	f8c8 3000 	str.w	r3, [r8]
  403ba6:	e7bf      	b.n	403b28 <prvSampleTimeNow+0x1c>
  403ba8:	004030fd 	.word	0x004030fd
  403bac:	20400dac 	.word	0x20400dac
  403bb0:	00403a9d 	.word	0x00403a9d
  403bb4:	20400d7c 	.word	0x20400d7c
  403bb8:	004021e5 	.word	0x004021e5
  403bbc:	004021b1 	.word	0x004021b1
  403bc0:	20400d80 	.word	0x20400d80

00403bc4 <prvTimerTask>:
{
  403bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403bc8:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403bca:	4e75      	ldr	r6, [pc, #468]	; (403da0 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  403bcc:	4f75      	ldr	r7, [pc, #468]	; (403da4 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  403bce:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 403dcc <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403bd2:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 403dd0 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403bd6:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  403bd8:	681a      	ldr	r2, [r3, #0]
  403bda:	2a00      	cmp	r2, #0
  403bdc:	f000 80ce 	beq.w	403d7c <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403be0:	68db      	ldr	r3, [r3, #12]
  403be2:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  403be4:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403be6:	a804      	add	r0, sp, #16
  403be8:	4b6f      	ldr	r3, [pc, #444]	; (403da8 <prvTimerTask+0x1e4>)
  403bea:	4798      	blx	r3
  403bec:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403bee:	9b04      	ldr	r3, [sp, #16]
  403bf0:	2b00      	cmp	r3, #0
  403bf2:	d144      	bne.n	403c7e <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  403bf4:	42a0      	cmp	r0, r4
  403bf6:	d212      	bcs.n	403c1e <prvTimerTask+0x5a>
  403bf8:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  403bfa:	1b61      	subs	r1, r4, r5
  403bfc:	4b6b      	ldr	r3, [pc, #428]	; (403dac <prvTimerTask+0x1e8>)
  403bfe:	6818      	ldr	r0, [r3, #0]
  403c00:	4b6b      	ldr	r3, [pc, #428]	; (403db0 <prvTimerTask+0x1ec>)
  403c02:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403c04:	4b6b      	ldr	r3, [pc, #428]	; (403db4 <prvTimerTask+0x1f0>)
  403c06:	4798      	blx	r3
  403c08:	2800      	cmp	r0, #0
  403c0a:	d13a      	bne.n	403c82 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  403c0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403c10:	f8c9 3000 	str.w	r3, [r9]
  403c14:	f3bf 8f4f 	dsb	sy
  403c18:	f3bf 8f6f 	isb	sy
  403c1c:	e031      	b.n	403c82 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  403c1e:	4b65      	ldr	r3, [pc, #404]	; (403db4 <prvTimerTask+0x1f0>)
  403c20:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403c22:	6833      	ldr	r3, [r6, #0]
  403c24:	68db      	ldr	r3, [r3, #12]
  403c26:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403c2a:	f10a 0004 	add.w	r0, sl, #4
  403c2e:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403c30:	f8da 301c 	ldr.w	r3, [sl, #28]
  403c34:	2b01      	cmp	r3, #1
  403c36:	d004      	beq.n	403c42 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403c38:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403c3c:	4650      	mov	r0, sl
  403c3e:	4798      	blx	r3
  403c40:	e01f      	b.n	403c82 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403c42:	f8da 1018 	ldr.w	r1, [sl, #24]
  403c46:	4623      	mov	r3, r4
  403c48:	462a      	mov	r2, r5
  403c4a:	4421      	add	r1, r4
  403c4c:	4650      	mov	r0, sl
  403c4e:	4d5a      	ldr	r5, [pc, #360]	; (403db8 <prvTimerTask+0x1f4>)
  403c50:	47a8      	blx	r5
  403c52:	2801      	cmp	r0, #1
  403c54:	d1f0      	bne.n	403c38 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403c56:	2100      	movs	r1, #0
  403c58:	9100      	str	r1, [sp, #0]
  403c5a:	460b      	mov	r3, r1
  403c5c:	4622      	mov	r2, r4
  403c5e:	4650      	mov	r0, sl
  403c60:	4c56      	ldr	r4, [pc, #344]	; (403dbc <prvTimerTask+0x1f8>)
  403c62:	47a0      	blx	r4
			configASSERT( xResult );
  403c64:	2800      	cmp	r0, #0
  403c66:	d1e7      	bne.n	403c38 <prvTimerTask+0x74>
  403c68:	f04f 0380 	mov.w	r3, #128	; 0x80
  403c6c:	b672      	cpsid	i
  403c6e:	f383 8811 	msr	BASEPRI, r3
  403c72:	f3bf 8f6f 	isb	sy
  403c76:	f3bf 8f4f 	dsb	sy
  403c7a:	b662      	cpsie	i
  403c7c:	e7fe      	b.n	403c7c <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  403c7e:	4b4d      	ldr	r3, [pc, #308]	; (403db4 <prvTimerTask+0x1f0>)
  403c80:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403c82:	4d4a      	ldr	r5, [pc, #296]	; (403dac <prvTimerTask+0x1e8>)
  403c84:	4c4e      	ldr	r4, [pc, #312]	; (403dc0 <prvTimerTask+0x1fc>)
  403c86:	e006      	b.n	403c96 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403c88:	9907      	ldr	r1, [sp, #28]
  403c8a:	9806      	ldr	r0, [sp, #24]
  403c8c:	9b05      	ldr	r3, [sp, #20]
  403c8e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403c90:	9b04      	ldr	r3, [sp, #16]
  403c92:	2b00      	cmp	r3, #0
  403c94:	da09      	bge.n	403caa <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403c96:	2300      	movs	r3, #0
  403c98:	461a      	mov	r2, r3
  403c9a:	a904      	add	r1, sp, #16
  403c9c:	6828      	ldr	r0, [r5, #0]
  403c9e:	47a0      	blx	r4
  403ca0:	2800      	cmp	r0, #0
  403ca2:	d098      	beq.n	403bd6 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  403ca4:	9b04      	ldr	r3, [sp, #16]
  403ca6:	2b00      	cmp	r3, #0
  403ca8:	dbee      	blt.n	403c88 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  403caa:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403cae:	f8da 3014 	ldr.w	r3, [sl, #20]
  403cb2:	b113      	cbz	r3, 403cba <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403cb4:	f10a 0004 	add.w	r0, sl, #4
  403cb8:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403cba:	a803      	add	r0, sp, #12
  403cbc:	4b3a      	ldr	r3, [pc, #232]	; (403da8 <prvTimerTask+0x1e4>)
  403cbe:	4798      	blx	r3
			switch( xMessage.xMessageID )
  403cc0:	9b04      	ldr	r3, [sp, #16]
  403cc2:	2b09      	cmp	r3, #9
  403cc4:	d8e7      	bhi.n	403c96 <prvTimerTask+0xd2>
  403cc6:	a201      	add	r2, pc, #4	; (adr r2, 403ccc <prvTimerTask+0x108>)
  403cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403ccc:	00403cf5 	.word	0x00403cf5
  403cd0:	00403cf5 	.word	0x00403cf5
  403cd4:	00403cf5 	.word	0x00403cf5
  403cd8:	00403c97 	.word	0x00403c97
  403cdc:	00403d49 	.word	0x00403d49
  403ce0:	00403d75 	.word	0x00403d75
  403ce4:	00403cf5 	.word	0x00403cf5
  403ce8:	00403cf5 	.word	0x00403cf5
  403cec:	00403c97 	.word	0x00403c97
  403cf0:	00403d49 	.word	0x00403d49
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  403cf4:	9c05      	ldr	r4, [sp, #20]
  403cf6:	f8da 1018 	ldr.w	r1, [sl, #24]
  403cfa:	4623      	mov	r3, r4
  403cfc:	4602      	mov	r2, r0
  403cfe:	4421      	add	r1, r4
  403d00:	4650      	mov	r0, sl
  403d02:	4c2d      	ldr	r4, [pc, #180]	; (403db8 <prvTimerTask+0x1f4>)
  403d04:	47a0      	blx	r4
  403d06:	2801      	cmp	r0, #1
  403d08:	d1bc      	bne.n	403c84 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403d0a:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403d0e:	4650      	mov	r0, sl
  403d10:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403d12:	f8da 301c 	ldr.w	r3, [sl, #28]
  403d16:	2b01      	cmp	r3, #1
  403d18:	d1b4      	bne.n	403c84 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403d1a:	f8da 2018 	ldr.w	r2, [sl, #24]
  403d1e:	2100      	movs	r1, #0
  403d20:	9100      	str	r1, [sp, #0]
  403d22:	460b      	mov	r3, r1
  403d24:	9805      	ldr	r0, [sp, #20]
  403d26:	4402      	add	r2, r0
  403d28:	4650      	mov	r0, sl
  403d2a:	4c24      	ldr	r4, [pc, #144]	; (403dbc <prvTimerTask+0x1f8>)
  403d2c:	47a0      	blx	r4
							configASSERT( xResult );
  403d2e:	2800      	cmp	r0, #0
  403d30:	d1a8      	bne.n	403c84 <prvTimerTask+0xc0>
  403d32:	f04f 0380 	mov.w	r3, #128	; 0x80
  403d36:	b672      	cpsid	i
  403d38:	f383 8811 	msr	BASEPRI, r3
  403d3c:	f3bf 8f6f 	isb	sy
  403d40:	f3bf 8f4f 	dsb	sy
  403d44:	b662      	cpsie	i
  403d46:	e7fe      	b.n	403d46 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403d48:	9905      	ldr	r1, [sp, #20]
  403d4a:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403d4e:	b131      	cbz	r1, 403d5e <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403d50:	4603      	mov	r3, r0
  403d52:	4602      	mov	r2, r0
  403d54:	4401      	add	r1, r0
  403d56:	4650      	mov	r0, sl
  403d58:	4c17      	ldr	r4, [pc, #92]	; (403db8 <prvTimerTask+0x1f4>)
  403d5a:	47a0      	blx	r4
  403d5c:	e792      	b.n	403c84 <prvTimerTask+0xc0>
  403d5e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403d62:	b672      	cpsid	i
  403d64:	f383 8811 	msr	BASEPRI, r3
  403d68:	f3bf 8f6f 	isb	sy
  403d6c:	f3bf 8f4f 	dsb	sy
  403d70:	b662      	cpsie	i
  403d72:	e7fe      	b.n	403d72 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403d74:	4650      	mov	r0, sl
  403d76:	4b13      	ldr	r3, [pc, #76]	; (403dc4 <prvTimerTask+0x200>)
  403d78:	4798      	blx	r3
  403d7a:	e783      	b.n	403c84 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403d7c:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403d7e:	a804      	add	r0, sp, #16
  403d80:	4b09      	ldr	r3, [pc, #36]	; (403da8 <prvTimerTask+0x1e4>)
  403d82:	4798      	blx	r3
  403d84:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403d86:	9b04      	ldr	r3, [sp, #16]
  403d88:	2b00      	cmp	r3, #0
  403d8a:	f47f af78 	bne.w	403c7e <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  403d8e:	4b0e      	ldr	r3, [pc, #56]	; (403dc8 <prvTimerTask+0x204>)
  403d90:	681b      	ldr	r3, [r3, #0]
  403d92:	681a      	ldr	r2, [r3, #0]
  403d94:	fab2 f282 	clz	r2, r2
  403d98:	0952      	lsrs	r2, r2, #5
  403d9a:	2400      	movs	r4, #0
  403d9c:	e72d      	b.n	403bfa <prvTimerTask+0x36>
  403d9e:	bf00      	nop
  403da0:	20400d7c 	.word	0x20400d7c
  403da4:	004030ed 	.word	0x004030ed
  403da8:	00403b0d 	.word	0x00403b0d
  403dac:	20400db0 	.word	0x20400db0
  403db0:	00402d4d 	.word	0x00402d4d
  403db4:	00403255 	.word	0x00403255
  403db8:	00403975 	.word	0x00403975
  403dbc:	00403a9d 	.word	0x00403a9d
  403dc0:	00402b49 	.word	0x00402b49
  403dc4:	00402555 	.word	0x00402555
  403dc8:	20400d80 	.word	0x20400d80
  403dcc:	e000ed04 	.word	0xe000ed04
  403dd0:	004021e5 	.word	0x004021e5

00403dd4 <but_callback>:

/************************************************************************/
/* handlers / callbacks                                                 */
/************************************************************************/

void but_callback(void) {
  403dd4:	4770      	bx	lr
	...

00403dd8 <task_orientacao>:
		pio_set(LED1_PIO,LED1_PIO_IDX_MASK);
		vTaskDelay(10);
	}
	
}
static void task_orientacao(void *pvParameters) {
  403dd8:	b580      	push	{r7, lr}
  403dda:	b082      	sub	sp, #8
	while(1){
		if (xQueueReceive(xQueueOrienta, &msg, (TickType_t) 0)) {
			if (msg == DIREITA){
				pio_clear(LED3_PIO,LED3_PIO_IDX_MASK);
				pio_set(LED4_PIO,LED4_PIO_IDX_MASK);
								pio_set(LED2_PIO,LED2_PIO_IDX_MASK);
  403ddc:	4f26      	ldr	r7, [pc, #152]	; (403e78 <task_orientacao+0xa0>)
				pio_set(LED4_PIO,LED4_PIO_IDX_MASK);
  403dde:	4e27      	ldr	r6, [pc, #156]	; (403e7c <task_orientacao+0xa4>)
  403de0:	e048      	b.n	403e74 <task_orientacao+0x9c>
				pio_clear(LED3_PIO,LED3_PIO_IDX_MASK);
  403de2:	2104      	movs	r1, #4
  403de4:	4826      	ldr	r0, [pc, #152]	; (403e80 <task_orientacao+0xa8>)
  403de6:	4b27      	ldr	r3, [pc, #156]	; (403e84 <task_orientacao+0xac>)
  403de8:	4798      	blx	r3
				pio_set(LED4_PIO,LED4_PIO_IDX_MASK);
  403dea:	2101      	movs	r1, #1
  403dec:	4630      	mov	r0, r6
  403dee:	4c26      	ldr	r4, [pc, #152]	; (403e88 <task_orientacao+0xb0>)
  403df0:	47a0      	blx	r4
								pio_set(LED2_PIO,LED2_PIO_IDX_MASK);
  403df2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403df6:	4638      	mov	r0, r7
  403df8:	47a0      	blx	r4
  403dfa:	e010      	b.n	403e1e <task_orientacao+0x46>
				pio_clear(LED4_PIO,LED4_PIO_IDX_MASK);
				pio_set(LED3_PIO,LED3_PIO_IDX_MASK);
				pio_set(LED2_PIO,LED2_PIO_IDX_MASK);

			}
			if(msg == FRENTE){
  403dfc:	9b01      	ldr	r3, [sp, #4]
  403dfe:	2b01      	cmp	r3, #1
  403e00:	d01d      	beq.n	403e3e <task_orientacao+0x66>
				pio_set(LED3_PIO,LED3_PIO_IDX_MASK);
				pio_set(LED4_PIO,LED4_PIO_IDX_MASK);

			}
			
			if(msg ==NADA){
  403e02:	9b01      	ldr	r3, [sp, #4]
  403e04:	2b03      	cmp	r3, #3
  403e06:	d02a      	beq.n	403e5e <task_orientacao+0x86>
		if (xQueueReceive(xQueueOrienta, &msg, (TickType_t) 0)) {
  403e08:	4c20      	ldr	r4, [pc, #128]	; (403e8c <task_orientacao+0xb4>)
  403e0a:	2300      	movs	r3, #0
  403e0c:	461a      	mov	r2, r3
  403e0e:	a901      	add	r1, sp, #4
  403e10:	6828      	ldr	r0, [r5, #0]
  403e12:	47a0      	blx	r4
  403e14:	2800      	cmp	r0, #0
  403e16:	d0f8      	beq.n	403e0a <task_orientacao+0x32>
			if (msg == DIREITA){
  403e18:	9b01      	ldr	r3, [sp, #4]
  403e1a:	2b02      	cmp	r3, #2
  403e1c:	d0e1      	beq.n	403de2 <task_orientacao+0xa>
			if(msg == ESQUERDA){
  403e1e:	9b01      	ldr	r3, [sp, #4]
  403e20:	2b00      	cmp	r3, #0
  403e22:	d1eb      	bne.n	403dfc <task_orientacao+0x24>
				pio_clear(LED4_PIO,LED4_PIO_IDX_MASK);
  403e24:	2101      	movs	r1, #1
  403e26:	4630      	mov	r0, r6
  403e28:	4b16      	ldr	r3, [pc, #88]	; (403e84 <task_orientacao+0xac>)
  403e2a:	4798      	blx	r3
				pio_set(LED3_PIO,LED3_PIO_IDX_MASK);
  403e2c:	2104      	movs	r1, #4
  403e2e:	4814      	ldr	r0, [pc, #80]	; (403e80 <task_orientacao+0xa8>)
  403e30:	4c15      	ldr	r4, [pc, #84]	; (403e88 <task_orientacao+0xb0>)
  403e32:	47a0      	blx	r4
				pio_set(LED2_PIO,LED2_PIO_IDX_MASK);
  403e34:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403e38:	4638      	mov	r0, r7
  403e3a:	47a0      	blx	r4
  403e3c:	e7de      	b.n	403dfc <task_orientacao+0x24>
				printf("frente");
  403e3e:	4814      	ldr	r0, [pc, #80]	; (403e90 <task_orientacao+0xb8>)
  403e40:	4b14      	ldr	r3, [pc, #80]	; (403e94 <task_orientacao+0xbc>)
  403e42:	4798      	blx	r3
				pio_clear(LED2_PIO,LED2_PIO_IDX_MASK);
  403e44:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403e48:	4638      	mov	r0, r7
  403e4a:	4b0e      	ldr	r3, [pc, #56]	; (403e84 <task_orientacao+0xac>)
  403e4c:	4798      	blx	r3
				pio_set(LED3_PIO,LED3_PIO_IDX_MASK);
  403e4e:	2104      	movs	r1, #4
  403e50:	480b      	ldr	r0, [pc, #44]	; (403e80 <task_orientacao+0xa8>)
  403e52:	4c0d      	ldr	r4, [pc, #52]	; (403e88 <task_orientacao+0xb0>)
  403e54:	47a0      	blx	r4
				pio_set(LED4_PIO,LED4_PIO_IDX_MASK);
  403e56:	2101      	movs	r1, #1
  403e58:	4630      	mov	r0, r6
  403e5a:	47a0      	blx	r4
  403e5c:	e7d1      	b.n	403e02 <task_orientacao+0x2a>
				pio_set(LED2_PIO,LED2_PIO_IDX_MASK);
  403e5e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403e62:	4638      	mov	r0, r7
  403e64:	4c08      	ldr	r4, [pc, #32]	; (403e88 <task_orientacao+0xb0>)
  403e66:	47a0      	blx	r4
				pio_set(LED3_PIO,LED3_PIO_IDX_MASK);
  403e68:	2104      	movs	r1, #4
  403e6a:	4805      	ldr	r0, [pc, #20]	; (403e80 <task_orientacao+0xa8>)
  403e6c:	47a0      	blx	r4
				pio_set(LED4_PIO,LED4_PIO_IDX_MASK);
  403e6e:	2101      	movs	r1, #1
  403e70:	4630      	mov	r0, r6
  403e72:	47a0      	blx	r4
		if (xQueueReceive(xQueueOrienta, &msg, (TickType_t) 0)) {
  403e74:	4d08      	ldr	r5, [pc, #32]	; (403e98 <task_orientacao+0xc0>)
  403e76:	e7c7      	b.n	403e08 <task_orientacao+0x30>
  403e78:	400e1200 	.word	0x400e1200
  403e7c:	400e0e00 	.word	0x400e0e00
  403e80:	400e1000 	.word	0x400e1000
  403e84:	00401937 	.word	0x00401937
  403e88:	00401933 	.word	0x00401933
  403e8c:	00402b49 	.word	0x00402b49
  403e90:	0040d888 	.word	0x0040d888
  403e94:	004077a5 	.word	0x004077a5
  403e98:	20400e38 	.word	0x20400e38

00403e9c <task_house_down>:
static void task_house_down (void *pvParameters) {
  403e9c:	b580      	push	{r7, lr}
		if (xSemaphoreTake(xSemaphoreDown,0)){
  403e9e:	4f0d      	ldr	r7, [pc, #52]	; (403ed4 <task_house_down+0x38>)
			pio_clear(LED1_PIO,LED1_PIO_IDX_MASK);
  403ea0:	4e0d      	ldr	r6, [pc, #52]	; (403ed8 <task_house_down+0x3c>)
			vTaskDelay(10);
  403ea2:	4d0e      	ldr	r5, [pc, #56]	; (403edc <task_house_down+0x40>)
  403ea4:	e006      	b.n	403eb4 <task_house_down+0x18>
		pio_set(LED1_PIO,LED1_PIO_IDX_MASK);
  403ea6:	f44f 7180 	mov.w	r1, #256	; 0x100
  403eaa:	4630      	mov	r0, r6
  403eac:	4b0c      	ldr	r3, [pc, #48]	; (403ee0 <task_house_down+0x44>)
  403eae:	4798      	blx	r3
		vTaskDelay(10);
  403eb0:	200a      	movs	r0, #10
  403eb2:	47a8      	blx	r5
		if (xSemaphoreTake(xSemaphoreDown,0)){
  403eb4:	2300      	movs	r3, #0
  403eb6:	461a      	mov	r2, r3
  403eb8:	4619      	mov	r1, r3
  403eba:	6838      	ldr	r0, [r7, #0]
  403ebc:	4c09      	ldr	r4, [pc, #36]	; (403ee4 <task_house_down+0x48>)
  403ebe:	47a0      	blx	r4
  403ec0:	2800      	cmp	r0, #0
  403ec2:	d0f0      	beq.n	403ea6 <task_house_down+0xa>
			pio_clear(LED1_PIO,LED1_PIO_IDX_MASK);
  403ec4:	f44f 7180 	mov.w	r1, #256	; 0x100
  403ec8:	4630      	mov	r0, r6
  403eca:	4b07      	ldr	r3, [pc, #28]	; (403ee8 <task_house_down+0x4c>)
  403ecc:	4798      	blx	r3
			vTaskDelay(10);
  403ece:	200a      	movs	r0, #10
  403ed0:	47a8      	blx	r5
  403ed2:	e7e8      	b.n	403ea6 <task_house_down+0xa>
  403ed4:	20400e34 	.word	0x20400e34
  403ed8:	400e1200 	.word	0x400e1200
  403edc:	00403375 	.word	0x00403375
  403ee0:	00401933 	.word	0x00401933
  403ee4:	00402b49 	.word	0x00402b49
  403ee8:	00401937 	.word	0x00401937

00403eec <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403eec:	b5f0      	push	{r4, r5, r6, r7, lr}
  403eee:	b083      	sub	sp, #12
  403ef0:	4605      	mov	r5, r0
  403ef2:	460c      	mov	r4, r1
	uint32_t val = 0;
  403ef4:	2300      	movs	r3, #0
  403ef6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403ef8:	4b2a      	ldr	r3, [pc, #168]	; (403fa4 <usart_serial_getchar+0xb8>)
  403efa:	4298      	cmp	r0, r3
  403efc:	d013      	beq.n	403f26 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403efe:	4b2a      	ldr	r3, [pc, #168]	; (403fa8 <usart_serial_getchar+0xbc>)
  403f00:	4298      	cmp	r0, r3
  403f02:	d018      	beq.n	403f36 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403f04:	4b29      	ldr	r3, [pc, #164]	; (403fac <usart_serial_getchar+0xc0>)
  403f06:	4298      	cmp	r0, r3
  403f08:	d01d      	beq.n	403f46 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403f0a:	4b29      	ldr	r3, [pc, #164]	; (403fb0 <usart_serial_getchar+0xc4>)
  403f0c:	429d      	cmp	r5, r3
  403f0e:	d022      	beq.n	403f56 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403f10:	4b28      	ldr	r3, [pc, #160]	; (403fb4 <usart_serial_getchar+0xc8>)
  403f12:	429d      	cmp	r5, r3
  403f14:	d027      	beq.n	403f66 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403f16:	4b28      	ldr	r3, [pc, #160]	; (403fb8 <usart_serial_getchar+0xcc>)
  403f18:	429d      	cmp	r5, r3
  403f1a:	d02e      	beq.n	403f7a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403f1c:	4b27      	ldr	r3, [pc, #156]	; (403fbc <usart_serial_getchar+0xd0>)
  403f1e:	429d      	cmp	r5, r3
  403f20:	d035      	beq.n	403f8e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403f22:	b003      	add	sp, #12
  403f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  403f26:	461f      	mov	r7, r3
  403f28:	4e25      	ldr	r6, [pc, #148]	; (403fc0 <usart_serial_getchar+0xd4>)
  403f2a:	4621      	mov	r1, r4
  403f2c:	4638      	mov	r0, r7
  403f2e:	47b0      	blx	r6
  403f30:	2800      	cmp	r0, #0
  403f32:	d1fa      	bne.n	403f2a <usart_serial_getchar+0x3e>
  403f34:	e7e9      	b.n	403f0a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403f36:	461f      	mov	r7, r3
  403f38:	4e21      	ldr	r6, [pc, #132]	; (403fc0 <usart_serial_getchar+0xd4>)
  403f3a:	4621      	mov	r1, r4
  403f3c:	4638      	mov	r0, r7
  403f3e:	47b0      	blx	r6
  403f40:	2800      	cmp	r0, #0
  403f42:	d1fa      	bne.n	403f3a <usart_serial_getchar+0x4e>
  403f44:	e7e4      	b.n	403f10 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  403f46:	461f      	mov	r7, r3
  403f48:	4e1d      	ldr	r6, [pc, #116]	; (403fc0 <usart_serial_getchar+0xd4>)
  403f4a:	4621      	mov	r1, r4
  403f4c:	4638      	mov	r0, r7
  403f4e:	47b0      	blx	r6
  403f50:	2800      	cmp	r0, #0
  403f52:	d1fa      	bne.n	403f4a <usart_serial_getchar+0x5e>
  403f54:	e7df      	b.n	403f16 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  403f56:	461f      	mov	r7, r3
  403f58:	4e19      	ldr	r6, [pc, #100]	; (403fc0 <usart_serial_getchar+0xd4>)
  403f5a:	4621      	mov	r1, r4
  403f5c:	4638      	mov	r0, r7
  403f5e:	47b0      	blx	r6
  403f60:	2800      	cmp	r0, #0
  403f62:	d1fa      	bne.n	403f5a <usart_serial_getchar+0x6e>
  403f64:	e7da      	b.n	403f1c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  403f66:	461e      	mov	r6, r3
  403f68:	4d16      	ldr	r5, [pc, #88]	; (403fc4 <usart_serial_getchar+0xd8>)
  403f6a:	a901      	add	r1, sp, #4
  403f6c:	4630      	mov	r0, r6
  403f6e:	47a8      	blx	r5
  403f70:	2800      	cmp	r0, #0
  403f72:	d1fa      	bne.n	403f6a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403f74:	9b01      	ldr	r3, [sp, #4]
  403f76:	7023      	strb	r3, [r4, #0]
  403f78:	e7d3      	b.n	403f22 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403f7a:	461e      	mov	r6, r3
  403f7c:	4d11      	ldr	r5, [pc, #68]	; (403fc4 <usart_serial_getchar+0xd8>)
  403f7e:	a901      	add	r1, sp, #4
  403f80:	4630      	mov	r0, r6
  403f82:	47a8      	blx	r5
  403f84:	2800      	cmp	r0, #0
  403f86:	d1fa      	bne.n	403f7e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403f88:	9b01      	ldr	r3, [sp, #4]
  403f8a:	7023      	strb	r3, [r4, #0]
  403f8c:	e7c9      	b.n	403f22 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403f8e:	461e      	mov	r6, r3
  403f90:	4d0c      	ldr	r5, [pc, #48]	; (403fc4 <usart_serial_getchar+0xd8>)
  403f92:	a901      	add	r1, sp, #4
  403f94:	4630      	mov	r0, r6
  403f96:	47a8      	blx	r5
  403f98:	2800      	cmp	r0, #0
  403f9a:	d1fa      	bne.n	403f92 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  403f9c:	9b01      	ldr	r3, [sp, #4]
  403f9e:	7023      	strb	r3, [r4, #0]
}
  403fa0:	e7bf      	b.n	403f22 <usart_serial_getchar+0x36>
  403fa2:	bf00      	nop
  403fa4:	400e0800 	.word	0x400e0800
  403fa8:	400e0a00 	.word	0x400e0a00
  403fac:	400e1a00 	.word	0x400e1a00
  403fb0:	400e1c00 	.word	0x400e1c00
  403fb4:	40024000 	.word	0x40024000
  403fb8:	40028000 	.word	0x40028000
  403fbc:	4002c000 	.word	0x4002c000
  403fc0:	00401da7 	.word	0x00401da7
  403fc4:	00401eb3 	.word	0x00401eb3

00403fc8 <usart_serial_putchar>:
{
  403fc8:	b570      	push	{r4, r5, r6, lr}
  403fca:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  403fcc:	4b2a      	ldr	r3, [pc, #168]	; (404078 <usart_serial_putchar+0xb0>)
  403fce:	4298      	cmp	r0, r3
  403fd0:	d013      	beq.n	403ffa <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  403fd2:	4b2a      	ldr	r3, [pc, #168]	; (40407c <usart_serial_putchar+0xb4>)
  403fd4:	4298      	cmp	r0, r3
  403fd6:	d019      	beq.n	40400c <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  403fd8:	4b29      	ldr	r3, [pc, #164]	; (404080 <usart_serial_putchar+0xb8>)
  403fda:	4298      	cmp	r0, r3
  403fdc:	d01f      	beq.n	40401e <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  403fde:	4b29      	ldr	r3, [pc, #164]	; (404084 <usart_serial_putchar+0xbc>)
  403fe0:	4298      	cmp	r0, r3
  403fe2:	d025      	beq.n	404030 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  403fe4:	4b28      	ldr	r3, [pc, #160]	; (404088 <usart_serial_putchar+0xc0>)
  403fe6:	4298      	cmp	r0, r3
  403fe8:	d02b      	beq.n	404042 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  403fea:	4b28      	ldr	r3, [pc, #160]	; (40408c <usart_serial_putchar+0xc4>)
  403fec:	4298      	cmp	r0, r3
  403fee:	d031      	beq.n	404054 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  403ff0:	4b27      	ldr	r3, [pc, #156]	; (404090 <usart_serial_putchar+0xc8>)
  403ff2:	4298      	cmp	r0, r3
  403ff4:	d037      	beq.n	404066 <usart_serial_putchar+0x9e>
	return 0;
  403ff6:	2000      	movs	r0, #0
}
  403ff8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403ffa:	461e      	mov	r6, r3
  403ffc:	4d25      	ldr	r5, [pc, #148]	; (404094 <usart_serial_putchar+0xcc>)
  403ffe:	4621      	mov	r1, r4
  404000:	4630      	mov	r0, r6
  404002:	47a8      	blx	r5
  404004:	2800      	cmp	r0, #0
  404006:	d1fa      	bne.n	403ffe <usart_serial_putchar+0x36>
		return 1;
  404008:	2001      	movs	r0, #1
  40400a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40400c:	461e      	mov	r6, r3
  40400e:	4d21      	ldr	r5, [pc, #132]	; (404094 <usart_serial_putchar+0xcc>)
  404010:	4621      	mov	r1, r4
  404012:	4630      	mov	r0, r6
  404014:	47a8      	blx	r5
  404016:	2800      	cmp	r0, #0
  404018:	d1fa      	bne.n	404010 <usart_serial_putchar+0x48>
		return 1;
  40401a:	2001      	movs	r0, #1
  40401c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40401e:	461e      	mov	r6, r3
  404020:	4d1c      	ldr	r5, [pc, #112]	; (404094 <usart_serial_putchar+0xcc>)
  404022:	4621      	mov	r1, r4
  404024:	4630      	mov	r0, r6
  404026:	47a8      	blx	r5
  404028:	2800      	cmp	r0, #0
  40402a:	d1fa      	bne.n	404022 <usart_serial_putchar+0x5a>
		return 1;
  40402c:	2001      	movs	r0, #1
  40402e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  404030:	461e      	mov	r6, r3
  404032:	4d18      	ldr	r5, [pc, #96]	; (404094 <usart_serial_putchar+0xcc>)
  404034:	4621      	mov	r1, r4
  404036:	4630      	mov	r0, r6
  404038:	47a8      	blx	r5
  40403a:	2800      	cmp	r0, #0
  40403c:	d1fa      	bne.n	404034 <usart_serial_putchar+0x6c>
		return 1;
  40403e:	2001      	movs	r0, #1
  404040:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  404042:	461e      	mov	r6, r3
  404044:	4d14      	ldr	r5, [pc, #80]	; (404098 <usart_serial_putchar+0xd0>)
  404046:	4621      	mov	r1, r4
  404048:	4630      	mov	r0, r6
  40404a:	47a8      	blx	r5
  40404c:	2800      	cmp	r0, #0
  40404e:	d1fa      	bne.n	404046 <usart_serial_putchar+0x7e>
		return 1;
  404050:	2001      	movs	r0, #1
  404052:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  404054:	461e      	mov	r6, r3
  404056:	4d10      	ldr	r5, [pc, #64]	; (404098 <usart_serial_putchar+0xd0>)
  404058:	4621      	mov	r1, r4
  40405a:	4630      	mov	r0, r6
  40405c:	47a8      	blx	r5
  40405e:	2800      	cmp	r0, #0
  404060:	d1fa      	bne.n	404058 <usart_serial_putchar+0x90>
		return 1;
  404062:	2001      	movs	r0, #1
  404064:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  404066:	461e      	mov	r6, r3
  404068:	4d0b      	ldr	r5, [pc, #44]	; (404098 <usart_serial_putchar+0xd0>)
  40406a:	4621      	mov	r1, r4
  40406c:	4630      	mov	r0, r6
  40406e:	47a8      	blx	r5
  404070:	2800      	cmp	r0, #0
  404072:	d1fa      	bne.n	40406a <usart_serial_putchar+0xa2>
		return 1;
  404074:	2001      	movs	r0, #1
  404076:	bd70      	pop	{r4, r5, r6, pc}
  404078:	400e0800 	.word	0x400e0800
  40407c:	400e0a00 	.word	0x400e0a00
  404080:	400e1a00 	.word	0x400e1a00
  404084:	400e1c00 	.word	0x400e1c00
  404088:	40024000 	.word	0x40024000
  40408c:	40028000 	.word	0x40028000
  404090:	4002c000 	.word	0x4002c000
  404094:	00401d95 	.word	0x00401d95
  404098:	00401e9d 	.word	0x00401e9d

0040409c <vApplicationStackOverflowHook>:
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed char *pcTaskName) {
  40409c:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  40409e:	460a      	mov	r2, r1
  4040a0:	4601      	mov	r1, r0
  4040a2:	4802      	ldr	r0, [pc, #8]	; (4040ac <vApplicationStackOverflowHook+0x10>)
  4040a4:	4b02      	ldr	r3, [pc, #8]	; (4040b0 <vApplicationStackOverflowHook+0x14>)
  4040a6:	4798      	blx	r3
  4040a8:	e7fe      	b.n	4040a8 <vApplicationStackOverflowHook+0xc>
  4040aa:	bf00      	nop
  4040ac:	0040d890 	.word	0x0040d890
  4040b0:	004077a5 	.word	0x004077a5

004040b4 <vApplicationTickHook>:
extern void vApplicationTickHook(void) { }
  4040b4:	4770      	bx	lr

004040b6 <vApplicationMallocFailedHook>:
  4040b6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4040ba:	b672      	cpsid	i
  4040bc:	f383 8811 	msr	BASEPRI, r3
  4040c0:	f3bf 8f6f 	isb	sy
  4040c4:	f3bf 8f4f 	dsb	sy
  4040c8:	b662      	cpsie	i
  4040ca:	e7fe      	b.n	4040ca <vApplicationMallocFailedHook+0x14>

004040cc <mcu6050_i2c_bus_write>:
{
  4040cc:	b500      	push	{lr}
  4040ce:	b087      	sub	sp, #28
	p_packet.chip         = dev_addr;
  4040d0:	f88d 0014 	strb.w	r0, [sp, #20]
	p_packet.addr[0]      = reg_addr;
  4040d4:	f88d 1004 	strb.w	r1, [sp, #4]
	p_packet.addr_length  = 1;
  4040d8:	2101      	movs	r1, #1
  4040da:	9102      	str	r1, [sp, #8]
	p_packet.buffer       = reg_data;
  4040dc:	9203      	str	r2, [sp, #12]
	p_packet.length       = cnt;
  4040de:	9304      	str	r3, [sp, #16]
	ierror = twihs_master_write(TWIHS2, &p_packet);
  4040e0:	a901      	add	r1, sp, #4
  4040e2:	4803      	ldr	r0, [pc, #12]	; (4040f0 <mcu6050_i2c_bus_write+0x24>)
  4040e4:	4b03      	ldr	r3, [pc, #12]	; (4040f4 <mcu6050_i2c_bus_write+0x28>)
  4040e6:	4798      	blx	r3
}
  4040e8:	b240      	sxtb	r0, r0
  4040ea:	b007      	add	sp, #28
  4040ec:	f85d fb04 	ldr.w	pc, [sp], #4
  4040f0:	40060000 	.word	0x40060000
  4040f4:	00400489 	.word	0x00400489

004040f8 <mcu6050_i2c_bus_read>:
{
  4040f8:	b500      	push	{lr}
  4040fa:	b087      	sub	sp, #28
	p_packet.chip         = dev_addr;
  4040fc:	f88d 0014 	strb.w	r0, [sp, #20]
	p_packet.addr[0]      = reg_addr;
  404100:	f88d 1004 	strb.w	r1, [sp, #4]
	p_packet.addr_length  = 1;
  404104:	2101      	movs	r1, #1
  404106:	9102      	str	r1, [sp, #8]
	p_packet.buffer       = reg_data;
  404108:	9203      	str	r2, [sp, #12]
	p_packet.length       = cnt;
  40410a:	9304      	str	r3, [sp, #16]
	ierror = twihs_master_read(TWIHS2, &p_packet);
  40410c:	a901      	add	r1, sp, #4
  40410e:	4803      	ldr	r0, [pc, #12]	; (40411c <mcu6050_i2c_bus_read+0x24>)
  404110:	4b03      	ldr	r3, [pc, #12]	; (404120 <mcu6050_i2c_bus_read+0x28>)
  404112:	4798      	blx	r3
}
  404114:	b240      	sxtb	r0, r0
  404116:	b007      	add	sp, #28
  404118:	f85d fb04 	ldr.w	pc, [sp], #4
  40411c:	40060000 	.word	0x40060000
  404120:	004003dd 	.word	0x004003dd

00404124 <mcu6050_i2c_bus_init>:
{
  404124:	b530      	push	{r4, r5, lr}
  404126:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_TWIHS2);
  404128:	2029      	movs	r0, #41	; 0x29
  40412a:	4c0e      	ldr	r4, [pc, #56]	; (404164 <mcu6050_i2c_bus_init+0x40>)
  40412c:	47a0      	blx	r4
	mcu6050_option.master_clk = sysclk_get_cpu_hz();
  40412e:	4b0e      	ldr	r3, [pc, #56]	; (404168 <mcu6050_i2c_bus_init+0x44>)
  404130:	9301      	str	r3, [sp, #4]
	mcu6050_option.speed      = 40000;
  404132:	f649 4340 	movw	r3, #40000	; 0x9c40
  404136:	9302      	str	r3, [sp, #8]
	twihs_master_init(TWIHS2, &mcu6050_option);
  404138:	a901      	add	r1, sp, #4
  40413a:	480c      	ldr	r0, [pc, #48]	; (40416c <mcu6050_i2c_bus_init+0x48>)
  40413c:	4b0c      	ldr	r3, [pc, #48]	; (404170 <mcu6050_i2c_bus_init+0x4c>)
  40413e:	4798      	blx	r3
	pmc_enable_periph_clk(ID_PIOD);
  404140:	2010      	movs	r0, #16
  404142:	47a0      	blx	r4
	pio_set_peripheral(PIOD, PIO_TYPE_PIO_PERIPH_C, 1 << 28);
  404144:	4d0b      	ldr	r5, [pc, #44]	; (404174 <mcu6050_i2c_bus_init+0x50>)
  404146:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40414a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40414e:	4628      	mov	r0, r5
  404150:	4c09      	ldr	r4, [pc, #36]	; (404178 <mcu6050_i2c_bus_init+0x54>)
  404152:	47a0      	blx	r4
	pio_set_peripheral(PIOD, PIO_TYPE_PIO_PERIPH_C, 1 << 27);
  404154:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  404158:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40415c:	4628      	mov	r0, r5
  40415e:	47a0      	blx	r4
}
  404160:	b005      	add	sp, #20
  404162:	bd30      	pop	{r4, r5, pc}
  404164:	00401d41 	.word	0x00401d41
  404168:	11e1a300 	.word	0x11e1a300
  40416c:	40060000 	.word	0x40060000
  404170:	004003a9 	.word	0x004003a9
  404174:	400e1400 	.word	0x400e1400
  404178:	0040193b 	.word	0x0040193b

0040417c <task_imu>:
static void task_imu(void *pvParameters) {
  40417c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404180:	ed2d 8b0a 	vpush	{d8-d12}
  404184:	b0b9      	sub	sp, #228	; 0xe4
	mcu6050_i2c_bus_init();
  404186:	4b40      	ldr	r3, [pc, #256]	; (404288 <task_imu+0x10c>)
  404188:	4798      	blx	r3
	gfx_mono_ssd1306_init();
  40418a:	4b40      	ldr	r3, [pc, #256]	; (40428c <task_imu+0x110>)
  40418c:	4798      	blx	r3
	FusionAhrsInitialise(&ahrs);
  40418e:	a811      	add	r0, sp, #68	; 0x44
  404190:	4b3f      	ldr	r3, [pc, #252]	; (404290 <task_imu+0x114>)
  404192:	4798      	blx	r3
	gfx_mono_draw_string("comeca", 0, 0, &sysfont);
  404194:	4b3f      	ldr	r3, [pc, #252]	; (404294 <task_imu+0x118>)
  404196:	2200      	movs	r2, #0
  404198:	4611      	mov	r1, r2
  40419a:	483f      	ldr	r0, [pc, #252]	; (404298 <task_imu+0x11c>)
  40419c:	4c3f      	ldr	r4, [pc, #252]	; (40429c <task_imu+0x120>)
  40419e:	47a0      	blx	r4
	 rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  4041a0:	2301      	movs	r3, #1
  4041a2:	aa2e      	add	r2, sp, #184	; 0xb8
  4041a4:	2175      	movs	r1, #117	; 0x75
  4041a6:	2068      	movs	r0, #104	; 0x68
  4041a8:	4c3d      	ldr	r4, [pc, #244]	; (4042a0 <task_imu+0x124>)
  4041aa:	47a0      	blx	r4
      if(rtn != TWIHS_SUCCESS){
  4041ac:	b358      	cbz	r0, 404206 <task_imu+0x8a>
		   gfx_mono_draw_string("[ERRO] 0", 0, 0, &sysfont);
  4041ae:	4b39      	ldr	r3, [pc, #228]	; (404294 <task_imu+0x118>)
  4041b0:	2200      	movs	r2, #0
  4041b2:	4611      	mov	r1, r2
  4041b4:	483b      	ldr	r0, [pc, #236]	; (4042a4 <task_imu+0x128>)
  4041b6:	4c39      	ldr	r4, [pc, #228]	; (40429c <task_imu+0x120>)
  4041b8:	47a0      	blx	r4
	  bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  4041ba:	2301      	movs	r3, #1
  4041bc:	aa38      	add	r2, sp, #224	; 0xe0
  4041be:	f802 3d34 	strb.w	r3, [r2, #-52]!
	  rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  4041c2:	216b      	movs	r1, #107	; 0x6b
  4041c4:	2068      	movs	r0, #104	; 0x68
  4041c6:	4c38      	ldr	r4, [pc, #224]	; (4042a8 <task_imu+0x12c>)
  4041c8:	47a0      	blx	r4
	  if(rtn != TWIHS_SUCCESS)
  4041ca:	bb50      	cbnz	r0, 404222 <task_imu+0xa6>
	  bufferTX[0] = MPU6050_ACCEL_FS_2 << MPU6050_ACONFIG_AFS_SEL_BIT;
  4041cc:	aa38      	add	r2, sp, #224	; 0xe0
  4041ce:	2300      	movs	r3, #0
  4041d0:	f802 3d34 	strb.w	r3, [r2, #-52]!
	  rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  4041d4:	2301      	movs	r3, #1
  4041d6:	211c      	movs	r1, #28
  4041d8:	2068      	movs	r0, #104	; 0x68
  4041da:	4c33      	ldr	r4, [pc, #204]	; (4042a8 <task_imu+0x12c>)
  4041dc:	47a0      	blx	r4
	  if(rtn != TWIHS_SUCCESS)
  4041de:	bb38      	cbnz	r0, 404230 <task_imu+0xb4>
	  bufferTX[0] = 0x00; // 250 /s
  4041e0:	aa38      	add	r2, sp, #224	; 0xe0
  4041e2:	2300      	movs	r3, #0
  4041e4:	f802 3d34 	strb.w	r3, [r2, #-52]!
	  rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, bufferTX, 1);
  4041e8:	2301      	movs	r3, #1
  4041ea:	211b      	movs	r1, #27
  4041ec:	2068      	movs	r0, #104	; 0x68
  4041ee:	4c2e      	ldr	r4, [pc, #184]	; (4042a8 <task_imu+0x12c>)
  4041f0:	47a0      	blx	r4
	  if(rtn != TWIHS_SUCCESS)
  4041f2:	bb20      	cbnz	r0, 40423e <task_imu+0xc2>
		      proc_acc_x = (float)raw_acc_x/16384;
  4041f4:	eddf 9a2d 	vldr	s19, [pc, #180]	; 4042ac <task_imu+0x130>
			  float modulo = sqrt(proc_acc_x*proc_acc_x + proc_acc_y*proc_acc_y + proc_acc_z * proc_acc_z);
  4041f8:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 4042dc <task_imu+0x160>
 */
static inline FusionEuler FusionQuaternionToEuler(const FusionQuaternion quaternion) {
#define Q quaternion.element
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
    const FusionEuler euler = {.angle = {
            .roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x)),
  4041fc:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 4042e0 <task_imu+0x164>
    return radians * (180.0f / (float) M_PI);
  404200:	ed9f 9a2b 	vldr	s18, [pc, #172]	; 4042b0 <task_imu+0x134>
  404204:	e083      	b.n	40430e <task_imu+0x192>
			sprintf(jorge, "LABORATORIO 6", MPU6050_RA_WHO_AM_I, bufferRX[0]);
  404206:	f89d 30b8 	ldrb.w	r3, [sp, #184]	; 0xb8
  40420a:	2275      	movs	r2, #117	; 0x75
  40420c:	4929      	ldr	r1, [pc, #164]	; (4042b4 <task_imu+0x138>)
  40420e:	a80c      	add	r0, sp, #48	; 0x30
  404210:	4c29      	ldr	r4, [pc, #164]	; (4042b8 <task_imu+0x13c>)
  404212:	47a0      	blx	r4
			gfx_mono_draw_string(jorge, 0, 0, &sysfont);
  404214:	4b1f      	ldr	r3, [pc, #124]	; (404294 <task_imu+0x118>)
  404216:	2200      	movs	r2, #0
  404218:	4611      	mov	r1, r2
  40421a:	a80c      	add	r0, sp, #48	; 0x30
  40421c:	4c1f      	ldr	r4, [pc, #124]	; (40429c <task_imu+0x120>)
  40421e:	47a0      	blx	r4
  404220:	e7cb      	b.n	4041ba <task_imu+0x3e>
	  gfx_mono_draw_string("[ERRO] 1", 0, 0, &sysfont);
  404222:	4b1c      	ldr	r3, [pc, #112]	; (404294 <task_imu+0x118>)
  404224:	2200      	movs	r2, #0
  404226:	4611      	mov	r1, r2
  404228:	4824      	ldr	r0, [pc, #144]	; (4042bc <task_imu+0x140>)
  40422a:	4c1c      	ldr	r4, [pc, #112]	; (40429c <task_imu+0x120>)
  40422c:	47a0      	blx	r4
  40422e:	e7cd      	b.n	4041cc <task_imu+0x50>
	  gfx_mono_draw_string("[ERRO] 2", 0, 0, &sysfont);
  404230:	4b18      	ldr	r3, [pc, #96]	; (404294 <task_imu+0x118>)
  404232:	2200      	movs	r2, #0
  404234:	4611      	mov	r1, r2
  404236:	4822      	ldr	r0, [pc, #136]	; (4042c0 <task_imu+0x144>)
  404238:	4c18      	ldr	r4, [pc, #96]	; (40429c <task_imu+0x120>)
  40423a:	47a0      	blx	r4
  40423c:	e7d0      	b.n	4041e0 <task_imu+0x64>
	  gfx_mono_draw_string("[ERRO] [write]", 0, 0, &sysfont);
  40423e:	4b15      	ldr	r3, [pc, #84]	; (404294 <task_imu+0x118>)
  404240:	2200      	movs	r2, #0
  404242:	4611      	mov	r1, r2
  404244:	481f      	ldr	r0, [pc, #124]	; (4042c4 <task_imu+0x148>)
  404246:	4c15      	ldr	r4, [pc, #84]	; (40429c <task_imu+0x120>)
  404248:	47a0      	blx	r4
  40424a:	e7d3      	b.n	4041f4 <task_imu+0x78>
				  xSemaphoreGive(xSemaphoreDown);
  40424c:	2300      	movs	r3, #0
  40424e:	461a      	mov	r2, r3
  404250:	4619      	mov	r1, r3
  404252:	481d      	ldr	r0, [pc, #116]	; (4042c8 <task_imu+0x14c>)
  404254:	6800      	ldr	r0, [r0, #0]
  404256:	4c1d      	ldr	r4, [pc, #116]	; (4042cc <task_imu+0x150>)
  404258:	47a0      	blx	r4
  40425a:	e11d      	b.n	404498 <task_imu+0x31c>
    return asinf(value);
  40425c:	ee17 0a90 	vmov	r0, s15
  404260:	4b1b      	ldr	r3, [pc, #108]	; (4042d0 <task_imu+0x154>)
  404262:	4798      	blx	r3
  404264:	ee0b 0a90 	vmov	s23, r0
  404268:	e161      	b.n	40452e <task_imu+0x3b2>
        return (float) M_PI / -2.0f;
  40426a:	eddf ba1a 	vldr	s23, [pc, #104]	; 4042d4 <task_imu+0x158>
  40426e:	e15e      	b.n	40452e <task_imu+0x3b2>
					  msg = DIREITA;
  404270:	a938      	add	r1, sp, #224	; 0xe0
  404272:	2302      	movs	r3, #2
  404274:	f841 3dcc 	str.w	r3, [r1, #-204]!
					  xQueueSend(xQueueOrienta, (void *)&msg, 10);
  404278:	2300      	movs	r3, #0
  40427a:	220a      	movs	r2, #10
  40427c:	4816      	ldr	r0, [pc, #88]	; (4042d8 <task_imu+0x15c>)
  40427e:	6800      	ldr	r0, [r0, #0]
  404280:	4c12      	ldr	r4, [pc, #72]	; (4042cc <task_imu+0x150>)
  404282:	47a0      	blx	r4
  404284:	e040      	b.n	404308 <task_imu+0x18c>
  404286:	bf00      	nop
  404288:	00404125 	.word	0x00404125
  40428c:	00401365 	.word	0x00401365
  404290:	00400635 	.word	0x00400635
  404294:	2040000c 	.word	0x2040000c
  404298:	0040d818 	.word	0x0040d818
  40429c:	004012cd 	.word	0x004012cd
  4042a0:	004040f9 	.word	0x004040f9
  4042a4:	0040d820 	.word	0x0040d820
  4042a8:	004040cd 	.word	0x004040cd
  4042ac:	38800000 	.word	0x38800000
  4042b0:	42652ee0 	.word	0x42652ee0
  4042b4:	0040d82c 	.word	0x0040d82c
  4042b8:	00407a3d 	.word	0x00407a3d
  4042bc:	0040d83c 	.word	0x0040d83c
  4042c0:	0040d848 	.word	0x0040d848
  4042c4:	0040d854 	.word	0x0040d854
  4042c8:	20400e34 	.word	0x20400e34
  4042cc:	00402865 	.word	0x00402865
  4042d0:	004049ed 	.word	0x004049ed
  4042d4:	bfc90fdb 	.word	0xbfc90fdb
  4042d8:	20400e38 	.word	0x20400e38
  4042dc:	00406319 	.word	0x00406319
  4042e0:	00404a8d 	.word	0x00404a8d
			  else if ( euler.angle.pitch > nivel){
  4042e4:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
  4042e8:	eef4 bae7 	vcmpe.f32	s23, s15
  4042ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				   msg = FRENTE;
  4042f0:	a938      	add	r1, sp, #224	; 0xe0
  4042f2:	bfcc      	ite	gt
  4042f4:	2301      	movgt	r3, #1
				  msg = NADA;
  4042f6:	2303      	movle	r3, #3
  4042f8:	f841 3dcc 	str.w	r3, [r1, #-204]!
				   xQueueSend(xQueueOrienta, (void *)&msg, 10);
  4042fc:	2300      	movs	r3, #0
  4042fe:	220a      	movs	r2, #10
  404300:	48b1      	ldr	r0, [pc, #708]	; (4045c8 <task_imu+0x44c>)
  404302:	6800      	ldr	r0, [r0, #0]
  404304:	4cb1      	ldr	r4, [pc, #708]	; (4045cc <task_imu+0x450>)
  404306:	47a0      	blx	r4
		      vTaskDelay(1);
  404308:	2001      	movs	r0, #1
  40430a:	4bb1      	ldr	r3, [pc, #708]	; (4045d0 <task_imu+0x454>)
  40430c:	4798      	blx	r3
		      mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &raw_acc_xHigh, 1);
  40430e:	2301      	movs	r3, #1
  404310:	f10d 02cf 	add.w	r2, sp, #207	; 0xcf
  404314:	213b      	movs	r1, #59	; 0x3b
  404316:	2068      	movs	r0, #104	; 0x68
  404318:	4cae      	ldr	r4, [pc, #696]	; (4045d4 <task_imu+0x458>)
  40431a:	47a0      	blx	r4
		      mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &raw_acc_xLow,  1);
  40431c:	2301      	movs	r3, #1
  40431e:	aa33      	add	r2, sp, #204	; 0xcc
  404320:	213c      	movs	r1, #60	; 0x3c
  404322:	2068      	movs	r0, #104	; 0x68
  404324:	47a0      	blx	r4
		      mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &raw_acc_yHigh, 1);
  404326:	2301      	movs	r3, #1
  404328:	f10d 02ce 	add.w	r2, sp, #206	; 0xce
  40432c:	213d      	movs	r1, #61	; 0x3d
  40432e:	2068      	movs	r0, #104	; 0x68
  404330:	47a0      	blx	r4
		      mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &raw_acc_yLow,  1);
  404332:	2301      	movs	r3, #1
  404334:	f10d 02cb 	add.w	r2, sp, #203	; 0xcb
  404338:	2140      	movs	r1, #64	; 0x40
  40433a:	2068      	movs	r0, #104	; 0x68
  40433c:	47a0      	blx	r4
		      mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &raw_acc_zHigh, 1);
  40433e:	2301      	movs	r3, #1
  404340:	f10d 02cd 	add.w	r2, sp, #205	; 0xcd
  404344:	213f      	movs	r1, #63	; 0x3f
  404346:	2068      	movs	r0, #104	; 0x68
  404348:	47a0      	blx	r4
		      mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &raw_acc_zLow,  1);
  40434a:	2301      	movs	r3, #1
  40434c:	f10d 02ca 	add.w	r2, sp, #202	; 0xca
  404350:	2140      	movs	r1, #64	; 0x40
  404352:	2068      	movs	r0, #104	; 0x68
  404354:	47a0      	blx	r4
		      raw_acc_x = (raw_acc_xHigh << 8) | (raw_acc_xLow << 0);
  404356:	f89d 20cf 	ldrb.w	r2, [sp, #207]	; 0xcf
  40435a:	f89d 30cc 	ldrb.w	r3, [sp, #204]	; 0xcc
  40435e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  404362:	b21b      	sxth	r3, r3
  404364:	ee0a 3a10 	vmov	s20, r3
		      raw_acc_y = (raw_acc_yHigh << 8) | (raw_acc_yLow << 0);
  404368:	f89d 20ce 	ldrb.w	r2, [sp, #206]	; 0xce
  40436c:	f89d 30cb 	ldrb.w	r3, [sp, #203]	; 0xcb
  404370:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  404374:	b21b      	sxth	r3, r3
  404376:	ee08 3a90 	vmov	s17, r3
		      raw_acc_z = (raw_acc_zHigh << 8) | (raw_acc_zLow << 0);
  40437a:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
  40437e:	f89d 30ca 	ldrb.w	r3, [sp, #202]	; 0xca
  404382:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  404386:	b21b      	sxth	r3, r3
  404388:	ee08 3a10 	vmov	s16, r3
		      mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_H, &raw_gyr_xHigh, 1);
  40438c:	2301      	movs	r3, #1
  40438e:	f10d 02c9 	add.w	r2, sp, #201	; 0xc9
  404392:	2143      	movs	r1, #67	; 0x43
  404394:	2068      	movs	r0, #104	; 0x68
  404396:	47a0      	blx	r4
		      mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_L, &raw_gyr_xLow,  1);
  404398:	2301      	movs	r3, #1
  40439a:	f10d 02c6 	add.w	r2, sp, #198	; 0xc6
  40439e:	2144      	movs	r1, #68	; 0x44
  4043a0:	2068      	movs	r0, #104	; 0x68
  4043a2:	47a0      	blx	r4
		      mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_YOUT_H, &raw_gyr_yHigh, 1);
  4043a4:	2301      	movs	r3, #1
  4043a6:	aa32      	add	r2, sp, #200	; 0xc8
  4043a8:	2145      	movs	r1, #69	; 0x45
  4043aa:	2068      	movs	r0, #104	; 0x68
  4043ac:	47a0      	blx	r4
		      mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &raw_gyr_yLow,  1);
  4043ae:	2301      	movs	r3, #1
  4043b0:	f10d 02c5 	add.w	r2, sp, #197	; 0xc5
  4043b4:	2148      	movs	r1, #72	; 0x48
  4043b6:	2068      	movs	r0, #104	; 0x68
  4043b8:	47a0      	blx	r4
		      mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_H, &raw_gyr_zHigh, 1);
  4043ba:	2301      	movs	r3, #1
  4043bc:	f10d 02c7 	add.w	r2, sp, #199	; 0xc7
  4043c0:	2147      	movs	r1, #71	; 0x47
  4043c2:	2068      	movs	r0, #104	; 0x68
  4043c4:	47a0      	blx	r4
		      mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &raw_gyr_zLow,  1);
  4043c6:	2301      	movs	r3, #1
  4043c8:	aa31      	add	r2, sp, #196	; 0xc4
  4043ca:	2148      	movs	r1, #72	; 0x48
  4043cc:	2068      	movs	r0, #104	; 0x68
  4043ce:	47a0      	blx	r4
		      raw_gyr_x = (raw_gyr_xHigh << 8) | (raw_gyr_xLow << 0);
  4043d0:	f89d 60c9 	ldrb.w	r6, [sp, #201]	; 0xc9
  4043d4:	fa5f f986 	uxtb.w	r9, r6
  4043d8:	f89d 60c6 	ldrb.w	r6, [sp, #198]	; 0xc6
  4043dc:	b2f6      	uxtb	r6, r6
		      raw_gyr_y = (raw_gyr_yHigh << 8) | (raw_gyr_yLow << 0);
  4043de:	f89d 50c8 	ldrb.w	r5, [sp, #200]	; 0xc8
  4043e2:	fa5f f885 	uxtb.w	r8, r5
  4043e6:	f89d 50c5 	ldrb.w	r5, [sp, #197]	; 0xc5
  4043ea:	b2ed      	uxtb	r5, r5
		      raw_gyr_z = (raw_gyr_zHigh << 8) | (raw_gyr_zLow << 0);
  4043ec:	f89d 40c7 	ldrb.w	r4, [sp, #199]	; 0xc7
  4043f0:	b2e7      	uxtb	r7, r4
  4043f2:	f89d 40c4 	ldrb.w	r4, [sp, #196]	; 0xc4
  4043f6:	b2e4      	uxtb	r4, r4
		      proc_acc_x = (float)raw_acc_x/16384;
  4043f8:	eeb8 aaca 	vcvt.f32.s32	s20, s20
  4043fc:	ee2a aa29 	vmul.f32	s20, s20, s19
		      proc_acc_y = (float)raw_acc_y/16384;
  404400:	eef8 8ae8 	vcvt.f32.s32	s17, s17
  404404:	ee68 8aa9 	vmul.f32	s17, s17, s19
		      proc_acc_z = (float)raw_acc_z/16384;
  404408:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
  40440c:	ee28 8a29 	vmul.f32	s16, s16, s19
			  float modulo = sqrt(proc_acc_x*proc_acc_x + proc_acc_y*proc_acc_y + proc_acc_z * proc_acc_z);
  404410:	ee2a 7a0a 	vmul.f32	s14, s20, s20
  404414:	ee68 7aa8 	vmul.f32	s15, s17, s17
  404418:	ee77 7a27 	vadd.f32	s15, s14, s15
  40441c:	ee28 7a08 	vmul.f32	s14, s16, s16
  404420:	ee77 7a87 	vadd.f32	s15, s15, s14
  404424:	ee17 0a90 	vmov	r0, s15
  404428:	47d0      	blx	sl
  40442a:	4b6b      	ldr	r3, [pc, #428]	; (4045d8 <task_imu+0x45c>)
  40442c:	4798      	blx	r3
		      raw_gyr_x = (raw_gyr_xHigh << 8) | (raw_gyr_xLow << 0);
  40442e:	ea46 2609 	orr.w	r6, r6, r9, lsl #8
		      proc_gyr_x = (float)raw_gyr_x/131;
  404432:	b236      	sxth	r6, r6
  404434:	ee07 6a90 	vmov	s15, r6
  404438:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40443c:	ed9f 7a67 	vldr	s14, [pc, #412]	; 4045dc <task_imu+0x460>
  404440:	eec7 6a87 	vdiv.f32	s13, s15, s14
			  const FusionVector gyroscope = {proc_gyr_x, proc_gyr_y, proc_gyr_z};
  404444:	edcd 6a06 	vstr	s13, [sp, #24]
		      raw_gyr_y = (raw_gyr_yHigh << 8) | (raw_gyr_yLow << 0);
  404448:	ea45 2508 	orr.w	r5, r5, r8, lsl #8
		      proc_gyr_y = (float)raw_gyr_y/131;
  40444c:	b22d      	sxth	r5, r5
  40444e:	ee07 5a90 	vmov	s15, r5
  404452:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  404456:	eec7 6a87 	vdiv.f32	s13, s15, s14
			  const FusionVector gyroscope = {proc_gyr_x, proc_gyr_y, proc_gyr_z};
  40445a:	edcd 6a07 	vstr	s13, [sp, #28]
		      raw_gyr_z = (raw_gyr_zHigh << 8) | (raw_gyr_zLow << 0);
  40445e:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
		      proc_gyr_z = (float)raw_gyr_z/131;
  404462:	b224      	sxth	r4, r4
  404464:	ee07 4a90 	vmov	s15, r4
  404468:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40446c:	eec7 6a87 	vdiv.f32	s13, s15, s14
			  const FusionVector gyroscope = {proc_gyr_x, proc_gyr_y, proc_gyr_z};
  404470:	edcd 6a08 	vstr	s13, [sp, #32]
			  const FusionVector accelerometer = {proc_acc_x, proc_acc_y, proc_acc_z};
  404474:	ed8d aa09 	vstr	s20, [sp, #36]	; 0x24
  404478:	edcd 8a0a 	vstr	s17, [sp, #40]	; 0x28
  40447c:	ed8d 8a0b 	vstr	s16, [sp, #44]	; 0x2c
			  float modulo = sqrt(proc_acc_x*proc_acc_x + proc_acc_y*proc_acc_y + proc_acc_z * proc_acc_z);
  404480:	4b57      	ldr	r3, [pc, #348]	; (4045e0 <task_imu+0x464>)
  404482:	4798      	blx	r3
			  if ( modulo < 0.5){
  404484:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  404488:	ee07 0a10 	vmov	s14, r0
  40448c:	eeb4 7ae7 	vcmpe.f32	s14, s15
  404490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  404494:	f53f aeda 	bmi.w	40424c <task_imu+0xd0>
			  FusionAhrsUpdateNoMagnetometer(&ahrs, gyroscope, accelerometer, dT);
  404498:	4b52      	ldr	r3, [pc, #328]	; (4045e4 <task_imu+0x468>)
  40449a:	9303      	str	r3, [sp, #12]
  40449c:	ab09      	add	r3, sp, #36	; 0x24
  40449e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  4044a2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  4044a6:	ab06      	add	r3, sp, #24
  4044a8:	cb0e      	ldmia	r3, {r1, r2, r3}
  4044aa:	a811      	add	r0, sp, #68	; 0x44
  4044ac:	4c4e      	ldr	r4, [pc, #312]	; (4045e8 <task_imu+0x46c>)
  4044ae:	47a0      	blx	r4
			  const FusionEuler euler = FusionQuaternionToEuler(FusionAhrsGetQuaternion(&ahrs));
  4044b0:	a911      	add	r1, sp, #68	; 0x44
  4044b2:	a834      	add	r0, sp, #208	; 0xd0
  4044b4:	4b4d      	ldr	r3, [pc, #308]	; (4045ec <task_imu+0x470>)
  4044b6:	4798      	blx	r3
  4044b8:	eddd aa34 	vldr	s21, [sp, #208]	; 0xd0
  4044bc:	ed9d 8a35 	vldr	s16, [sp, #212]	; 0xd4
  4044c0:	eddd 8a36 	vldr	s17, [sp, #216]	; 0xd8
  4044c4:	ed9d aa37 	vldr	s20, [sp, #220]	; 0xdc
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
  4044c8:	ee68 7aa8 	vmul.f32	s15, s17, s17
  4044cc:	eeb6 ba00 	vmov.f32	s22, #96	; 0x3f000000  0.5
  4044d0:	ee3b ba67 	vsub.f32	s22, s22, s15
            .roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x)),
  4044d4:	ee68 6a08 	vmul.f32	s13, s16, s16
  4044d8:	ee2a 7a88 	vmul.f32	s14, s21, s16
  4044dc:	ee68 7a8a 	vmul.f32	s15, s17, s20
  4044e0:	ee7b 6a66 	vsub.f32	s13, s22, s13
  4044e4:	ee16 1a90 	vmov	r1, s13
  4044e8:	ee77 7a27 	vadd.f32	s15, s14, s15
  4044ec:	ee17 0a90 	vmov	r0, s15
  4044f0:	47d8      	blx	fp
    return radians * (180.0f / (float) M_PI);
  4044f2:	ee07 0a90 	vmov	s15, r0
  4044f6:	ee27 ca89 	vmul.f32	s24, s15, s18
            .pitch = FusionRadiansToDegrees(FusionAsin(2.0f * (Q.w * Q.y - Q.z * Q.x))),
  4044fa:	ee28 7aaa 	vmul.f32	s14, s17, s21
  4044fe:	ee6a 7a08 	vmul.f32	s15, s20, s16
  404502:	ee77 7a67 	vsub.f32	s15, s14, s15
  404506:	ee77 7aa7 	vadd.f32	s15, s15, s15
    if (value <= -1.0f) {
  40450a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  40450e:	eef4 7ac7 	vcmpe.f32	s15, s14
  404512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  404516:	f67f aea8 	bls.w	40426a <task_imu+0xee>
    if (value >= 1.0f) {
  40451a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  40451e:	eef4 7ac7 	vcmpe.f32	s15, s14
  404522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  404526:	f6ff ae99 	blt.w	40425c <task_imu+0xe0>
        return (float) M_PI / 2.0f;
  40452a:	eddf ba31 	vldr	s23, [pc, #196]	; 4045f0 <task_imu+0x474>
    return radians * (180.0f / (float) M_PI);
  40452e:	ee6b ba89 	vmul.f32	s23, s23, s18
            .yaw = FusionRadiansToDegrees(atan2f(Q.w * Q.z + Q.x * Q.y, halfMinusQySquared - Q.z * Q.z)),
  404532:	ee2a 7a0a 	vmul.f32	s14, s20, s20
  404536:	ee6a 7a2a 	vmul.f32	s15, s20, s21
  40453a:	ee28 8a88 	vmul.f32	s16, s17, s16
  40453e:	ee3b 7a47 	vsub.f32	s14, s22, s14
  404542:	ee17 1a10 	vmov	r1, s14
  404546:	ee77 7a88 	vadd.f32	s15, s15, s16
  40454a:	ee17 0a90 	vmov	r0, s15
  40454e:	47d8      	blx	fp
  404550:	ee08 0a10 	vmov	s16, r0
			  printf("Roll %0.1f, Pitch %0.1f, Yaw %0.1f\n", euler.angle.roll, euler.angle.pitch, euler.angle.yaw);
  404554:	ee1c 0a10 	vmov	r0, s24
  404558:	47d0      	blx	sl
  40455a:	4604      	mov	r4, r0
  40455c:	460d      	mov	r5, r1
  40455e:	ee68 7a09 	vmul.f32	s15, s16, s18
  404562:	ee17 0a90 	vmov	r0, s15
  404566:	47d0      	blx	sl
  404568:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40456c:	ee1b 0a90 	vmov	r0, s23
  404570:	47d0      	blx	sl
  404572:	e9cd 0100 	strd	r0, r1, [sp]
  404576:	4622      	mov	r2, r4
  404578:	462b      	mov	r3, r5
  40457a:	481e      	ldr	r0, [pc, #120]	; (4045f4 <task_imu+0x478>)
  40457c:	491e      	ldr	r1, [pc, #120]	; (4045f8 <task_imu+0x47c>)
  40457e:	4788      	blx	r1
			  int modulo_roll = abs(euler.angle.roll);
  404580:	eefd 7acc 	vcvt.s32.f32	s15, s24
  404584:	ee17 3a90 	vmov	r3, s15
  404588:	2b00      	cmp	r3, #0
  40458a:	bfb8      	it	lt
  40458c:	425b      	neglt	r3, r3
			  if(modulo_roll > nivel){
  40458e:	2b1e      	cmp	r3, #30
  404590:	f77f aea8 	ble.w	4042e4 <task_imu+0x168>
				  if (euler.angle.roll > nivel){
  404594:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
  404598:	eeb4 cae7 	vcmpe.f32	s24, s15
  40459c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4045a0:	f73f ae66 	bgt.w	404270 <task_imu+0xf4>
				  else if (euler.angle.roll < nivel){
  4045a4:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
  4045a8:	eeb4 cae7 	vcmpe.f32	s24, s15
  4045ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4045b0:	f57f aeaa 	bpl.w	404308 <task_imu+0x18c>
					  msg = ESQUERDA;
  4045b4:	2300      	movs	r3, #0
  4045b6:	a938      	add	r1, sp, #224	; 0xe0
  4045b8:	f841 3dcc 	str.w	r3, [r1, #-204]!
					  xQueueSend(xQueueOrienta, (void *)&msg, 10);
  4045bc:	220a      	movs	r2, #10
  4045be:	4802      	ldr	r0, [pc, #8]	; (4045c8 <task_imu+0x44c>)
  4045c0:	6800      	ldr	r0, [r0, #0]
  4045c2:	4c02      	ldr	r4, [pc, #8]	; (4045cc <task_imu+0x450>)
  4045c4:	47a0      	blx	r4
  4045c6:	e69f      	b.n	404308 <task_imu+0x18c>
  4045c8:	20400e38 	.word	0x20400e38
  4045cc:	00402865 	.word	0x00402865
  4045d0:	00403375 	.word	0x00403375
  4045d4:	004040f9 	.word	0x004040f9
  4045d8:	00404931 	.word	0x00404931
  4045dc:	43030000 	.word	0x43030000
  4045e0:	00406921 	.word	0x00406921
  4045e4:	3dcccccd 	.word	0x3dcccccd
  4045e8:	00400d7d 	.word	0x00400d7d
  4045ec:	00400665 	.word	0x00400665
  4045f0:	3fc90fdb 	.word	0x3fc90fdb
  4045f4:	0040d864 	.word	0x0040d864
  4045f8:	004077a5 	.word	0x004077a5

004045fc <main>:
/************************************************************************/
/* main                                                                 */
/************************************************************************/


int main(void) {
  4045fc:	b580      	push	{r7, lr}
  4045fe:	b08a      	sub	sp, #40	; 0x28
	/* Initialize the SAM system */
	sysclk_init();
  404600:	4b65      	ldr	r3, [pc, #404]	; (404798 <main+0x19c>)
  404602:	4798      	blx	r3
	board_init();
  404604:	4b65      	ldr	r3, [pc, #404]	; (40479c <main+0x1a0>)
  404606:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;
  404608:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40460c:	4b64      	ldr	r3, [pc, #400]	; (4047a0 <main+0x1a4>)
  40460e:	605a      	str	r2, [r3, #4]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  404610:	4b64      	ldr	r3, [pc, #400]	; (4047a4 <main+0x1a8>)
  404612:	f44f 6280 	mov.w	r2, #1024	; 0x400
  404616:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  404618:	2280      	movs	r2, #128	; 0x80
  40461a:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	pmc_enable_periph_clk(LED1_PIO_ID);
  40461e:	200c      	movs	r0, #12
  404620:	4d61      	ldr	r5, [pc, #388]	; (4047a8 <main+0x1ac>)
  404622:	47a8      	blx	r5
	pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_PIO_IDX_MASK, PIO_DEFAULT);
  404624:	4f61      	ldr	r7, [pc, #388]	; (4047ac <main+0x1b0>)
  404626:	2300      	movs	r3, #0
  404628:	f44f 7280 	mov.w	r2, #256	; 0x100
  40462c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  404630:	4638      	mov	r0, r7
  404632:	4c5f      	ldr	r4, [pc, #380]	; (4047b0 <main+0x1b4>)
  404634:	47a0      	blx	r4
	pio_configure(BUT_PIO, PIO_INPUT, BUT_PIO_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  404636:	4e5f      	ldr	r6, [pc, #380]	; (4047b4 <main+0x1b8>)
  404638:	2309      	movs	r3, #9
  40463a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40463e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  404642:	4630      	mov	r0, r6
  404644:	47a0      	blx	r4
	pio_set_debounce_filter(BUT_PIO, BUT_PIO_PIN_MASK, 60);
  404646:	223c      	movs	r2, #60	; 0x3c
  404648:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40464c:	4630      	mov	r0, r6
  40464e:	4b5a      	ldr	r3, [pc, #360]	; (4047b8 <main+0x1bc>)
  404650:	4798      	blx	r3
	pio_enable_interrupt(BUT_PIO, BUT_PIO_PIN_MASK);
  404652:	f44f 6100 	mov.w	r1, #2048	; 0x800
  404656:	4630      	mov	r0, r6
  404658:	4b58      	ldr	r3, [pc, #352]	; (4047bc <main+0x1c0>)
  40465a:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIO_PIN_MASK, PIO_IT_FALL_EDGE , but_callback);
  40465c:	4b58      	ldr	r3, [pc, #352]	; (4047c0 <main+0x1c4>)
  40465e:	9300      	str	r3, [sp, #0]
  404660:	2350      	movs	r3, #80	; 0x50
  404662:	f44f 6200 	mov.w	r2, #2048	; 0x800
  404666:	210a      	movs	r1, #10
  404668:	4630      	mov	r0, r6
  40466a:	4c56      	ldr	r4, [pc, #344]	; (4047c4 <main+0x1c8>)
  40466c:	47a0      	blx	r4
	pmc_enable_periph_clk(LED4_PIO_ID);
  40466e:	200a      	movs	r0, #10
  404670:	47a8      	blx	r5
	pmc_enable_periph_clk(LED2_PIO_ID);
  404672:	200c      	movs	r0, #12
  404674:	47a8      	blx	r5
	pmc_enable_periph_clk(LED3_PIO_ID);
  404676:	200b      	movs	r0, #11
  404678:	47a8      	blx	r5
	pio_set_output(LED4_PIO, LED4_PIO_IDX_MASK,0,0,0);
  40467a:	2400      	movs	r4, #0
  40467c:	9400      	str	r4, [sp, #0]
  40467e:	4623      	mov	r3, r4
  404680:	4622      	mov	r2, r4
  404682:	2101      	movs	r1, #1
  404684:	4630      	mov	r0, r6
  404686:	4e50      	ldr	r6, [pc, #320]	; (4047c8 <main+0x1cc>)
  404688:	47b0      	blx	r6
	pio_set_output(LED2_PIO, LED2_PIO_IDX_MASK,0,0,0);
  40468a:	9400      	str	r4, [sp, #0]
  40468c:	4623      	mov	r3, r4
  40468e:	4622      	mov	r2, r4
  404690:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  404694:	4638      	mov	r0, r7
  404696:	47b0      	blx	r6
	pio_set_output(LED3_PIO, LED3_PIO_IDX_MASK,0,0,0);
  404698:	9400      	str	r4, [sp, #0]
  40469a:	4623      	mov	r3, r4
  40469c:	4622      	mov	r2, r4
  40469e:	2104      	movs	r1, #4
  4046a0:	484a      	ldr	r0, [pc, #296]	; (4047cc <main+0x1d0>)
  4046a2:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4046a4:	4e4a      	ldr	r6, [pc, #296]	; (4047d0 <main+0x1d4>)
  4046a6:	4b4b      	ldr	r3, [pc, #300]	; (4047d4 <main+0x1d8>)
  4046a8:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4046aa:	4a4b      	ldr	r2, [pc, #300]	; (4047d8 <main+0x1dc>)
  4046ac:	4b4b      	ldr	r3, [pc, #300]	; (4047dc <main+0x1e0>)
  4046ae:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4046b0:	4a4b      	ldr	r2, [pc, #300]	; (4047e0 <main+0x1e4>)
  4046b2:	4b4c      	ldr	r3, [pc, #304]	; (4047e4 <main+0x1e8>)
  4046b4:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4046b6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4046ba:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  4046bc:	23c0      	movs	r3, #192	; 0xc0
  4046be:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  4046c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4046c4:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  4046c6:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4046c8:	9408      	str	r4, [sp, #32]
  4046ca:	200e      	movs	r0, #14
  4046cc:	47a8      	blx	r5
		usart_init_rs232(p_usart, &usart_settings,
  4046ce:	4a46      	ldr	r2, [pc, #280]	; (4047e8 <main+0x1ec>)
  4046d0:	a904      	add	r1, sp, #16
  4046d2:	4630      	mov	r0, r6
  4046d4:	4b45      	ldr	r3, [pc, #276]	; (4047ec <main+0x1f0>)
  4046d6:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4046d8:	4630      	mov	r0, r6
  4046da:	4b45      	ldr	r3, [pc, #276]	; (4047f0 <main+0x1f4>)
  4046dc:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4046de:	4630      	mov	r0, r6
  4046e0:	4b44      	ldr	r3, [pc, #272]	; (4047f4 <main+0x1f8>)
  4046e2:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4046e4:	4e44      	ldr	r6, [pc, #272]	; (4047f8 <main+0x1fc>)
  4046e6:	6833      	ldr	r3, [r6, #0]
  4046e8:	4621      	mov	r1, r4
  4046ea:	6898      	ldr	r0, [r3, #8]
  4046ec:	4d43      	ldr	r5, [pc, #268]	; (4047fc <main+0x200>)
  4046ee:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4046f0:	6833      	ldr	r3, [r6, #0]
  4046f2:	4621      	mov	r1, r4
  4046f4:	6858      	ldr	r0, [r3, #4]
  4046f6:	47a8      	blx	r5
	setbuf(stdout, NULL);
  4046f8:	6833      	ldr	r3, [r6, #0]
  4046fa:	4621      	mov	r1, r4
  4046fc:	6898      	ldr	r0, [r3, #8]
  4046fe:	47a8      	blx	r5
	BUT_init();
	/* Initialize the console uart */
	configure_console();
	pio_set(LED1_PIO,LED1_PIO_IDX_MASK);
  404700:	f44f 7180 	mov.w	r1, #256	; 0x100
  404704:	4638      	mov	r0, r7
  404706:	4b3e      	ldr	r3, [pc, #248]	; (404800 <main+0x204>)
  404708:	4798      	blx	r3

	xSemaphoreDown = xSemaphoreCreateBinary();
  40470a:	2203      	movs	r2, #3
  40470c:	4621      	mov	r1, r4
  40470e:	2001      	movs	r0, #1
  404710:	4b3c      	ldr	r3, [pc, #240]	; (404804 <main+0x208>)
  404712:	4798      	blx	r3
  404714:	4b3c      	ldr	r3, [pc, #240]	; (404808 <main+0x20c>)
  404716:	6018      	str	r0, [r3, #0]
		if (xSemaphoreDown == NULL)
  404718:	2800      	cmp	r0, #0
  40471a:	d039      	beq.n	404790 <main+0x194>
		printf("falha em criar o semaforo \n");
	/* Create task to control oled */
	if (xTaskCreate(task_imu, "imu", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  40471c:	2300      	movs	r3, #0
  40471e:	9303      	str	r3, [sp, #12]
  404720:	9302      	str	r3, [sp, #8]
  404722:	9301      	str	r3, [sp, #4]
  404724:	9300      	str	r3, [sp, #0]
  404726:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  40472a:	4938      	ldr	r1, [pc, #224]	; (40480c <main+0x210>)
  40472c:	4838      	ldr	r0, [pc, #224]	; (404810 <main+0x214>)
  40472e:	4c39      	ldr	r4, [pc, #228]	; (404814 <main+0x218>)
  404730:	47a0      	blx	r4
  404732:	2801      	cmp	r0, #1
  404734:	d002      	beq.n	40473c <main+0x140>
	  printf("Failed to create oled task\r\n");
  404736:	4838      	ldr	r0, [pc, #224]	; (404818 <main+0x21c>)
  404738:	4b38      	ldr	r3, [pc, #224]	; (40481c <main+0x220>)
  40473a:	4798      	blx	r3
	}
if (xTaskCreate(task_house_down, "house", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  40473c:	2300      	movs	r3, #0
  40473e:	9303      	str	r3, [sp, #12]
  404740:	9302      	str	r3, [sp, #8]
  404742:	9301      	str	r3, [sp, #4]
  404744:	9300      	str	r3, [sp, #0]
  404746:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  40474a:	4935      	ldr	r1, [pc, #212]	; (404820 <main+0x224>)
  40474c:	4835      	ldr	r0, [pc, #212]	; (404824 <main+0x228>)
  40474e:	4c31      	ldr	r4, [pc, #196]	; (404814 <main+0x218>)
  404750:	47a0      	blx	r4
  404752:	2801      	cmp	r0, #1
  404754:	d002      	beq.n	40475c <main+0x160>
	printf("Failed to create oled task\r\n");
  404756:	4830      	ldr	r0, [pc, #192]	; (404818 <main+0x21c>)
  404758:	4b30      	ldr	r3, [pc, #192]	; (40481c <main+0x220>)
  40475a:	4798      	blx	r3
}
if (xTaskCreate(task_orientacao, "orienta", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  40475c:	2300      	movs	r3, #0
  40475e:	9303      	str	r3, [sp, #12]
  404760:	9302      	str	r3, [sp, #8]
  404762:	9301      	str	r3, [sp, #4]
  404764:	9300      	str	r3, [sp, #0]
  404766:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  40476a:	492f      	ldr	r1, [pc, #188]	; (404828 <main+0x22c>)
  40476c:	482f      	ldr	r0, [pc, #188]	; (40482c <main+0x230>)
  40476e:	4c29      	ldr	r4, [pc, #164]	; (404814 <main+0x218>)
  404770:	47a0      	blx	r4
  404772:	2801      	cmp	r0, #1
  404774:	d002      	beq.n	40477c <main+0x180>
	printf("Failed to create oled task\r\n");
  404776:	4828      	ldr	r0, [pc, #160]	; (404818 <main+0x21c>)
  404778:	4b28      	ldr	r3, [pc, #160]	; (40481c <main+0x220>)
  40477a:	4798      	blx	r3
}
	xQueueOrienta = xQueueCreate(32, sizeof(uint32_t));
  40477c:	2200      	movs	r2, #0
  40477e:	2104      	movs	r1, #4
  404780:	2020      	movs	r0, #32
  404782:	4b20      	ldr	r3, [pc, #128]	; (404804 <main+0x208>)
  404784:	4798      	blx	r3
  404786:	4b2a      	ldr	r3, [pc, #168]	; (404830 <main+0x234>)
  404788:	6018      	str	r0, [r3, #0]

	/* Start the scheduler. */
	vTaskStartScheduler();
  40478a:	4b2a      	ldr	r3, [pc, #168]	; (404834 <main+0x238>)
  40478c:	4798      	blx	r3
  40478e:	e7fe      	b.n	40478e <main+0x192>
		printf("falha em criar o semaforo \n");
  404790:	4829      	ldr	r0, [pc, #164]	; (404838 <main+0x23c>)
  404792:	4b22      	ldr	r3, [pc, #136]	; (40481c <main+0x220>)
  404794:	4798      	blx	r3
  404796:	e7c1      	b.n	40471c <main+0x120>
  404798:	00401685 	.word	0x00401685
  40479c:	00401781 	.word	0x00401781
  4047a0:	400e1850 	.word	0x400e1850
  4047a4:	e000e100 	.word	0xe000e100
  4047a8:	00401d41 	.word	0x00401d41
  4047ac:	400e1200 	.word	0x400e1200
  4047b0:	00401a2d 	.word	0x00401a2d
  4047b4:	400e0e00 	.word	0x400e0e00
  4047b8:	00401919 	.word	0x00401919
  4047bc:	00401aef 	.word	0x00401aef
  4047c0:	00403dd5 	.word	0x00403dd5
  4047c4:	00401b4d 	.word	0x00401b4d
  4047c8:	00401a03 	.word	0x00401a03
  4047cc:	400e1000 	.word	0x400e1000
  4047d0:	40028000 	.word	0x40028000
  4047d4:	20400df0 	.word	0x20400df0
  4047d8:	00403fc9 	.word	0x00403fc9
  4047dc:	20400dec 	.word	0x20400dec
  4047e0:	00403eed 	.word	0x00403eed
  4047e4:	20400de8 	.word	0x20400de8
  4047e8:	08f0d180 	.word	0x08f0d180
  4047ec:	00401e3d 	.word	0x00401e3d
  4047f0:	00401e91 	.word	0x00401e91
  4047f4:	00401e97 	.word	0x00401e97
  4047f8:	20400028 	.word	0x20400028
  4047fc:	0040789d 	.word	0x0040789d
  404800:	00401933 	.word	0x00401933
  404804:	004027e9 	.word	0x004027e9
  404808:	20400e34 	.word	0x20400e34
  40480c:	0040d7e8 	.word	0x0040d7e8
  404810:	0040417d 	.word	0x0040417d
  404814:	00402e29 	.word	0x00402e29
  404818:	0040d7ec 	.word	0x0040d7ec
  40481c:	00407869 	.word	0x00407869
  404820:	0040d808 	.word	0x0040d808
  404824:	00403e9d 	.word	0x00403e9d
  404828:	0040d810 	.word	0x0040d810
  40482c:	00403dd9 	.word	0x00403dd9
  404830:	20400e38 	.word	0x20400e38
  404834:	0040305d 	.word	0x0040305d
  404838:	0040d7cc 	.word	0x0040d7cc

0040483c <cosf>:
  40483c:	b500      	push	{lr}
  40483e:	4a1c      	ldr	r2, [pc, #112]	; (4048b0 <cosf+0x74>)
  404840:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  404844:	4293      	cmp	r3, r2
  404846:	b083      	sub	sp, #12
  404848:	dd18      	ble.n	40487c <cosf+0x40>
  40484a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  40484e:	db05      	blt.n	40485c <cosf+0x20>
  404850:	4601      	mov	r1, r0
  404852:	f002 f8b9 	bl	4069c8 <__aeabi_fsub>
  404856:	b003      	add	sp, #12
  404858:	f85d fb04 	ldr.w	pc, [sp], #4
  40485c:	4669      	mov	r1, sp
  40485e:	f000 fbaf 	bl	404fc0 <__ieee754_rem_pio2f>
  404862:	f000 0203 	and.w	r2, r0, #3
  404866:	2a01      	cmp	r2, #1
  404868:	d015      	beq.n	404896 <cosf+0x5a>
  40486a:	2a02      	cmp	r2, #2
  40486c:	d00c      	beq.n	404888 <cosf+0x4c>
  40486e:	b1ca      	cbz	r2, 4048a4 <cosf+0x68>
  404870:	2201      	movs	r2, #1
  404872:	9901      	ldr	r1, [sp, #4]
  404874:	9800      	ldr	r0, [sp, #0]
  404876:	f001 f9af 	bl	405bd8 <__kernel_sinf>
  40487a:	e7ec      	b.n	404856 <cosf+0x1a>
  40487c:	2100      	movs	r1, #0
  40487e:	f000 fd61 	bl	405344 <__kernel_cosf>
  404882:	b003      	add	sp, #12
  404884:	f85d fb04 	ldr.w	pc, [sp], #4
  404888:	9901      	ldr	r1, [sp, #4]
  40488a:	9800      	ldr	r0, [sp, #0]
  40488c:	f000 fd5a 	bl	405344 <__kernel_cosf>
  404890:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404894:	e7df      	b.n	404856 <cosf+0x1a>
  404896:	9901      	ldr	r1, [sp, #4]
  404898:	9800      	ldr	r0, [sp, #0]
  40489a:	f001 f99d 	bl	405bd8 <__kernel_sinf>
  40489e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4048a2:	e7d8      	b.n	404856 <cosf+0x1a>
  4048a4:	9901      	ldr	r1, [sp, #4]
  4048a6:	9800      	ldr	r0, [sp, #0]
  4048a8:	f000 fd4c 	bl	405344 <__kernel_cosf>
  4048ac:	e7d3      	b.n	404856 <cosf+0x1a>
  4048ae:	bf00      	nop
  4048b0:	3f490fd8 	.word	0x3f490fd8

004048b4 <sinf>:
  4048b4:	b500      	push	{lr}
  4048b6:	4a1d      	ldr	r2, [pc, #116]	; (40492c <sinf+0x78>)
  4048b8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  4048bc:	4293      	cmp	r3, r2
  4048be:	b083      	sub	sp, #12
  4048c0:	dd19      	ble.n	4048f6 <sinf+0x42>
  4048c2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  4048c6:	db05      	blt.n	4048d4 <sinf+0x20>
  4048c8:	4601      	mov	r1, r0
  4048ca:	f002 f87d 	bl	4069c8 <__aeabi_fsub>
  4048ce:	b003      	add	sp, #12
  4048d0:	f85d fb04 	ldr.w	pc, [sp], #4
  4048d4:	4669      	mov	r1, sp
  4048d6:	f000 fb73 	bl	404fc0 <__ieee754_rem_pio2f>
  4048da:	f000 0003 	and.w	r0, r0, #3
  4048de:	2801      	cmp	r0, #1
  4048e0:	d018      	beq.n	404914 <sinf+0x60>
  4048e2:	2802      	cmp	r0, #2
  4048e4:	d00e      	beq.n	404904 <sinf+0x50>
  4048e6:	b1d0      	cbz	r0, 40491e <sinf+0x6a>
  4048e8:	9901      	ldr	r1, [sp, #4]
  4048ea:	9800      	ldr	r0, [sp, #0]
  4048ec:	f000 fd2a 	bl	405344 <__kernel_cosf>
  4048f0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4048f4:	e7eb      	b.n	4048ce <sinf+0x1a>
  4048f6:	2200      	movs	r2, #0
  4048f8:	2100      	movs	r1, #0
  4048fa:	f001 f96d 	bl	405bd8 <__kernel_sinf>
  4048fe:	b003      	add	sp, #12
  404900:	f85d fb04 	ldr.w	pc, [sp], #4
  404904:	2201      	movs	r2, #1
  404906:	9901      	ldr	r1, [sp, #4]
  404908:	9800      	ldr	r0, [sp, #0]
  40490a:	f001 f965 	bl	405bd8 <__kernel_sinf>
  40490e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404912:	e7dc      	b.n	4048ce <sinf+0x1a>
  404914:	9901      	ldr	r1, [sp, #4]
  404916:	9800      	ldr	r0, [sp, #0]
  404918:	f000 fd14 	bl	405344 <__kernel_cosf>
  40491c:	e7d7      	b.n	4048ce <sinf+0x1a>
  40491e:	2201      	movs	r2, #1
  404920:	9901      	ldr	r1, [sp, #4]
  404922:	9800      	ldr	r0, [sp, #0]
  404924:	f001 f958 	bl	405bd8 <__kernel_sinf>
  404928:	e7d1      	b.n	4048ce <sinf+0x1a>
  40492a:	bf00      	nop
  40492c:	3f490fd8 	.word	0x3f490fd8

00404930 <sqrt>:
  404930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404934:	b08b      	sub	sp, #44	; 0x2c
  404936:	4604      	mov	r4, r0
  404938:	460d      	mov	r5, r1
  40493a:	f000 f8a9 	bl	404a90 <__ieee754_sqrt>
  40493e:	4b29      	ldr	r3, [pc, #164]	; (4049e4 <sqrt+0xb4>)
  404940:	f993 a000 	ldrsb.w	sl, [r3]
  404944:	f1ba 3fff 	cmp.w	sl, #4294967295
  404948:	4606      	mov	r6, r0
  40494a:	460f      	mov	r7, r1
  40494c:	d012      	beq.n	404974 <sqrt+0x44>
  40494e:	4622      	mov	r2, r4
  404950:	462b      	mov	r3, r5
  404952:	4620      	mov	r0, r4
  404954:	4629      	mov	r1, r5
  404956:	f001 ffcd 	bl	4068f4 <__aeabi_dcmpun>
  40495a:	4683      	mov	fp, r0
  40495c:	b950      	cbnz	r0, 404974 <sqrt+0x44>
  40495e:	f04f 0800 	mov.w	r8, #0
  404962:	f04f 0900 	mov.w	r9, #0
  404966:	4642      	mov	r2, r8
  404968:	464b      	mov	r3, r9
  40496a:	4620      	mov	r0, r4
  40496c:	4629      	mov	r1, r5
  40496e:	f001 ff99 	bl	4068a4 <__aeabi_dcmplt>
  404972:	b920      	cbnz	r0, 40497e <sqrt+0x4e>
  404974:	4630      	mov	r0, r6
  404976:	4639      	mov	r1, r7
  404978:	b00b      	add	sp, #44	; 0x2c
  40497a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40497e:	4b1a      	ldr	r3, [pc, #104]	; (4049e8 <sqrt+0xb8>)
  404980:	f8cd b020 	str.w	fp, [sp, #32]
  404984:	2201      	movs	r2, #1
  404986:	e9cd 4504 	strd	r4, r5, [sp, #16]
  40498a:	e9cd 4502 	strd	r4, r5, [sp, #8]
  40498e:	e88d 000c 	stmia.w	sp, {r2, r3}
  404992:	f1ba 0f00 	cmp.w	sl, #0
  404996:	d017      	beq.n	4049c8 <sqrt+0x98>
  404998:	4642      	mov	r2, r8
  40499a:	464b      	mov	r3, r9
  40499c:	4640      	mov	r0, r8
  40499e:	4649      	mov	r1, r9
  4049a0:	f001 fe38 	bl	406614 <__aeabi_ddiv>
  4049a4:	f1ba 0f02 	cmp.w	sl, #2
  4049a8:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4049ac:	d10e      	bne.n	4049cc <sqrt+0x9c>
  4049ae:	f002 fb17 	bl	406fe0 <__errno>
  4049b2:	2321      	movs	r3, #33	; 0x21
  4049b4:	6003      	str	r3, [r0, #0]
  4049b6:	9b08      	ldr	r3, [sp, #32]
  4049b8:	b973      	cbnz	r3, 4049d8 <sqrt+0xa8>
  4049ba:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
  4049be:	4630      	mov	r0, r6
  4049c0:	4639      	mov	r1, r7
  4049c2:	b00b      	add	sp, #44	; 0x2c
  4049c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049c8:	e9cd 8906 	strd	r8, r9, [sp, #24]
  4049cc:	4668      	mov	r0, sp
  4049ce:	f001 f979 	bl	405cc4 <matherr>
  4049d2:	2800      	cmp	r0, #0
  4049d4:	d1ef      	bne.n	4049b6 <sqrt+0x86>
  4049d6:	e7ea      	b.n	4049ae <sqrt+0x7e>
  4049d8:	f002 fb02 	bl	406fe0 <__errno>
  4049dc:	9b08      	ldr	r3, [sp, #32]
  4049de:	6003      	str	r3, [r0, #0]
  4049e0:	e7eb      	b.n	4049ba <sqrt+0x8a>
  4049e2:	bf00      	nop
  4049e4:	20400024 	.word	0x20400024
  4049e8:	0040d8a8 	.word	0x0040d8a8

004049ec <asinf>:
  4049ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4049ee:	4e24      	ldr	r6, [pc, #144]	; (404a80 <asinf+0x94>)
  4049f0:	b08b      	sub	sp, #44	; 0x2c
  4049f2:	4604      	mov	r4, r0
  4049f4:	f000 f908 	bl	404c08 <__ieee754_asinf>
  4049f8:	f996 3000 	ldrsb.w	r3, [r6]
  4049fc:	3301      	adds	r3, #1
  4049fe:	4605      	mov	r5, r0
  404a00:	d02f      	beq.n	404a62 <asinf+0x76>
  404a02:	4621      	mov	r1, r4
  404a04:	4620      	mov	r0, r4
  404a06:	f002 faaf 	bl	406f68 <__aeabi_fcmpun>
  404a0a:	4607      	mov	r7, r0
  404a0c:	bb48      	cbnz	r0, 404a62 <asinf+0x76>
  404a0e:	4620      	mov	r0, r4
  404a10:	f001 fa76 	bl	405f00 <fabsf>
  404a14:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404a18:	f002 fa9c 	bl	406f54 <__aeabi_fcmpgt>
  404a1c:	b308      	cbz	r0, 404a62 <asinf+0x76>
  404a1e:	4b19      	ldr	r3, [pc, #100]	; (404a84 <asinf+0x98>)
  404a20:	9708      	str	r7, [sp, #32]
  404a22:	2201      	movs	r2, #1
  404a24:	4620      	mov	r0, r4
  404a26:	e88d 000c 	stmia.w	sp, {r2, r3}
  404a2a:	f001 fc75 	bl	406318 <__aeabi_f2d>
  404a2e:	4602      	mov	r2, r0
  404a30:	460b      	mov	r3, r1
  404a32:	4815      	ldr	r0, [pc, #84]	; (404a88 <asinf+0x9c>)
  404a34:	e9cd 2304 	strd	r2, r3, [sp, #16]
  404a38:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404a3c:	f001 f944 	bl	405cc8 <nan>
  404a40:	f996 3000 	ldrsb.w	r3, [r6]
  404a44:	2b02      	cmp	r3, #2
  404a46:	e9cd 0106 	strd	r0, r1, [sp, #24]
  404a4a:	d00d      	beq.n	404a68 <asinf+0x7c>
  404a4c:	4668      	mov	r0, sp
  404a4e:	f001 f939 	bl	405cc4 <matherr>
  404a52:	b148      	cbz	r0, 404a68 <asinf+0x7c>
  404a54:	9b08      	ldr	r3, [sp, #32]
  404a56:	b973      	cbnz	r3, 404a76 <asinf+0x8a>
  404a58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  404a5c:	f001 ff60 	bl	406920 <__aeabi_d2f>
  404a60:	4605      	mov	r5, r0
  404a62:	4628      	mov	r0, r5
  404a64:	b00b      	add	sp, #44	; 0x2c
  404a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404a68:	f002 faba 	bl	406fe0 <__errno>
  404a6c:	2321      	movs	r3, #33	; 0x21
  404a6e:	6003      	str	r3, [r0, #0]
  404a70:	9b08      	ldr	r3, [sp, #32]
  404a72:	2b00      	cmp	r3, #0
  404a74:	d0f0      	beq.n	404a58 <asinf+0x6c>
  404a76:	f002 fab3 	bl	406fe0 <__errno>
  404a7a:	9b08      	ldr	r3, [sp, #32]
  404a7c:	6003      	str	r3, [r0, #0]
  404a7e:	e7eb      	b.n	404a58 <asinf+0x6c>
  404a80:	20400024 	.word	0x20400024
  404a84:	0040d8b0 	.word	0x0040d8b0
  404a88:	0040d828 	.word	0x0040d828

00404a8c <atan2f>:
  404a8c:	f000 ba06 	b.w	404e9c <__ieee754_atan2f>

00404a90 <__ieee754_sqrt>:
  404a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404a94:	4f5b      	ldr	r7, [pc, #364]	; (404c04 <__ieee754_sqrt+0x174>)
  404a96:	438f      	bics	r7, r1
  404a98:	4605      	mov	r5, r0
  404a9a:	460c      	mov	r4, r1
  404a9c:	f000 8092 	beq.w	404bc4 <__ieee754_sqrt+0x134>
  404aa0:	2900      	cmp	r1, #0
  404aa2:	460b      	mov	r3, r1
  404aa4:	4602      	mov	r2, r0
  404aa6:	dd6f      	ble.n	404b88 <__ieee754_sqrt+0xf8>
  404aa8:	150f      	asrs	r7, r1, #20
  404aaa:	d07b      	beq.n	404ba4 <__ieee754_sqrt+0x114>
  404aac:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  404ab0:	f3c3 0313 	ubfx	r3, r3, #0, #20
  404ab4:	07f8      	lsls	r0, r7, #31
  404ab6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404aba:	d45c      	bmi.n	404b76 <__ieee754_sqrt+0xe6>
  404abc:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  404ac0:	2600      	movs	r6, #0
  404ac2:	440b      	add	r3, r1
  404ac4:	107f      	asrs	r7, r7, #1
  404ac6:	0052      	lsls	r2, r2, #1
  404ac8:	46b6      	mov	lr, r6
  404aca:	2016      	movs	r0, #22
  404acc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  404ad0:	eb0e 0401 	add.w	r4, lr, r1
  404ad4:	429c      	cmp	r4, r3
  404ad6:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  404ada:	ea4f 0242 	mov.w	r2, r2, lsl #1
  404ade:	dc03      	bgt.n	404ae8 <__ieee754_sqrt+0x58>
  404ae0:	1b1b      	subs	r3, r3, r4
  404ae2:	eb04 0e01 	add.w	lr, r4, r1
  404ae6:	440e      	add	r6, r1
  404ae8:	3801      	subs	r0, #1
  404aea:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  404aee:	ea4f 0151 	mov.w	r1, r1, lsr #1
  404af2:	d1ed      	bne.n	404ad0 <__ieee754_sqrt+0x40>
  404af4:	4684      	mov	ip, r0
  404af6:	2420      	movs	r4, #32
  404af8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  404afc:	e009      	b.n	404b12 <__ieee754_sqrt+0x82>
  404afe:	d020      	beq.n	404b42 <__ieee754_sqrt+0xb2>
  404b00:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  404b04:	3c01      	subs	r4, #1
  404b06:	ea4f 0151 	mov.w	r1, r1, lsr #1
  404b0a:	442b      	add	r3, r5
  404b0c:	ea4f 0242 	mov.w	r2, r2, lsl #1
  404b10:	d020      	beq.n	404b54 <__ieee754_sqrt+0xc4>
  404b12:	4573      	cmp	r3, lr
  404b14:	eb01 050c 	add.w	r5, r1, ip
  404b18:	ddf1      	ble.n	404afe <__ieee754_sqrt+0x6e>
  404b1a:	2d00      	cmp	r5, #0
  404b1c:	eb05 0c01 	add.w	ip, r5, r1
  404b20:	db09      	blt.n	404b36 <__ieee754_sqrt+0xa6>
  404b22:	46f0      	mov	r8, lr
  404b24:	4295      	cmp	r5, r2
  404b26:	eba3 030e 	sub.w	r3, r3, lr
  404b2a:	d900      	bls.n	404b2e <__ieee754_sqrt+0x9e>
  404b2c:	3b01      	subs	r3, #1
  404b2e:	1b52      	subs	r2, r2, r5
  404b30:	4408      	add	r0, r1
  404b32:	46c6      	mov	lr, r8
  404b34:	e7e4      	b.n	404b00 <__ieee754_sqrt+0x70>
  404b36:	f1bc 0f00 	cmp.w	ip, #0
  404b3a:	dbf2      	blt.n	404b22 <__ieee754_sqrt+0x92>
  404b3c:	f10e 0801 	add.w	r8, lr, #1
  404b40:	e7f0      	b.n	404b24 <__ieee754_sqrt+0x94>
  404b42:	4295      	cmp	r5, r2
  404b44:	d8dc      	bhi.n	404b00 <__ieee754_sqrt+0x70>
  404b46:	2d00      	cmp	r5, #0
  404b48:	eb05 0c01 	add.w	ip, r5, r1
  404b4c:	db44      	blt.n	404bd8 <__ieee754_sqrt+0x148>
  404b4e:	4698      	mov	r8, r3
  404b50:	2300      	movs	r3, #0
  404b52:	e7ec      	b.n	404b2e <__ieee754_sqrt+0x9e>
  404b54:	4313      	orrs	r3, r2
  404b56:	d113      	bne.n	404b80 <__ieee754_sqrt+0xf0>
  404b58:	0840      	lsrs	r0, r0, #1
  404b5a:	1073      	asrs	r3, r6, #1
  404b5c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  404b60:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  404b64:	07f2      	lsls	r2, r6, #31
  404b66:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  404b6a:	bf48      	it	mi
  404b6c:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  404b70:	4649      	mov	r1, r9
  404b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404b76:	005b      	lsls	r3, r3, #1
  404b78:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  404b7c:	0052      	lsls	r2, r2, #1
  404b7e:	e79d      	b.n	404abc <__ieee754_sqrt+0x2c>
  404b80:	1c41      	adds	r1, r0, #1
  404b82:	d02d      	beq.n	404be0 <__ieee754_sqrt+0x150>
  404b84:	3001      	adds	r0, #1
  404b86:	e7e7      	b.n	404b58 <__ieee754_sqrt+0xc8>
  404b88:	4606      	mov	r6, r0
  404b8a:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  404b8e:	433e      	orrs	r6, r7
  404b90:	d0ef      	beq.n	404b72 <__ieee754_sqrt+0xe2>
  404b92:	bb69      	cbnz	r1, 404bf0 <__ieee754_sqrt+0x160>
  404b94:	460f      	mov	r7, r1
  404b96:	0ad3      	lsrs	r3, r2, #11
  404b98:	3f15      	subs	r7, #21
  404b9a:	0552      	lsls	r2, r2, #21
  404b9c:	2b00      	cmp	r3, #0
  404b9e:	d0fa      	beq.n	404b96 <__ieee754_sqrt+0x106>
  404ba0:	02de      	lsls	r6, r3, #11
  404ba2:	d420      	bmi.n	404be6 <__ieee754_sqrt+0x156>
  404ba4:	2400      	movs	r4, #0
  404ba6:	e000      	b.n	404baa <__ieee754_sqrt+0x11a>
  404ba8:	4604      	mov	r4, r0
  404baa:	005b      	lsls	r3, r3, #1
  404bac:	02dd      	lsls	r5, r3, #11
  404bae:	f104 0001 	add.w	r0, r4, #1
  404bb2:	d5f9      	bpl.n	404ba8 <__ieee754_sqrt+0x118>
  404bb4:	f1c0 0120 	rsb	r1, r0, #32
  404bb8:	fa22 f101 	lsr.w	r1, r2, r1
  404bbc:	430b      	orrs	r3, r1
  404bbe:	1b3f      	subs	r7, r7, r4
  404bc0:	4082      	lsls	r2, r0
  404bc2:	e773      	b.n	404aac <__ieee754_sqrt+0x1c>
  404bc4:	4602      	mov	r2, r0
  404bc6:	460b      	mov	r3, r1
  404bc8:	f001 fbfa 	bl	4063c0 <__aeabi_dmul>
  404bcc:	462a      	mov	r2, r5
  404bce:	4623      	mov	r3, r4
  404bd0:	f001 fa44 	bl	40605c <__adddf3>
  404bd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404bd8:	f1bc 0f00 	cmp.w	ip, #0
  404bdc:	daae      	bge.n	404b3c <__ieee754_sqrt+0xac>
  404bde:	e7b6      	b.n	404b4e <__ieee754_sqrt+0xbe>
  404be0:	3601      	adds	r6, #1
  404be2:	4620      	mov	r0, r4
  404be4:	e7b9      	b.n	404b5a <__ieee754_sqrt+0xca>
  404be6:	2000      	movs	r0, #0
  404be8:	2120      	movs	r1, #32
  404bea:	f04f 34ff 	mov.w	r4, #4294967295
  404bee:	e7e3      	b.n	404bb8 <__ieee754_sqrt+0x128>
  404bf0:	4602      	mov	r2, r0
  404bf2:	460b      	mov	r3, r1
  404bf4:	f001 fa30 	bl	406058 <__aeabi_dsub>
  404bf8:	4602      	mov	r2, r0
  404bfa:	460b      	mov	r3, r1
  404bfc:	f001 fd0a 	bl	406614 <__aeabi_ddiv>
  404c00:	e7b7      	b.n	404b72 <__ieee754_sqrt+0xe2>
  404c02:	bf00      	nop
  404c04:	7ff00000 	.word	0x7ff00000

00404c08 <__ieee754_asinf>:
  404c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404c0c:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  404c10:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
  404c14:	4604      	mov	r4, r0
  404c16:	f000 80c6 	beq.w	404da6 <__ieee754_asinf+0x19e>
  404c1a:	dc12      	bgt.n	404c42 <__ieee754_asinf+0x3a>
  404c1c:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
  404c20:	4606      	mov	r6, r0
  404c22:	da16      	bge.n	404c52 <__ieee754_asinf+0x4a>
  404c24:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
  404c28:	f280 80cb 	bge.w	404dc2 <__ieee754_asinf+0x1ba>
  404c2c:	498b      	ldr	r1, [pc, #556]	; (404e5c <__ieee754_asinf+0x254>)
  404c2e:	f001 fecd 	bl	4069cc <__addsf3>
  404c32:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404c36:	f002 f98d 	bl	406f54 <__aeabi_fcmpgt>
  404c3a:	b150      	cbz	r0, 404c52 <__ieee754_asinf+0x4a>
  404c3c:	4620      	mov	r0, r4
  404c3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404c42:	4601      	mov	r1, r0
  404c44:	f001 fec0 	bl	4069c8 <__aeabi_fsub>
  404c48:	4601      	mov	r1, r0
  404c4a:	f002 f87b 	bl	406d44 <__aeabi_fdiv>
  404c4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404c52:	4620      	mov	r0, r4
  404c54:	f001 f954 	bl	405f00 <fabsf>
  404c58:	4601      	mov	r1, r0
  404c5a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404c5e:	f001 feb3 	bl	4069c8 <__aeabi_fsub>
  404c62:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404c66:	f001 ffb9 	bl	406bdc <__aeabi_fmul>
  404c6a:	497d      	ldr	r1, [pc, #500]	; (404e60 <__ieee754_asinf+0x258>)
  404c6c:	4604      	mov	r4, r0
  404c6e:	f001 ffb5 	bl	406bdc <__aeabi_fmul>
  404c72:	497c      	ldr	r1, [pc, #496]	; (404e64 <__ieee754_asinf+0x25c>)
  404c74:	f001 feaa 	bl	4069cc <__addsf3>
  404c78:	4621      	mov	r1, r4
  404c7a:	f001 ffaf 	bl	406bdc <__aeabi_fmul>
  404c7e:	497a      	ldr	r1, [pc, #488]	; (404e68 <__ieee754_asinf+0x260>)
  404c80:	f001 fea2 	bl	4069c8 <__aeabi_fsub>
  404c84:	4621      	mov	r1, r4
  404c86:	f001 ffa9 	bl	406bdc <__aeabi_fmul>
  404c8a:	4978      	ldr	r1, [pc, #480]	; (404e6c <__ieee754_asinf+0x264>)
  404c8c:	f001 fe9e 	bl	4069cc <__addsf3>
  404c90:	4621      	mov	r1, r4
  404c92:	f001 ffa3 	bl	406bdc <__aeabi_fmul>
  404c96:	4976      	ldr	r1, [pc, #472]	; (404e70 <__ieee754_asinf+0x268>)
  404c98:	f001 fe96 	bl	4069c8 <__aeabi_fsub>
  404c9c:	4621      	mov	r1, r4
  404c9e:	f001 ff9d 	bl	406bdc <__aeabi_fmul>
  404ca2:	4974      	ldr	r1, [pc, #464]	; (404e74 <__ieee754_asinf+0x26c>)
  404ca4:	f001 fe92 	bl	4069cc <__addsf3>
  404ca8:	4621      	mov	r1, r4
  404caa:	f001 ff97 	bl	406bdc <__aeabi_fmul>
  404cae:	4972      	ldr	r1, [pc, #456]	; (404e78 <__ieee754_asinf+0x270>)
  404cb0:	4680      	mov	r8, r0
  404cb2:	4620      	mov	r0, r4
  404cb4:	f001 ff92 	bl	406bdc <__aeabi_fmul>
  404cb8:	4970      	ldr	r1, [pc, #448]	; (404e7c <__ieee754_asinf+0x274>)
  404cba:	f001 fe85 	bl	4069c8 <__aeabi_fsub>
  404cbe:	4621      	mov	r1, r4
  404cc0:	f001 ff8c 	bl	406bdc <__aeabi_fmul>
  404cc4:	496e      	ldr	r1, [pc, #440]	; (404e80 <__ieee754_asinf+0x278>)
  404cc6:	f001 fe81 	bl	4069cc <__addsf3>
  404cca:	4621      	mov	r1, r4
  404ccc:	f001 ff86 	bl	406bdc <__aeabi_fmul>
  404cd0:	496c      	ldr	r1, [pc, #432]	; (404e84 <__ieee754_asinf+0x27c>)
  404cd2:	f001 fe79 	bl	4069c8 <__aeabi_fsub>
  404cd6:	4621      	mov	r1, r4
  404cd8:	f001 ff80 	bl	406bdc <__aeabi_fmul>
  404cdc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404ce0:	f001 fe74 	bl	4069cc <__addsf3>
  404ce4:	4681      	mov	r9, r0
  404ce6:	4620      	mov	r0, r4
  404ce8:	f000 fad8 	bl	40529c <__ieee754_sqrtf>
  404cec:	4b66      	ldr	r3, [pc, #408]	; (404e88 <__ieee754_asinf+0x280>)
  404cee:	429d      	cmp	r5, r3
  404cf0:	4607      	mov	r7, r0
  404cf2:	4649      	mov	r1, r9
  404cf4:	4640      	mov	r0, r8
  404cf6:	dc43      	bgt.n	404d80 <__ieee754_asinf+0x178>
  404cf8:	f002 f824 	bl	406d44 <__aeabi_fdiv>
  404cfc:	4639      	mov	r1, r7
  404cfe:	4680      	mov	r8, r0
  404d00:	4638      	mov	r0, r7
  404d02:	f001 fe63 	bl	4069cc <__addsf3>
  404d06:	4601      	mov	r1, r0
  404d08:	4640      	mov	r0, r8
  404d0a:	f001 ff67 	bl	406bdc <__aeabi_fmul>
  404d0e:	f427 657f 	bic.w	r5, r7, #4080	; 0xff0
  404d12:	f025 050f 	bic.w	r5, r5, #15
  404d16:	4680      	mov	r8, r0
  404d18:	4629      	mov	r1, r5
  404d1a:	4628      	mov	r0, r5
  404d1c:	f001 ff5e 	bl	406bdc <__aeabi_fmul>
  404d20:	4601      	mov	r1, r0
  404d22:	4620      	mov	r0, r4
  404d24:	f001 fe50 	bl	4069c8 <__aeabi_fsub>
  404d28:	4639      	mov	r1, r7
  404d2a:	4604      	mov	r4, r0
  404d2c:	4628      	mov	r0, r5
  404d2e:	f001 fe4d 	bl	4069cc <__addsf3>
  404d32:	4601      	mov	r1, r0
  404d34:	4620      	mov	r0, r4
  404d36:	f002 f805 	bl	406d44 <__aeabi_fdiv>
  404d3a:	4601      	mov	r1, r0
  404d3c:	f001 fe46 	bl	4069cc <__addsf3>
  404d40:	4601      	mov	r1, r0
  404d42:	4852      	ldr	r0, [pc, #328]	; (404e8c <__ieee754_asinf+0x284>)
  404d44:	f001 fe40 	bl	4069c8 <__aeabi_fsub>
  404d48:	4601      	mov	r1, r0
  404d4a:	4640      	mov	r0, r8
  404d4c:	f001 fe3c 	bl	4069c8 <__aeabi_fsub>
  404d50:	4629      	mov	r1, r5
  404d52:	4604      	mov	r4, r0
  404d54:	4628      	mov	r0, r5
  404d56:	f001 fe39 	bl	4069cc <__addsf3>
  404d5a:	4601      	mov	r1, r0
  404d5c:	484c      	ldr	r0, [pc, #304]	; (404e90 <__ieee754_asinf+0x288>)
  404d5e:	f001 fe33 	bl	4069c8 <__aeabi_fsub>
  404d62:	4601      	mov	r1, r0
  404d64:	4620      	mov	r0, r4
  404d66:	f001 fe2f 	bl	4069c8 <__aeabi_fsub>
  404d6a:	4601      	mov	r1, r0
  404d6c:	4848      	ldr	r0, [pc, #288]	; (404e90 <__ieee754_asinf+0x288>)
  404d6e:	f001 fe2b 	bl	4069c8 <__aeabi_fsub>
  404d72:	2e00      	cmp	r6, #0
  404d74:	f73f af63 	bgt.w	404c3e <__ieee754_asinf+0x36>
  404d78:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404d7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404d80:	f001 ffe0 	bl	406d44 <__aeabi_fdiv>
  404d84:	4639      	mov	r1, r7
  404d86:	f001 ff29 	bl	406bdc <__aeabi_fmul>
  404d8a:	4639      	mov	r1, r7
  404d8c:	f001 fe1e 	bl	4069cc <__addsf3>
  404d90:	4601      	mov	r1, r0
  404d92:	f001 fe1b 	bl	4069cc <__addsf3>
  404d96:	493f      	ldr	r1, [pc, #252]	; (404e94 <__ieee754_asinf+0x28c>)
  404d98:	f001 fe18 	bl	4069cc <__addsf3>
  404d9c:	4601      	mov	r1, r0
  404d9e:	483e      	ldr	r0, [pc, #248]	; (404e98 <__ieee754_asinf+0x290>)
  404da0:	f001 fe12 	bl	4069c8 <__aeabi_fsub>
  404da4:	e7e5      	b.n	404d72 <__ieee754_asinf+0x16a>
  404da6:	493c      	ldr	r1, [pc, #240]	; (404e98 <__ieee754_asinf+0x290>)
  404da8:	f001 ff18 	bl	406bdc <__aeabi_fmul>
  404dac:	4937      	ldr	r1, [pc, #220]	; (404e8c <__ieee754_asinf+0x284>)
  404dae:	4605      	mov	r5, r0
  404db0:	4620      	mov	r0, r4
  404db2:	f001 ff13 	bl	406bdc <__aeabi_fmul>
  404db6:	4601      	mov	r1, r0
  404db8:	4628      	mov	r0, r5
  404dba:	f001 fe07 	bl	4069cc <__addsf3>
  404dbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404dc2:	4601      	mov	r1, r0
  404dc4:	f001 ff0a 	bl	406bdc <__aeabi_fmul>
  404dc8:	4925      	ldr	r1, [pc, #148]	; (404e60 <__ieee754_asinf+0x258>)
  404dca:	4605      	mov	r5, r0
  404dcc:	f001 ff06 	bl	406bdc <__aeabi_fmul>
  404dd0:	4924      	ldr	r1, [pc, #144]	; (404e64 <__ieee754_asinf+0x25c>)
  404dd2:	f001 fdfb 	bl	4069cc <__addsf3>
  404dd6:	4629      	mov	r1, r5
  404dd8:	f001 ff00 	bl	406bdc <__aeabi_fmul>
  404ddc:	4922      	ldr	r1, [pc, #136]	; (404e68 <__ieee754_asinf+0x260>)
  404dde:	f001 fdf3 	bl	4069c8 <__aeabi_fsub>
  404de2:	4629      	mov	r1, r5
  404de4:	f001 fefa 	bl	406bdc <__aeabi_fmul>
  404de8:	4920      	ldr	r1, [pc, #128]	; (404e6c <__ieee754_asinf+0x264>)
  404dea:	f001 fdef 	bl	4069cc <__addsf3>
  404dee:	4629      	mov	r1, r5
  404df0:	f001 fef4 	bl	406bdc <__aeabi_fmul>
  404df4:	491e      	ldr	r1, [pc, #120]	; (404e70 <__ieee754_asinf+0x268>)
  404df6:	f001 fde7 	bl	4069c8 <__aeabi_fsub>
  404dfa:	4629      	mov	r1, r5
  404dfc:	f001 feee 	bl	406bdc <__aeabi_fmul>
  404e00:	491c      	ldr	r1, [pc, #112]	; (404e74 <__ieee754_asinf+0x26c>)
  404e02:	f001 fde3 	bl	4069cc <__addsf3>
  404e06:	4629      	mov	r1, r5
  404e08:	f001 fee8 	bl	406bdc <__aeabi_fmul>
  404e0c:	491a      	ldr	r1, [pc, #104]	; (404e78 <__ieee754_asinf+0x270>)
  404e0e:	4606      	mov	r6, r0
  404e10:	4628      	mov	r0, r5
  404e12:	f001 fee3 	bl	406bdc <__aeabi_fmul>
  404e16:	4919      	ldr	r1, [pc, #100]	; (404e7c <__ieee754_asinf+0x274>)
  404e18:	f001 fdd6 	bl	4069c8 <__aeabi_fsub>
  404e1c:	4629      	mov	r1, r5
  404e1e:	f001 fedd 	bl	406bdc <__aeabi_fmul>
  404e22:	4917      	ldr	r1, [pc, #92]	; (404e80 <__ieee754_asinf+0x278>)
  404e24:	f001 fdd2 	bl	4069cc <__addsf3>
  404e28:	4629      	mov	r1, r5
  404e2a:	f001 fed7 	bl	406bdc <__aeabi_fmul>
  404e2e:	4915      	ldr	r1, [pc, #84]	; (404e84 <__ieee754_asinf+0x27c>)
  404e30:	f001 fdca 	bl	4069c8 <__aeabi_fsub>
  404e34:	4629      	mov	r1, r5
  404e36:	f001 fed1 	bl	406bdc <__aeabi_fmul>
  404e3a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404e3e:	f001 fdc5 	bl	4069cc <__addsf3>
  404e42:	4601      	mov	r1, r0
  404e44:	4630      	mov	r0, r6
  404e46:	f001 ff7d 	bl	406d44 <__aeabi_fdiv>
  404e4a:	4621      	mov	r1, r4
  404e4c:	f001 fec6 	bl	406bdc <__aeabi_fmul>
  404e50:	4621      	mov	r1, r4
  404e52:	f001 fdbb 	bl	4069cc <__addsf3>
  404e56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404e5a:	bf00      	nop
  404e5c:	7149f2ca 	.word	0x7149f2ca
  404e60:	3811ef08 	.word	0x3811ef08
  404e64:	3a4f7f04 	.word	0x3a4f7f04
  404e68:	3d241146 	.word	0x3d241146
  404e6c:	3e4e0aa8 	.word	0x3e4e0aa8
  404e70:	3ea6b090 	.word	0x3ea6b090
  404e74:	3e2aaaab 	.word	0x3e2aaaab
  404e78:	3d9dc62e 	.word	0x3d9dc62e
  404e7c:	3f303361 	.word	0x3f303361
  404e80:	4001572d 	.word	0x4001572d
  404e84:	4019d139 	.word	0x4019d139
  404e88:	3f799999 	.word	0x3f799999
  404e8c:	b33bbd2e 	.word	0xb33bbd2e
  404e90:	3f490fdb 	.word	0x3f490fdb
  404e94:	333bbd2e 	.word	0x333bbd2e
  404e98:	3fc90fdb 	.word	0x3fc90fdb

00404e9c <__ieee754_atan2f>:
  404e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404e9e:	460c      	mov	r4, r1
  404ea0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404ea4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  404ea8:	4603      	mov	r3, r0
  404eaa:	dc14      	bgt.n	404ed6 <__ieee754_atan2f+0x3a>
  404eac:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
  404eb0:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404eb4:	4607      	mov	r7, r0
  404eb6:	dc0e      	bgt.n	404ed6 <__ieee754_atan2f+0x3a>
  404eb8:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
  404ebc:	d03d      	beq.n	404f3a <__ieee754_atan2f+0x9e>
  404ebe:	17a5      	asrs	r5, r4, #30
  404ec0:	f005 0502 	and.w	r5, r5, #2
  404ec4:	ea45 75d0 	orr.w	r5, r5, r0, lsr #31
  404ec8:	b956      	cbnz	r6, 404ee0 <__ieee754_atan2f+0x44>
  404eca:	2d02      	cmp	r5, #2
  404ecc:	d030      	beq.n	404f30 <__ieee754_atan2f+0x94>
  404ece:	2d03      	cmp	r5, #3
  404ed0:	d130      	bne.n	404f34 <__ieee754_atan2f+0x98>
  404ed2:	4832      	ldr	r0, [pc, #200]	; (404f9c <__ieee754_atan2f+0x100>)
  404ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ed6:	4619      	mov	r1, r3
  404ed8:	4620      	mov	r0, r4
  404eda:	f001 fd77 	bl	4069cc <__addsf3>
  404ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ee0:	b301      	cbz	r1, 404f24 <__ieee754_atan2f+0x88>
  404ee2:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  404ee6:	d02c      	beq.n	404f42 <__ieee754_atan2f+0xa6>
  404ee8:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404eec:	d01a      	beq.n	404f24 <__ieee754_atan2f+0x88>
  404eee:	1a71      	subs	r1, r6, r1
  404ef0:	15c9      	asrs	r1, r1, #23
  404ef2:	293c      	cmp	r1, #60	; 0x3c
  404ef4:	dc1a      	bgt.n	404f2c <__ieee754_atan2f+0x90>
  404ef6:	2c00      	cmp	r4, #0
  404ef8:	db39      	blt.n	404f6e <__ieee754_atan2f+0xd2>
  404efa:	4621      	mov	r1, r4
  404efc:	4618      	mov	r0, r3
  404efe:	f001 ff21 	bl	406d44 <__aeabi_fdiv>
  404f02:	f000 fffd 	bl	405f00 <fabsf>
  404f06:	f000 fee5 	bl	405cd4 <atanf>
  404f0a:	2d01      	cmp	r5, #1
  404f0c:	d02c      	beq.n	404f68 <__ieee754_atan2f+0xcc>
  404f0e:	2d02      	cmp	r5, #2
  404f10:	d022      	beq.n	404f58 <__ieee754_atan2f+0xbc>
  404f12:	2d00      	cmp	r5, #0
  404f14:	d02f      	beq.n	404f76 <__ieee754_atan2f+0xda>
  404f16:	4922      	ldr	r1, [pc, #136]	; (404fa0 <__ieee754_atan2f+0x104>)
  404f18:	f001 fd58 	bl	4069cc <__addsf3>
  404f1c:	4921      	ldr	r1, [pc, #132]	; (404fa4 <__ieee754_atan2f+0x108>)
  404f1e:	f001 fd53 	bl	4069c8 <__aeabi_fsub>
  404f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f24:	2f00      	cmp	r7, #0
  404f26:	db06      	blt.n	404f36 <__ieee754_atan2f+0x9a>
  404f28:	481f      	ldr	r0, [pc, #124]	; (404fa8 <__ieee754_atan2f+0x10c>)
  404f2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f2c:	481e      	ldr	r0, [pc, #120]	; (404fa8 <__ieee754_atan2f+0x10c>)
  404f2e:	e7ec      	b.n	404f0a <__ieee754_atan2f+0x6e>
  404f30:	481c      	ldr	r0, [pc, #112]	; (404fa4 <__ieee754_atan2f+0x108>)
  404f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f36:	481d      	ldr	r0, [pc, #116]	; (404fac <__ieee754_atan2f+0x110>)
  404f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f3a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  404f3e:	f000 bec9 	b.w	405cd4 <atanf>
  404f42:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404f46:	d017      	beq.n	404f78 <__ieee754_atan2f+0xdc>
  404f48:	2d02      	cmp	r5, #2
  404f4a:	d0f1      	beq.n	404f30 <__ieee754_atan2f+0x94>
  404f4c:	2d03      	cmp	r5, #3
  404f4e:	d0c0      	beq.n	404ed2 <__ieee754_atan2f+0x36>
  404f50:	2d01      	cmp	r5, #1
  404f52:	d019      	beq.n	404f88 <__ieee754_atan2f+0xec>
  404f54:	2000      	movs	r0, #0
  404f56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f58:	4911      	ldr	r1, [pc, #68]	; (404fa0 <__ieee754_atan2f+0x104>)
  404f5a:	f001 fd37 	bl	4069cc <__addsf3>
  404f5e:	4601      	mov	r1, r0
  404f60:	4810      	ldr	r0, [pc, #64]	; (404fa4 <__ieee754_atan2f+0x108>)
  404f62:	f001 fd31 	bl	4069c8 <__aeabi_fsub>
  404f66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f68:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404f6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f6e:	313c      	adds	r1, #60	; 0x3c
  404f70:	dac3      	bge.n	404efa <__ieee754_atan2f+0x5e>
  404f72:	2000      	movs	r0, #0
  404f74:	e7c9      	b.n	404f0a <__ieee754_atan2f+0x6e>
  404f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f78:	2d02      	cmp	r5, #2
  404f7a:	d00c      	beq.n	404f96 <__ieee754_atan2f+0xfa>
  404f7c:	2d03      	cmp	r5, #3
  404f7e:	d008      	beq.n	404f92 <__ieee754_atan2f+0xf6>
  404f80:	2d01      	cmp	r5, #1
  404f82:	d004      	beq.n	404f8e <__ieee754_atan2f+0xf2>
  404f84:	480a      	ldr	r0, [pc, #40]	; (404fb0 <__ieee754_atan2f+0x114>)
  404f86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f88:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  404f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f8e:	4809      	ldr	r0, [pc, #36]	; (404fb4 <__ieee754_atan2f+0x118>)
  404f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f92:	4809      	ldr	r0, [pc, #36]	; (404fb8 <__ieee754_atan2f+0x11c>)
  404f94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f96:	4809      	ldr	r0, [pc, #36]	; (404fbc <__ieee754_atan2f+0x120>)
  404f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f9a:	bf00      	nop
  404f9c:	c0490fdb 	.word	0xc0490fdb
  404fa0:	33bbbd2e 	.word	0x33bbbd2e
  404fa4:	40490fdb 	.word	0x40490fdb
  404fa8:	3fc90fdb 	.word	0x3fc90fdb
  404fac:	bfc90fdb 	.word	0xbfc90fdb
  404fb0:	3f490fdb 	.word	0x3f490fdb
  404fb4:	bf490fdb 	.word	0xbf490fdb
  404fb8:	c016cbe4 	.word	0xc016cbe4
  404fbc:	4016cbe4 	.word	0x4016cbe4

00404fc0 <__ieee754_rem_pio2f>:
  404fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404fc4:	4aa8      	ldr	r2, [pc, #672]	; (405268 <__ieee754_rem_pio2f+0x2a8>)
  404fc6:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
  404fca:	4294      	cmp	r4, r2
  404fcc:	b089      	sub	sp, #36	; 0x24
  404fce:	dd6e      	ble.n	4050ae <__ieee754_rem_pio2f+0xee>
  404fd0:	4aa6      	ldr	r2, [pc, #664]	; (40526c <__ieee754_rem_pio2f+0x2ac>)
  404fd2:	4294      	cmp	r4, r2
  404fd4:	4606      	mov	r6, r0
  404fd6:	460d      	mov	r5, r1
  404fd8:	dc1c      	bgt.n	405014 <__ieee754_rem_pio2f+0x54>
  404fda:	2800      	cmp	r0, #0
  404fdc:	49a4      	ldr	r1, [pc, #656]	; (405270 <__ieee754_rem_pio2f+0x2b0>)
  404fde:	f340 80fc 	ble.w	4051da <__ieee754_rem_pio2f+0x21a>
  404fe2:	f001 fcf1 	bl	4069c8 <__aeabi_fsub>
  404fe6:	4ba3      	ldr	r3, [pc, #652]	; (405274 <__ieee754_rem_pio2f+0x2b4>)
  404fe8:	f024 040f 	bic.w	r4, r4, #15
  404fec:	429c      	cmp	r4, r3
  404fee:	4606      	mov	r6, r0
  404ff0:	d06c      	beq.n	4050cc <__ieee754_rem_pio2f+0x10c>
  404ff2:	49a1      	ldr	r1, [pc, #644]	; (405278 <__ieee754_rem_pio2f+0x2b8>)
  404ff4:	f001 fce8 	bl	4069c8 <__aeabi_fsub>
  404ff8:	4601      	mov	r1, r0
  404ffa:	6028      	str	r0, [r5, #0]
  404ffc:	4630      	mov	r0, r6
  404ffe:	f001 fce3 	bl	4069c8 <__aeabi_fsub>
  405002:	499d      	ldr	r1, [pc, #628]	; (405278 <__ieee754_rem_pio2f+0x2b8>)
  405004:	f001 fce0 	bl	4069c8 <__aeabi_fsub>
  405008:	2701      	movs	r7, #1
  40500a:	6068      	str	r0, [r5, #4]
  40500c:	4638      	mov	r0, r7
  40500e:	b009      	add	sp, #36	; 0x24
  405010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405014:	4a99      	ldr	r2, [pc, #612]	; (40527c <__ieee754_rem_pio2f+0x2bc>)
  405016:	4294      	cmp	r4, r2
  405018:	dd6a      	ble.n	4050f0 <__ieee754_rem_pio2f+0x130>
  40501a:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
  40501e:	da4e      	bge.n	4050be <__ieee754_rem_pio2f+0xfe>
  405020:	15e7      	asrs	r7, r4, #23
  405022:	3f86      	subs	r7, #134	; 0x86
  405024:	eba4 54c7 	sub.w	r4, r4, r7, lsl #23
  405028:	4620      	mov	r0, r4
  40502a:	f001 ffb3 	bl	406f94 <__aeabi_f2iz>
  40502e:	f001 fd81 	bl	406b34 <__aeabi_i2f>
  405032:	4603      	mov	r3, r0
  405034:	4601      	mov	r1, r0
  405036:	4620      	mov	r0, r4
  405038:	9305      	str	r3, [sp, #20]
  40503a:	f001 fcc5 	bl	4069c8 <__aeabi_fsub>
  40503e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  405042:	f001 fdcb 	bl	406bdc <__aeabi_fmul>
  405046:	4680      	mov	r8, r0
  405048:	f001 ffa4 	bl	406f94 <__aeabi_f2iz>
  40504c:	f001 fd72 	bl	406b34 <__aeabi_i2f>
  405050:	4601      	mov	r1, r0
  405052:	4604      	mov	r4, r0
  405054:	4640      	mov	r0, r8
  405056:	9406      	str	r4, [sp, #24]
  405058:	f001 fcb6 	bl	4069c8 <__aeabi_fsub>
  40505c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  405060:	f001 fdbc 	bl	406bdc <__aeabi_fmul>
  405064:	2100      	movs	r1, #0
  405066:	9007      	str	r0, [sp, #28]
  405068:	f001 ff4c 	bl	406f04 <__aeabi_fcmpeq>
  40506c:	2800      	cmp	r0, #0
  40506e:	f000 80cb 	beq.w	405208 <__ieee754_rem_pio2f+0x248>
  405072:	4620      	mov	r0, r4
  405074:	2100      	movs	r1, #0
  405076:	f001 ff45 	bl	406f04 <__aeabi_fcmpeq>
  40507a:	2800      	cmp	r0, #0
  40507c:	bf14      	ite	ne
  40507e:	2301      	movne	r3, #1
  405080:	2302      	moveq	r3, #2
  405082:	4a7f      	ldr	r2, [pc, #508]	; (405280 <__ieee754_rem_pio2f+0x2c0>)
  405084:	9201      	str	r2, [sp, #4]
  405086:	2102      	movs	r1, #2
  405088:	463a      	mov	r2, r7
  40508a:	9100      	str	r1, [sp, #0]
  40508c:	a805      	add	r0, sp, #20
  40508e:	4629      	mov	r1, r5
  405090:	f000 fa1c 	bl	4054cc <__kernel_rem_pio2f>
  405094:	2e00      	cmp	r6, #0
  405096:	4607      	mov	r7, r0
  405098:	da0d      	bge.n	4050b6 <__ieee754_rem_pio2f+0xf6>
  40509a:	e895 000c 	ldmia.w	r5, {r2, r3}
  40509e:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  4050a2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4050a6:	4247      	negs	r7, r0
  4050a8:	602a      	str	r2, [r5, #0]
  4050aa:	606b      	str	r3, [r5, #4]
  4050ac:	e003      	b.n	4050b6 <__ieee754_rem_pio2f+0xf6>
  4050ae:	2200      	movs	r2, #0
  4050b0:	6008      	str	r0, [r1, #0]
  4050b2:	604a      	str	r2, [r1, #4]
  4050b4:	2700      	movs	r7, #0
  4050b6:	4638      	mov	r0, r7
  4050b8:	b009      	add	sp, #36	; 0x24
  4050ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4050be:	4601      	mov	r1, r0
  4050c0:	f001 fc82 	bl	4069c8 <__aeabi_fsub>
  4050c4:	2700      	movs	r7, #0
  4050c6:	6068      	str	r0, [r5, #4]
  4050c8:	6028      	str	r0, [r5, #0]
  4050ca:	e7f4      	b.n	4050b6 <__ieee754_rem_pio2f+0xf6>
  4050cc:	496d      	ldr	r1, [pc, #436]	; (405284 <__ieee754_rem_pio2f+0x2c4>)
  4050ce:	f001 fc7b 	bl	4069c8 <__aeabi_fsub>
  4050d2:	496d      	ldr	r1, [pc, #436]	; (405288 <__ieee754_rem_pio2f+0x2c8>)
  4050d4:	4604      	mov	r4, r0
  4050d6:	f001 fc77 	bl	4069c8 <__aeabi_fsub>
  4050da:	4601      	mov	r1, r0
  4050dc:	6028      	str	r0, [r5, #0]
  4050de:	4620      	mov	r0, r4
  4050e0:	f001 fc72 	bl	4069c8 <__aeabi_fsub>
  4050e4:	4968      	ldr	r1, [pc, #416]	; (405288 <__ieee754_rem_pio2f+0x2c8>)
  4050e6:	f001 fc6f 	bl	4069c8 <__aeabi_fsub>
  4050ea:	2701      	movs	r7, #1
  4050ec:	6068      	str	r0, [r5, #4]
  4050ee:	e7e2      	b.n	4050b6 <__ieee754_rem_pio2f+0xf6>
  4050f0:	f000 ff06 	bl	405f00 <fabsf>
  4050f4:	4965      	ldr	r1, [pc, #404]	; (40528c <__ieee754_rem_pio2f+0x2cc>)
  4050f6:	4680      	mov	r8, r0
  4050f8:	f001 fd70 	bl	406bdc <__aeabi_fmul>
  4050fc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  405100:	f001 fc64 	bl	4069cc <__addsf3>
  405104:	f001 ff46 	bl	406f94 <__aeabi_f2iz>
  405108:	4607      	mov	r7, r0
  40510a:	f001 fd13 	bl	406b34 <__aeabi_i2f>
  40510e:	4958      	ldr	r1, [pc, #352]	; (405270 <__ieee754_rem_pio2f+0x2b0>)
  405110:	4683      	mov	fp, r0
  405112:	f001 fd63 	bl	406bdc <__aeabi_fmul>
  405116:	4601      	mov	r1, r0
  405118:	4640      	mov	r0, r8
  40511a:	f001 fc55 	bl	4069c8 <__aeabi_fsub>
  40511e:	4956      	ldr	r1, [pc, #344]	; (405278 <__ieee754_rem_pio2f+0x2b8>)
  405120:	4681      	mov	r9, r0
  405122:	4658      	mov	r0, fp
  405124:	f001 fd5a 	bl	406bdc <__aeabi_fmul>
  405128:	2f1f      	cmp	r7, #31
  40512a:	4682      	mov	sl, r0
  40512c:	dc21      	bgt.n	405172 <__ieee754_rem_pio2f+0x1b2>
  40512e:	4a58      	ldr	r2, [pc, #352]	; (405290 <__ieee754_rem_pio2f+0x2d0>)
  405130:	1e79      	subs	r1, r7, #1
  405132:	f024 03ff 	bic.w	r3, r4, #255	; 0xff
  405136:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40513a:	4293      	cmp	r3, r2
  40513c:	d019      	beq.n	405172 <__ieee754_rem_pio2f+0x1b2>
  40513e:	4651      	mov	r1, sl
  405140:	4648      	mov	r0, r9
  405142:	f001 fc41 	bl	4069c8 <__aeabi_fsub>
  405146:	4680      	mov	r8, r0
  405148:	f8c5 8000 	str.w	r8, [r5]
  40514c:	4641      	mov	r1, r8
  40514e:	4648      	mov	r0, r9
  405150:	f001 fc3a 	bl	4069c8 <__aeabi_fsub>
  405154:	4651      	mov	r1, sl
  405156:	f001 fc37 	bl	4069c8 <__aeabi_fsub>
  40515a:	2e00      	cmp	r6, #0
  40515c:	6068      	str	r0, [r5, #4]
  40515e:	daaa      	bge.n	4050b6 <__ieee754_rem_pio2f+0xf6>
  405160:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
  405164:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  405168:	f8c5 8000 	str.w	r8, [r5]
  40516c:	6068      	str	r0, [r5, #4]
  40516e:	427f      	negs	r7, r7
  405170:	e7a1      	b.n	4050b6 <__ieee754_rem_pio2f+0xf6>
  405172:	4651      	mov	r1, sl
  405174:	4648      	mov	r0, r9
  405176:	f001 fc27 	bl	4069c8 <__aeabi_fsub>
  40517a:	15e2      	asrs	r2, r4, #23
  40517c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  405180:	1ad3      	subs	r3, r2, r3
  405182:	2b08      	cmp	r3, #8
  405184:	4680      	mov	r8, r0
  405186:	dddf      	ble.n	405148 <__ieee754_rem_pio2f+0x188>
  405188:	493e      	ldr	r1, [pc, #248]	; (405284 <__ieee754_rem_pio2f+0x2c4>)
  40518a:	9203      	str	r2, [sp, #12]
  40518c:	4658      	mov	r0, fp
  40518e:	f001 fd25 	bl	406bdc <__aeabi_fmul>
  405192:	4680      	mov	r8, r0
  405194:	4601      	mov	r1, r0
  405196:	4648      	mov	r0, r9
  405198:	f001 fc16 	bl	4069c8 <__aeabi_fsub>
  40519c:	4601      	mov	r1, r0
  40519e:	4604      	mov	r4, r0
  4051a0:	4648      	mov	r0, r9
  4051a2:	f001 fc11 	bl	4069c8 <__aeabi_fsub>
  4051a6:	4641      	mov	r1, r8
  4051a8:	f001 fc0e 	bl	4069c8 <__aeabi_fsub>
  4051ac:	4936      	ldr	r1, [pc, #216]	; (405288 <__ieee754_rem_pio2f+0x2c8>)
  4051ae:	4680      	mov	r8, r0
  4051b0:	4658      	mov	r0, fp
  4051b2:	f001 fd13 	bl	406bdc <__aeabi_fmul>
  4051b6:	4641      	mov	r1, r8
  4051b8:	f001 fc06 	bl	4069c8 <__aeabi_fsub>
  4051bc:	4601      	mov	r1, r0
  4051be:	4682      	mov	sl, r0
  4051c0:	4620      	mov	r0, r4
  4051c2:	f001 fc01 	bl	4069c8 <__aeabi_fsub>
  4051c6:	9a03      	ldr	r2, [sp, #12]
  4051c8:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  4051cc:	1ad2      	subs	r2, r2, r3
  4051ce:	2a19      	cmp	r2, #25
  4051d0:	4680      	mov	r8, r0
  4051d2:	dc2e      	bgt.n	405232 <__ieee754_rem_pio2f+0x272>
  4051d4:	6028      	str	r0, [r5, #0]
  4051d6:	46a1      	mov	r9, r4
  4051d8:	e7b8      	b.n	40514c <__ieee754_rem_pio2f+0x18c>
  4051da:	f001 fbf7 	bl	4069cc <__addsf3>
  4051de:	4b25      	ldr	r3, [pc, #148]	; (405274 <__ieee754_rem_pio2f+0x2b4>)
  4051e0:	f024 040f 	bic.w	r4, r4, #15
  4051e4:	429c      	cmp	r4, r3
  4051e6:	4606      	mov	r6, r0
  4051e8:	d010      	beq.n	40520c <__ieee754_rem_pio2f+0x24c>
  4051ea:	4923      	ldr	r1, [pc, #140]	; (405278 <__ieee754_rem_pio2f+0x2b8>)
  4051ec:	f001 fbee 	bl	4069cc <__addsf3>
  4051f0:	4601      	mov	r1, r0
  4051f2:	6028      	str	r0, [r5, #0]
  4051f4:	4630      	mov	r0, r6
  4051f6:	f001 fbe7 	bl	4069c8 <__aeabi_fsub>
  4051fa:	491f      	ldr	r1, [pc, #124]	; (405278 <__ieee754_rem_pio2f+0x2b8>)
  4051fc:	f001 fbe6 	bl	4069cc <__addsf3>
  405200:	f04f 37ff 	mov.w	r7, #4294967295
  405204:	6068      	str	r0, [r5, #4]
  405206:	e756      	b.n	4050b6 <__ieee754_rem_pio2f+0xf6>
  405208:	2303      	movs	r3, #3
  40520a:	e73a      	b.n	405082 <__ieee754_rem_pio2f+0xc2>
  40520c:	491d      	ldr	r1, [pc, #116]	; (405284 <__ieee754_rem_pio2f+0x2c4>)
  40520e:	f001 fbdd 	bl	4069cc <__addsf3>
  405212:	491d      	ldr	r1, [pc, #116]	; (405288 <__ieee754_rem_pio2f+0x2c8>)
  405214:	4604      	mov	r4, r0
  405216:	f001 fbd9 	bl	4069cc <__addsf3>
  40521a:	4601      	mov	r1, r0
  40521c:	6028      	str	r0, [r5, #0]
  40521e:	4620      	mov	r0, r4
  405220:	f001 fbd2 	bl	4069c8 <__aeabi_fsub>
  405224:	4918      	ldr	r1, [pc, #96]	; (405288 <__ieee754_rem_pio2f+0x2c8>)
  405226:	f001 fbd1 	bl	4069cc <__addsf3>
  40522a:	f04f 37ff 	mov.w	r7, #4294967295
  40522e:	6068      	str	r0, [r5, #4]
  405230:	e741      	b.n	4050b6 <__ieee754_rem_pio2f+0xf6>
  405232:	4918      	ldr	r1, [pc, #96]	; (405294 <__ieee754_rem_pio2f+0x2d4>)
  405234:	4658      	mov	r0, fp
  405236:	f001 fcd1 	bl	406bdc <__aeabi_fmul>
  40523a:	4601      	mov	r1, r0
  40523c:	4680      	mov	r8, r0
  40523e:	4620      	mov	r0, r4
  405240:	f001 fbc2 	bl	4069c8 <__aeabi_fsub>
  405244:	4601      	mov	r1, r0
  405246:	4681      	mov	r9, r0
  405248:	4620      	mov	r0, r4
  40524a:	f001 fbbd 	bl	4069c8 <__aeabi_fsub>
  40524e:	4641      	mov	r1, r8
  405250:	f001 fbba 	bl	4069c8 <__aeabi_fsub>
  405254:	4910      	ldr	r1, [pc, #64]	; (405298 <__ieee754_rem_pio2f+0x2d8>)
  405256:	4604      	mov	r4, r0
  405258:	4658      	mov	r0, fp
  40525a:	f001 fcbf 	bl	406bdc <__aeabi_fmul>
  40525e:	4621      	mov	r1, r4
  405260:	f001 fbb2 	bl	4069c8 <__aeabi_fsub>
  405264:	4682      	mov	sl, r0
  405266:	e76a      	b.n	40513e <__ieee754_rem_pio2f+0x17e>
  405268:	3f490fd8 	.word	0x3f490fd8
  40526c:	4016cbe3 	.word	0x4016cbe3
  405270:	3fc90f80 	.word	0x3fc90f80
  405274:	3fc90fd0 	.word	0x3fc90fd0
  405278:	37354443 	.word	0x37354443
  40527c:	43490f80 	.word	0x43490f80
  405280:	0040d938 	.word	0x0040d938
  405284:	37354400 	.word	0x37354400
  405288:	2e85a308 	.word	0x2e85a308
  40528c:	3f22f984 	.word	0x3f22f984
  405290:	0040d8b8 	.word	0x0040d8b8
  405294:	2e85a300 	.word	0x2e85a300
  405298:	248d3132 	.word	0x248d3132

0040529c <__ieee754_sqrtf>:
  40529c:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  4052a0:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  4052a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4052a6:	4604      	mov	r4, r0
  4052a8:	d22e      	bcs.n	405308 <__ieee754_sqrtf+0x6c>
  4052aa:	b362      	cbz	r2, 405306 <__ieee754_sqrtf+0x6a>
  4052ac:	2800      	cmp	r0, #0
  4052ae:	4603      	mov	r3, r0
  4052b0:	db3d      	blt.n	40532e <__ieee754_sqrtf+0x92>
  4052b2:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  4052b6:	ea4f 50e0 	mov.w	r0, r0, asr #23
  4052ba:	d32c      	bcc.n	405316 <__ieee754_sqrtf+0x7a>
  4052bc:	387f      	subs	r0, #127	; 0x7f
  4052be:	f3c3 0316 	ubfx	r3, r3, #0, #23
  4052c2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  4052c6:	07c2      	lsls	r2, r0, #31
  4052c8:	bf48      	it	mi
  4052ca:	005b      	lslmi	r3, r3, #1
  4052cc:	2600      	movs	r6, #0
  4052ce:	1047      	asrs	r7, r0, #1
  4052d0:	005b      	lsls	r3, r3, #1
  4052d2:	4631      	mov	r1, r6
  4052d4:	2419      	movs	r4, #25
  4052d6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4052da:	188d      	adds	r5, r1, r2
  4052dc:	429d      	cmp	r5, r3
  4052de:	dc02      	bgt.n	4052e6 <__ieee754_sqrtf+0x4a>
  4052e0:	1b5b      	subs	r3, r3, r5
  4052e2:	18a9      	adds	r1, r5, r2
  4052e4:	4416      	add	r6, r2
  4052e6:	3c01      	subs	r4, #1
  4052e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4052ec:	ea4f 0252 	mov.w	r2, r2, lsr #1
  4052f0:	d1f3      	bne.n	4052da <__ieee754_sqrtf+0x3e>
  4052f2:	b113      	cbz	r3, 4052fa <__ieee754_sqrtf+0x5e>
  4052f4:	3601      	adds	r6, #1
  4052f6:	f026 0601 	bic.w	r6, r6, #1
  4052fa:	1070      	asrs	r0, r6, #1
  4052fc:	f100 507c 	add.w	r0, r0, #1056964608	; 0x3f000000
  405300:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
  405304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405308:	4601      	mov	r1, r0
  40530a:	f001 fc67 	bl	406bdc <__aeabi_fmul>
  40530e:	4621      	mov	r1, r4
  405310:	f001 fb5c 	bl	4069cc <__addsf3>
  405314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405316:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  40531a:	d001      	beq.n	405320 <__ieee754_sqrtf+0x84>
  40531c:	e00e      	b.n	40533c <__ieee754_sqrtf+0xa0>
  40531e:	460a      	mov	r2, r1
  405320:	005b      	lsls	r3, r3, #1
  405322:	021c      	lsls	r4, r3, #8
  405324:	f102 0101 	add.w	r1, r2, #1
  405328:	d5f9      	bpl.n	40531e <__ieee754_sqrtf+0x82>
  40532a:	1a80      	subs	r0, r0, r2
  40532c:	e7c6      	b.n	4052bc <__ieee754_sqrtf+0x20>
  40532e:	4601      	mov	r1, r0
  405330:	f001 fb4a 	bl	4069c8 <__aeabi_fsub>
  405334:	4601      	mov	r1, r0
  405336:	f001 fd05 	bl	406d44 <__aeabi_fdiv>
  40533a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40533c:	f04f 32ff 	mov.w	r2, #4294967295
  405340:	e7f3      	b.n	40532a <__ieee754_sqrtf+0x8e>
  405342:	bf00      	nop

00405344 <__kernel_cosf>:
  405344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405348:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
  40534c:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
  405350:	4606      	mov	r6, r0
  405352:	460f      	mov	r7, r1
  405354:	da49      	bge.n	4053ea <__kernel_cosf+0xa6>
  405356:	f001 fe1d 	bl	406f94 <__aeabi_f2iz>
  40535a:	2800      	cmp	r0, #0
  40535c:	f000 809d 	beq.w	40549a <__kernel_cosf+0x156>
  405360:	4631      	mov	r1, r6
  405362:	4630      	mov	r0, r6
  405364:	f001 fc3a 	bl	406bdc <__aeabi_fmul>
  405368:	494e      	ldr	r1, [pc, #312]	; (4054a4 <__kernel_cosf+0x160>)
  40536a:	4605      	mov	r5, r0
  40536c:	f001 fc36 	bl	406bdc <__aeabi_fmul>
  405370:	494d      	ldr	r1, [pc, #308]	; (4054a8 <__kernel_cosf+0x164>)
  405372:	f001 fb2b 	bl	4069cc <__addsf3>
  405376:	4629      	mov	r1, r5
  405378:	f001 fc30 	bl	406bdc <__aeabi_fmul>
  40537c:	494b      	ldr	r1, [pc, #300]	; (4054ac <__kernel_cosf+0x168>)
  40537e:	f001 fb23 	bl	4069c8 <__aeabi_fsub>
  405382:	4629      	mov	r1, r5
  405384:	f001 fc2a 	bl	406bdc <__aeabi_fmul>
  405388:	4949      	ldr	r1, [pc, #292]	; (4054b0 <__kernel_cosf+0x16c>)
  40538a:	f001 fb1f 	bl	4069cc <__addsf3>
  40538e:	4629      	mov	r1, r5
  405390:	f001 fc24 	bl	406bdc <__aeabi_fmul>
  405394:	4947      	ldr	r1, [pc, #284]	; (4054b4 <__kernel_cosf+0x170>)
  405396:	f001 fb17 	bl	4069c8 <__aeabi_fsub>
  40539a:	4629      	mov	r1, r5
  40539c:	f001 fc1e 	bl	406bdc <__aeabi_fmul>
  4053a0:	4945      	ldr	r1, [pc, #276]	; (4054b8 <__kernel_cosf+0x174>)
  4053a2:	f001 fb13 	bl	4069cc <__addsf3>
  4053a6:	4629      	mov	r1, r5
  4053a8:	f001 fc18 	bl	406bdc <__aeabi_fmul>
  4053ac:	4680      	mov	r8, r0
  4053ae:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4053b2:	4628      	mov	r0, r5
  4053b4:	f001 fc12 	bl	406bdc <__aeabi_fmul>
  4053b8:	4641      	mov	r1, r8
  4053ba:	4604      	mov	r4, r0
  4053bc:	4628      	mov	r0, r5
  4053be:	f001 fc0d 	bl	406bdc <__aeabi_fmul>
  4053c2:	4639      	mov	r1, r7
  4053c4:	4605      	mov	r5, r0
  4053c6:	4630      	mov	r0, r6
  4053c8:	f001 fc08 	bl	406bdc <__aeabi_fmul>
  4053cc:	4601      	mov	r1, r0
  4053ce:	4628      	mov	r0, r5
  4053d0:	f001 fafa 	bl	4069c8 <__aeabi_fsub>
  4053d4:	4601      	mov	r1, r0
  4053d6:	4620      	mov	r0, r4
  4053d8:	f001 faf6 	bl	4069c8 <__aeabi_fsub>
  4053dc:	4601      	mov	r1, r0
  4053de:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4053e2:	f001 faf1 	bl	4069c8 <__aeabi_fsub>
  4053e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4053ea:	4601      	mov	r1, r0
  4053ec:	f001 fbf6 	bl	406bdc <__aeabi_fmul>
  4053f0:	492c      	ldr	r1, [pc, #176]	; (4054a4 <__kernel_cosf+0x160>)
  4053f2:	4605      	mov	r5, r0
  4053f4:	f001 fbf2 	bl	406bdc <__aeabi_fmul>
  4053f8:	492b      	ldr	r1, [pc, #172]	; (4054a8 <__kernel_cosf+0x164>)
  4053fa:	f001 fae7 	bl	4069cc <__addsf3>
  4053fe:	4629      	mov	r1, r5
  405400:	f001 fbec 	bl	406bdc <__aeabi_fmul>
  405404:	4929      	ldr	r1, [pc, #164]	; (4054ac <__kernel_cosf+0x168>)
  405406:	f001 fadf 	bl	4069c8 <__aeabi_fsub>
  40540a:	4629      	mov	r1, r5
  40540c:	f001 fbe6 	bl	406bdc <__aeabi_fmul>
  405410:	4927      	ldr	r1, [pc, #156]	; (4054b0 <__kernel_cosf+0x16c>)
  405412:	f001 fadb 	bl	4069cc <__addsf3>
  405416:	4629      	mov	r1, r5
  405418:	f001 fbe0 	bl	406bdc <__aeabi_fmul>
  40541c:	4925      	ldr	r1, [pc, #148]	; (4054b4 <__kernel_cosf+0x170>)
  40541e:	f001 fad3 	bl	4069c8 <__aeabi_fsub>
  405422:	4629      	mov	r1, r5
  405424:	f001 fbda 	bl	406bdc <__aeabi_fmul>
  405428:	4923      	ldr	r1, [pc, #140]	; (4054b8 <__kernel_cosf+0x174>)
  40542a:	f001 facf 	bl	4069cc <__addsf3>
  40542e:	4629      	mov	r1, r5
  405430:	f001 fbd4 	bl	406bdc <__aeabi_fmul>
  405434:	4b21      	ldr	r3, [pc, #132]	; (4054bc <__kernel_cosf+0x178>)
  405436:	429c      	cmp	r4, r3
  405438:	4680      	mov	r8, r0
  40543a:	ddb8      	ble.n	4053ae <__kernel_cosf+0x6a>
  40543c:	4b20      	ldr	r3, [pc, #128]	; (4054c0 <__kernel_cosf+0x17c>)
  40543e:	429c      	cmp	r4, r3
  405440:	dc27      	bgt.n	405492 <__kernel_cosf+0x14e>
  405442:	f104 447f 	add.w	r4, r4, #4278190080	; 0xff000000
  405446:	4621      	mov	r1, r4
  405448:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40544c:	f001 fabc 	bl	4069c8 <__aeabi_fsub>
  405450:	4681      	mov	r9, r0
  405452:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  405456:	4628      	mov	r0, r5
  405458:	f001 fbc0 	bl	406bdc <__aeabi_fmul>
  40545c:	4621      	mov	r1, r4
  40545e:	f001 fab3 	bl	4069c8 <__aeabi_fsub>
  405462:	4641      	mov	r1, r8
  405464:	4604      	mov	r4, r0
  405466:	4628      	mov	r0, r5
  405468:	f001 fbb8 	bl	406bdc <__aeabi_fmul>
  40546c:	4639      	mov	r1, r7
  40546e:	4605      	mov	r5, r0
  405470:	4630      	mov	r0, r6
  405472:	f001 fbb3 	bl	406bdc <__aeabi_fmul>
  405476:	4601      	mov	r1, r0
  405478:	4628      	mov	r0, r5
  40547a:	f001 faa5 	bl	4069c8 <__aeabi_fsub>
  40547e:	4601      	mov	r1, r0
  405480:	4620      	mov	r0, r4
  405482:	f001 faa1 	bl	4069c8 <__aeabi_fsub>
  405486:	4601      	mov	r1, r0
  405488:	4648      	mov	r0, r9
  40548a:	f001 fa9d 	bl	4069c8 <__aeabi_fsub>
  40548e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405492:	f8df 9034 	ldr.w	r9, [pc, #52]	; 4054c8 <__kernel_cosf+0x184>
  405496:	4c0b      	ldr	r4, [pc, #44]	; (4054c4 <__kernel_cosf+0x180>)
  405498:	e7db      	b.n	405452 <__kernel_cosf+0x10e>
  40549a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40549e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4054a2:	bf00      	nop
  4054a4:	ad47d74e 	.word	0xad47d74e
  4054a8:	310f74f6 	.word	0x310f74f6
  4054ac:	3493f27c 	.word	0x3493f27c
  4054b0:	37d00d01 	.word	0x37d00d01
  4054b4:	3ab60b61 	.word	0x3ab60b61
  4054b8:	3d2aaaab 	.word	0x3d2aaaab
  4054bc:	3e999999 	.word	0x3e999999
  4054c0:	3f480000 	.word	0x3f480000
  4054c4:	3e900000 	.word	0x3e900000
  4054c8:	3f380000 	.word	0x3f380000

004054cc <__kernel_rem_pio2f>:
  4054cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4054d0:	b0dd      	sub	sp, #372	; 0x174
  4054d2:	4c90      	ldr	r4, [pc, #576]	; (405714 <__kernel_rem_pio2f+0x248>)
  4054d4:	9308      	str	r3, [sp, #32]
  4054d6:	3b01      	subs	r3, #1
  4054d8:	9301      	str	r3, [sp, #4]
  4054da:	1ed3      	subs	r3, r2, #3
  4054dc:	bf48      	it	mi
  4054de:	1d13      	addmi	r3, r2, #4
  4054e0:	9d66      	ldr	r5, [sp, #408]	; 0x198
  4054e2:	9107      	str	r1, [sp, #28]
  4054e4:	10db      	asrs	r3, r3, #3
  4054e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4054ea:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
  4054ee:	9309      	str	r3, [sp, #36]	; 0x24
  4054f0:	4619      	mov	r1, r3
  4054f2:	3301      	adds	r3, #1
  4054f4:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
  4054f8:	9405      	str	r4, [sp, #20]
  4054fa:	9a01      	ldr	r2, [sp, #4]
  4054fc:	9304      	str	r3, [sp, #16]
  4054fe:	9b05      	ldr	r3, [sp, #20]
  405500:	9002      	str	r0, [sp, #8]
  405502:	189c      	adds	r4, r3, r2
  405504:	eba1 0602 	sub.w	r6, r1, r2
  405508:	d417      	bmi.n	40553a <__kernel_rem_pio2f+0x6e>
  40550a:	4434      	add	r4, r6
  40550c:	2500      	movs	r5, #0
  40550e:	3401      	adds	r4, #1
  405510:	af1f      	add	r7, sp, #124	; 0x7c
  405512:	f8dd 819c 	ldr.w	r8, [sp, #412]	; 0x19c
  405516:	e008      	b.n	40552a <__kernel_rem_pio2f+0x5e>
  405518:	f858 0026 	ldr.w	r0, [r8, r6, lsl #2]
  40551c:	f001 fb0a 	bl	406b34 <__aeabi_i2f>
  405520:	3601      	adds	r6, #1
  405522:	42a6      	cmp	r6, r4
  405524:	f847 0f04 	str.w	r0, [r7, #4]!
  405528:	d007      	beq.n	40553a <__kernel_rem_pio2f+0x6e>
  40552a:	2e00      	cmp	r6, #0
  40552c:	daf4      	bge.n	405518 <__kernel_rem_pio2f+0x4c>
  40552e:	3601      	adds	r6, #1
  405530:	4628      	mov	r0, r5
  405532:	42a6      	cmp	r6, r4
  405534:	f847 0f04 	str.w	r0, [r7, #4]!
  405538:	d1f7      	bne.n	40552a <__kernel_rem_pio2f+0x5e>
  40553a:	9b05      	ldr	r3, [sp, #20]
  40553c:	2b00      	cmp	r3, #0
  40553e:	db28      	blt.n	405592 <__kernel_rem_pio2f+0xc6>
  405540:	9b08      	ldr	r3, [sp, #32]
  405542:	009e      	lsls	r6, r3, #2
  405544:	9b02      	ldr	r3, [sp, #8]
  405546:	1f35      	subs	r5, r6, #4
  405548:	441d      	add	r5, r3
  40554a:	ab20      	add	r3, sp, #128	; 0x80
  40554c:	441e      	add	r6, r3
  40554e:	9b05      	ldr	r3, [sp, #20]
  405550:	aa48      	add	r2, sp, #288	; 0x120
  405552:	f04f 0900 	mov.w	r9, #0
  405556:	eb02 0883 	add.w	r8, r2, r3, lsl #2
  40555a:	af47      	add	r7, sp, #284	; 0x11c
  40555c:	9b01      	ldr	r3, [sp, #4]
  40555e:	2b00      	cmp	r3, #0
  405560:	f2c0 82b9 	blt.w	405ad6 <__kernel_rem_pio2f+0x60a>
  405564:	9b02      	ldr	r3, [sp, #8]
  405566:	46b3      	mov	fp, r6
  405568:	1f1c      	subs	r4, r3, #4
  40556a:	46ca      	mov	sl, r9
  40556c:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
  405570:	f854 0f04 	ldr.w	r0, [r4, #4]!
  405574:	f001 fb32 	bl	406bdc <__aeabi_fmul>
  405578:	4601      	mov	r1, r0
  40557a:	4650      	mov	r0, sl
  40557c:	f001 fa26 	bl	4069cc <__addsf3>
  405580:	42ac      	cmp	r4, r5
  405582:	4682      	mov	sl, r0
  405584:	d1f2      	bne.n	40556c <__kernel_rem_pio2f+0xa0>
  405586:	f847 af04 	str.w	sl, [r7, #4]!
  40558a:	4547      	cmp	r7, r8
  40558c:	f106 0604 	add.w	r6, r6, #4
  405590:	d1e4      	bne.n	40555c <__kernel_rem_pio2f+0x90>
  405592:	9805      	ldr	r0, [sp, #20]
  405594:	9908      	ldr	r1, [sp, #32]
  405596:	9c02      	ldr	r4, [sp, #8]
  405598:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
  40559c:	4603      	mov	r3, r0
  40559e:	4413      	add	r3, r2
  4055a0:	009b      	lsls	r3, r3, #2
  4055a2:	440a      	add	r2, r1
  4055a4:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
  4055a8:	1f19      	subs	r1, r3, #4
  4055aa:	eb04 0582 	add.w	r5, r4, r2, lsl #2
  4055ae:	4453      	add	r3, sl
  4055b0:	eb0a 0201 	add.w	r2, sl, r1
  4055b4:	920a      	str	r2, [sp, #40]	; 0x28
  4055b6:	930b      	str	r3, [sp, #44]	; 0x2c
  4055b8:	4680      	mov	r8, r0
  4055ba:	ea4f 0388 	mov.w	r3, r8, lsl #2
  4055be:	aa5c      	add	r2, sp, #368	; 0x170
  4055c0:	9303      	str	r3, [sp, #12]
  4055c2:	18d3      	adds	r3, r2, r3
  4055c4:	f1b8 0f00 	cmp.w	r8, #0
  4055c8:	f853 9c50 	ldr.w	r9, [r3, #-80]
  4055cc:	dd22      	ble.n	405614 <__kernel_rem_pio2f+0x148>
  4055ce:	eb02 0488 	add.w	r4, r2, r8, lsl #2
  4055d2:	3c54      	subs	r4, #84	; 0x54
  4055d4:	ae0b      	add	r6, sp, #44	; 0x2c
  4055d6:	af47      	add	r7, sp, #284	; 0x11c
  4055d8:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
  4055dc:	4648      	mov	r0, r9
  4055de:	f001 fafd 	bl	406bdc <__aeabi_fmul>
  4055e2:	f001 fcd7 	bl	406f94 <__aeabi_f2iz>
  4055e6:	f001 faa5 	bl	406b34 <__aeabi_i2f>
  4055ea:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  4055ee:	4683      	mov	fp, r0
  4055f0:	f001 faf4 	bl	406bdc <__aeabi_fmul>
  4055f4:	4601      	mov	r1, r0
  4055f6:	4648      	mov	r0, r9
  4055f8:	f001 f9e6 	bl	4069c8 <__aeabi_fsub>
  4055fc:	f001 fcca 	bl	406f94 <__aeabi_f2iz>
  405600:	f854 1904 	ldr.w	r1, [r4], #-4
  405604:	f846 0f04 	str.w	r0, [r6, #4]!
  405608:	4658      	mov	r0, fp
  40560a:	f001 f9df 	bl	4069cc <__addsf3>
  40560e:	42bc      	cmp	r4, r7
  405610:	4681      	mov	r9, r0
  405612:	d1e1      	bne.n	4055d8 <__kernel_rem_pio2f+0x10c>
  405614:	9e04      	ldr	r6, [sp, #16]
  405616:	4648      	mov	r0, r9
  405618:	4631      	mov	r1, r6
  40561a:	f000 fcbb 	bl	405f94 <scalbnf>
  40561e:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
  405622:	4604      	mov	r4, r0
  405624:	f001 fada 	bl	406bdc <__aeabi_fmul>
  405628:	f000 fc6e 	bl	405f08 <floorf>
  40562c:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
  405630:	f001 fad4 	bl	406bdc <__aeabi_fmul>
  405634:	4601      	mov	r1, r0
  405636:	4620      	mov	r0, r4
  405638:	f001 f9c6 	bl	4069c8 <__aeabi_fsub>
  40563c:	4604      	mov	r4, r0
  40563e:	f001 fca9 	bl	406f94 <__aeabi_f2iz>
  405642:	4681      	mov	r9, r0
  405644:	9006      	str	r0, [sp, #24]
  405646:	f001 fa75 	bl	406b34 <__aeabi_i2f>
  40564a:	4601      	mov	r1, r0
  40564c:	4620      	mov	r0, r4
  40564e:	f001 f9bb 	bl	4069c8 <__aeabi_fsub>
  405652:	2e00      	cmp	r6, #0
  405654:	4607      	mov	r7, r0
  405656:	f340 80e6 	ble.w	405826 <__kernel_rem_pio2f+0x35a>
  40565a:	f108 31ff 	add.w	r1, r8, #4294967295
  40565e:	f1c6 0308 	rsb	r3, r6, #8
  405662:	f85a 2021 	ldr.w	r2, [sl, r1, lsl #2]
  405666:	fa42 f003 	asr.w	r0, r2, r3
  40566a:	fa00 f303 	lsl.w	r3, r0, r3
  40566e:	1ad3      	subs	r3, r2, r3
  405670:	464a      	mov	r2, r9
  405672:	f1c6 0407 	rsb	r4, r6, #7
  405676:	4402      	add	r2, r0
  405678:	f84a 3021 	str.w	r3, [sl, r1, lsl #2]
  40567c:	9206      	str	r2, [sp, #24]
  40567e:	fa43 f404 	asr.w	r4, r3, r4
  405682:	2c00      	cmp	r4, #0
  405684:	dd5b      	ble.n	40573e <__kernel_rem_pio2f+0x272>
  405686:	9b06      	ldr	r3, [sp, #24]
  405688:	f1b8 0f00 	cmp.w	r8, #0
  40568c:	f103 0301 	add.w	r3, r3, #1
  405690:	9306      	str	r3, [sp, #24]
  405692:	f340 823b 	ble.w	405b0c <__kernel_rem_pio2f+0x640>
  405696:	f8da 6000 	ldr.w	r6, [sl]
  40569a:	2e00      	cmp	r6, #0
  40569c:	f040 8294 	bne.w	405bc8 <__kernel_rem_pio2f+0x6fc>
  4056a0:	f1b8 0f01 	cmp.w	r8, #1
  4056a4:	f340 8255 	ble.w	405b52 <__kernel_rem_pio2f+0x686>
  4056a8:	4652      	mov	r2, sl
  4056aa:	2301      	movs	r3, #1
  4056ac:	f852 6f04 	ldr.w	r6, [r2, #4]!
  4056b0:	2e00      	cmp	r6, #0
  4056b2:	f000 824a 	beq.w	405b4a <__kernel_rem_pio2f+0x67e>
  4056b6:	1c59      	adds	r1, r3, #1
  4056b8:	f5c6 7680 	rsb	r6, r6, #256	; 0x100
  4056bc:	4588      	cmp	r8, r1
  4056be:	f84a 6023 	str.w	r6, [sl, r3, lsl #2]
  4056c2:	dd14      	ble.n	4056ee <__kernel_rem_pio2f+0x222>
  4056c4:	f85a 2021 	ldr.w	r2, [sl, r1, lsl #2]
  4056c8:	3302      	adds	r3, #2
  4056ca:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
  4056ce:	4598      	cmp	r8, r3
  4056d0:	f84a 2021 	str.w	r2, [sl, r1, lsl #2]
  4056d4:	dd0b      	ble.n	4056ee <__kernel_rem_pio2f+0x222>
  4056d6:	9a03      	ldr	r2, [sp, #12]
  4056d8:	4452      	add	r2, sl
  4056da:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  4056de:	4691      	mov	r9, r2
  4056e0:	681a      	ldr	r2, [r3, #0]
  4056e2:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
  4056e6:	f843 2b04 	str.w	r2, [r3], #4
  4056ea:	454b      	cmp	r3, r9
  4056ec:	d1f8      	bne.n	4056e0 <__kernel_rem_pio2f+0x214>
  4056ee:	9b04      	ldr	r3, [sp, #16]
  4056f0:	2b00      	cmp	r3, #0
  4056f2:	dd11      	ble.n	405718 <__kernel_rem_pio2f+0x24c>
  4056f4:	9b04      	ldr	r3, [sp, #16]
  4056f6:	2b01      	cmp	r3, #1
  4056f8:	f04f 0601 	mov.w	r6, #1
  4056fc:	f040 820e 	bne.w	405b1c <__kernel_rem_pio2f+0x650>
  405700:	f108 32ff 	add.w	r2, r8, #4294967295
  405704:	f85a 3022 	ldr.w	r3, [sl, r2, lsl #2]
  405708:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  40570c:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  405710:	e20e      	b.n	405b30 <__kernel_rem_pio2f+0x664>
  405712:	bf00      	nop
  405714:	0040dc7c 	.word	0x0040dc7c
  405718:	2c02      	cmp	r4, #2
  40571a:	d110      	bne.n	40573e <__kernel_rem_pio2f+0x272>
  40571c:	4639      	mov	r1, r7
  40571e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405722:	f001 f951 	bl	4069c8 <__aeabi_fsub>
  405726:	4607      	mov	r7, r0
  405728:	9904      	ldr	r1, [sp, #16]
  40572a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40572e:	f000 fc31 	bl	405f94 <scalbnf>
  405732:	4601      	mov	r1, r0
  405734:	4638      	mov	r0, r7
  405736:	f001 f947 	bl	4069c8 <__aeabi_fsub>
  40573a:	2402      	movs	r4, #2
  40573c:	4607      	mov	r7, r0
  40573e:	2100      	movs	r1, #0
  405740:	4638      	mov	r0, r7
  405742:	f001 fbdf 	bl	406f04 <__aeabi_fcmpeq>
  405746:	2800      	cmp	r0, #0
  405748:	f000 8083 	beq.w	405852 <__kernel_rem_pio2f+0x386>
  40574c:	9b05      	ldr	r3, [sp, #20]
  40574e:	f108 37ff 	add.w	r7, r8, #4294967295
  405752:	42bb      	cmp	r3, r7
  405754:	dc0f      	bgt.n	405776 <__kernel_rem_pio2f+0x2aa>
  405756:	f108 4380 	add.w	r3, r8, #1073741824	; 0x40000000
  40575a:	3b01      	subs	r3, #1
  40575c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40575e:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  405762:	2200      	movs	r2, #0
  405764:	f853 1904 	ldr.w	r1, [r3], #-4
  405768:	4283      	cmp	r3, r0
  40576a:	ea42 0201 	orr.w	r2, r2, r1
  40576e:	d1f9      	bne.n	405764 <__kernel_rem_pio2f+0x298>
  405770:	2a00      	cmp	r2, #0
  405772:	f040 809d 	bne.w	4058b0 <__kernel_rem_pio2f+0x3e4>
  405776:	9b05      	ldr	r3, [sp, #20]
  405778:	3b01      	subs	r3, #1
  40577a:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
  40577e:	2b00      	cmp	r3, #0
  405780:	f040 81f4 	bne.w	405b6c <__kernel_rem_pio2f+0x6a0>
  405784:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405786:	2301      	movs	r3, #1
  405788:	f852 1904 	ldr.w	r1, [r2], #-4
  40578c:	3301      	adds	r3, #1
  40578e:	2900      	cmp	r1, #0
  405790:	d0fa      	beq.n	405788 <__kernel_rem_pio2f+0x2bc>
  405792:	4443      	add	r3, r8
  405794:	461a      	mov	r2, r3
  405796:	9306      	str	r3, [sp, #24]
  405798:	f108 0301 	add.w	r3, r8, #1
  40579c:	4293      	cmp	r3, r2
  40579e:	dc37      	bgt.n	405810 <__kernel_rem_pio2f+0x344>
  4057a0:	9908      	ldr	r1, [sp, #32]
  4057a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4057a4:	eb01 0708 	add.w	r7, r1, r8
  4057a8:	a920      	add	r1, sp, #128	; 0x80
  4057aa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  4057ae:	9906      	ldr	r1, [sp, #24]
  4057b0:	189e      	adds	r6, r3, r2
  4057b2:	eb01 0902 	add.w	r9, r1, r2
  4057b6:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
  4057ba:	9a67      	ldr	r2, [sp, #412]	; 0x19c
  4057bc:	3e01      	subs	r6, #1
  4057be:	eb02 0686 	add.w	r6, r2, r6, lsl #2
  4057c2:	aa48      	add	r2, sp, #288	; 0x120
  4057c4:	eb02 0883 	add.w	r8, r2, r3, lsl #2
  4057c8:	9b67      	ldr	r3, [sp, #412]	; 0x19c
  4057ca:	eb03 0389 	add.w	r3, r3, r9, lsl #2
  4057ce:	9303      	str	r3, [sp, #12]
  4057d0:	f856 0f04 	ldr.w	r0, [r6, #4]!
  4057d4:	f001 f9ae 	bl	406b34 <__aeabi_i2f>
  4057d8:	9b01      	ldr	r3, [sp, #4]
  4057da:	f847 0b04 	str.w	r0, [r7], #4
  4057de:	2b00      	cmp	r3, #0
  4057e0:	db19      	blt.n	405816 <__kernel_rem_pio2f+0x34a>
  4057e2:	9b02      	ldr	r3, [sp, #8]
  4057e4:	46bb      	mov	fp, r7
  4057e6:	1f1c      	subs	r4, r3, #4
  4057e8:	f04f 0900 	mov.w	r9, #0
  4057ec:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
  4057f0:	f854 0f04 	ldr.w	r0, [r4, #4]!
  4057f4:	f001 f9f2 	bl	406bdc <__aeabi_fmul>
  4057f8:	4601      	mov	r1, r0
  4057fa:	4648      	mov	r0, r9
  4057fc:	f001 f8e6 	bl	4069cc <__addsf3>
  405800:	42ac      	cmp	r4, r5
  405802:	4681      	mov	r9, r0
  405804:	d1f2      	bne.n	4057ec <__kernel_rem_pio2f+0x320>
  405806:	9b03      	ldr	r3, [sp, #12]
  405808:	f848 9b04 	str.w	r9, [r8], #4
  40580c:	429e      	cmp	r6, r3
  40580e:	d1df      	bne.n	4057d0 <__kernel_rem_pio2f+0x304>
  405810:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405814:	e6d1      	b.n	4055ba <__kernel_rem_pio2f+0xee>
  405816:	9b03      	ldr	r3, [sp, #12]
  405818:	f04f 0900 	mov.w	r9, #0
  40581c:	429e      	cmp	r6, r3
  40581e:	f848 9b04 	str.w	r9, [r8], #4
  405822:	d1d5      	bne.n	4057d0 <__kernel_rem_pio2f+0x304>
  405824:	e7f4      	b.n	405810 <__kernel_rem_pio2f+0x344>
  405826:	d105      	bne.n	405834 <__kernel_rem_pio2f+0x368>
  405828:	f108 33ff 	add.w	r3, r8, #4294967295
  40582c:	f85a 4023 	ldr.w	r4, [sl, r3, lsl #2]
  405830:	1224      	asrs	r4, r4, #8
  405832:	e726      	b.n	405682 <__kernel_rem_pio2f+0x1b6>
  405834:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  405838:	f001 fb82 	bl	406f40 <__aeabi_fcmpge>
  40583c:	2800      	cmp	r0, #0
  40583e:	f040 8153 	bne.w	405ae8 <__kernel_rem_pio2f+0x61c>
  405842:	4604      	mov	r4, r0
  405844:	2100      	movs	r1, #0
  405846:	4638      	mov	r0, r7
  405848:	f001 fb5c 	bl	406f04 <__aeabi_fcmpeq>
  40584c:	2800      	cmp	r0, #0
  40584e:	f47f af7d 	bne.w	40574c <__kernel_rem_pio2f+0x280>
  405852:	9e04      	ldr	r6, [sp, #16]
  405854:	4638      	mov	r0, r7
  405856:	4271      	negs	r1, r6
  405858:	f000 fb9c 	bl	405f94 <scalbnf>
  40585c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  405860:	46a1      	mov	r9, r4
  405862:	4604      	mov	r4, r0
  405864:	f001 fb6c 	bl	406f40 <__aeabi_fcmpge>
  405868:	2800      	cmp	r0, #0
  40586a:	f000 818d 	beq.w	405b88 <__kernel_rem_pio2f+0x6bc>
  40586e:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
  405872:	4620      	mov	r0, r4
  405874:	f001 f9b2 	bl	406bdc <__aeabi_fmul>
  405878:	f001 fb8c 	bl	406f94 <__aeabi_f2iz>
  40587c:	f001 f95a 	bl	406b34 <__aeabi_i2f>
  405880:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  405884:	4605      	mov	r5, r0
  405886:	f001 f9a9 	bl	406bdc <__aeabi_fmul>
  40588a:	4601      	mov	r1, r0
  40588c:	4620      	mov	r0, r4
  40588e:	f001 f89b 	bl	4069c8 <__aeabi_fsub>
  405892:	f001 fb7f 	bl	406f94 <__aeabi_f2iz>
  405896:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
  40589a:	4628      	mov	r0, r5
  40589c:	f001 fb7a 	bl	406f94 <__aeabi_f2iz>
  4058a0:	f108 0701 	add.w	r7, r8, #1
  4058a4:	4633      	mov	r3, r6
  4058a6:	3308      	adds	r3, #8
  4058a8:	9304      	str	r3, [sp, #16]
  4058aa:	f84a 0027 	str.w	r0, [sl, r7, lsl #2]
  4058ae:	e012      	b.n	4058d6 <__kernel_rem_pio2f+0x40a>
  4058b0:	9a04      	ldr	r2, [sp, #16]
  4058b2:	f85a 3027 	ldr.w	r3, [sl, r7, lsl #2]
  4058b6:	3a08      	subs	r2, #8
  4058b8:	46a1      	mov	r9, r4
  4058ba:	9204      	str	r2, [sp, #16]
  4058bc:	b95b      	cbnz	r3, 4058d6 <__kernel_rem_pio2f+0x40a>
  4058be:	f107 4380 	add.w	r3, r7, #1073741824	; 0x40000000
  4058c2:	3b01      	subs	r3, #1
  4058c4:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  4058c8:	f853 1904 	ldr.w	r1, [r3], #-4
  4058cc:	3f01      	subs	r7, #1
  4058ce:	3a08      	subs	r2, #8
  4058d0:	2900      	cmp	r1, #0
  4058d2:	d0f9      	beq.n	4058c8 <__kernel_rem_pio2f+0x3fc>
  4058d4:	9204      	str	r2, [sp, #16]
  4058d6:	9904      	ldr	r1, [sp, #16]
  4058d8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4058dc:	f000 fb5a 	bl	405f94 <scalbnf>
  4058e0:	2f00      	cmp	r7, #0
  4058e2:	4604      	mov	r4, r0
  4058e4:	f2c0 815c 	blt.w	405ba0 <__kernel_rem_pio2f+0x6d4>
  4058e8:	00bb      	lsls	r3, r7, #2
  4058ea:	a948      	add	r1, sp, #288	; 0x120
  4058ec:	1d1a      	adds	r2, r3, #4
  4058ee:	eb01 0803 	add.w	r8, r1, r3
  4058f2:	9301      	str	r3, [sp, #4]
  4058f4:	9202      	str	r2, [sp, #8]
  4058f6:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
  4058fa:	eb0a 0b02 	add.w	fp, sl, r2
  4058fe:	f108 0504 	add.w	r5, r8, #4
  405902:	f85b 0d04 	ldr.w	r0, [fp, #-4]!
  405906:	f001 f915 	bl	406b34 <__aeabi_i2f>
  40590a:	4621      	mov	r1, r4
  40590c:	f001 f966 	bl	406bdc <__aeabi_fmul>
  405910:	4631      	mov	r1, r6
  405912:	f845 0d04 	str.w	r0, [r5, #-4]!
  405916:	4620      	mov	r0, r4
  405918:	f001 f960 	bl	406bdc <__aeabi_fmul>
  40591c:	45d3      	cmp	fp, sl
  40591e:	4604      	mov	r4, r0
  405920:	d1ef      	bne.n	405902 <__kernel_rem_pio2f+0x436>
  405922:	2600      	movs	r6, #0
  405924:	f8dd b014 	ldr.w	fp, [sp, #20]
  405928:	9703      	str	r7, [sp, #12]
  40592a:	f1a8 0804 	sub.w	r8, r8, #4
  40592e:	46b2      	mov	sl, r6
  405930:	f1bb 0f00 	cmp.w	fp, #0
  405934:	bfb8      	it	lt
  405936:	2500      	movlt	r5, #0
  405938:	db15      	blt.n	405966 <__kernel_rem_pio2f+0x49a>
  40593a:	4ea5      	ldr	r6, [pc, #660]	; (405bd0 <__kernel_rem_pio2f+0x704>)
  40593c:	48a5      	ldr	r0, [pc, #660]	; (405bd4 <__kernel_rem_pio2f+0x708>)
  40593e:	4647      	mov	r7, r8
  405940:	2500      	movs	r5, #0
  405942:	2400      	movs	r4, #0
  405944:	e003      	b.n	40594e <__kernel_rem_pio2f+0x482>
  405946:	4554      	cmp	r4, sl
  405948:	dc0d      	bgt.n	405966 <__kernel_rem_pio2f+0x49a>
  40594a:	f856 0f04 	ldr.w	r0, [r6, #4]!
  40594e:	f857 1f04 	ldr.w	r1, [r7, #4]!
  405952:	f001 f943 	bl	406bdc <__aeabi_fmul>
  405956:	4601      	mov	r1, r0
  405958:	4628      	mov	r0, r5
  40595a:	f001 f837 	bl	4069cc <__addsf3>
  40595e:	3401      	adds	r4, #1
  405960:	45a3      	cmp	fp, r4
  405962:	4605      	mov	r5, r0
  405964:	daef      	bge.n	405946 <__kernel_rem_pio2f+0x47a>
  405966:	ab5c      	add	r3, sp, #368	; 0x170
  405968:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  40596c:	f1a8 0804 	sub.w	r8, r8, #4
  405970:	f843 5ca0 	str.w	r5, [r3, #-160]
  405974:	ab46      	add	r3, sp, #280	; 0x118
  405976:	4543      	cmp	r3, r8
  405978:	f10a 0a01 	add.w	sl, sl, #1
  40597c:	d1d8      	bne.n	405930 <__kernel_rem_pio2f+0x464>
  40597e:	9b66      	ldr	r3, [sp, #408]	; 0x198
  405980:	9f03      	ldr	r7, [sp, #12]
  405982:	2b03      	cmp	r3, #3
  405984:	d85a      	bhi.n	405a3c <__kernel_rem_pio2f+0x570>
  405986:	e8df f003 	tbb	[pc, r3]
  40598a:	5f8e      	.short	0x5f8e
  40598c:	025f      	.short	0x025f
  40598e:	2f00      	cmp	r7, #0
  405990:	f340 8104 	ble.w	405b9c <__kernel_rem_pio2f+0x6d0>
  405994:	9a01      	ldr	r2, [sp, #4]
  405996:	a95c      	add	r1, sp, #368	; 0x170
  405998:	188b      	adds	r3, r1, r2
  40599a:	ac34      	add	r4, sp, #208	; 0xd0
  40599c:	f853 6ca0 	ldr.w	r6, [r3, #-160]
  4059a0:	18a5      	adds	r5, r4, r2
  4059a2:	f855 ac04 	ldr.w	sl, [r5, #-4]
  4059a6:	4631      	mov	r1, r6
  4059a8:	4650      	mov	r0, sl
  4059aa:	f001 f80f 	bl	4069cc <__addsf3>
  4059ae:	4680      	mov	r8, r0
  4059b0:	4601      	mov	r1, r0
  4059b2:	4650      	mov	r0, sl
  4059b4:	f001 f808 	bl	4069c8 <__aeabi_fsub>
  4059b8:	4631      	mov	r1, r6
  4059ba:	f001 f807 	bl	4069cc <__addsf3>
  4059be:	6028      	str	r0, [r5, #0]
  4059c0:	f845 8d04 	str.w	r8, [r5, #-4]!
  4059c4:	42ac      	cmp	r4, r5
  4059c6:	4646      	mov	r6, r8
  4059c8:	d1eb      	bne.n	4059a2 <__kernel_rem_pio2f+0x4d6>
  4059ca:	2f01      	cmp	r7, #1
  4059cc:	f340 80e6 	ble.w	405b9c <__kernel_rem_pio2f+0x6d0>
  4059d0:	9a01      	ldr	r2, [sp, #4]
  4059d2:	a95c      	add	r1, sp, #368	; 0x170
  4059d4:	188b      	adds	r3, r1, r2
  4059d6:	4414      	add	r4, r2
  4059d8:	f853 6ca0 	ldr.w	r6, [r3, #-160]
  4059dc:	4625      	mov	r5, r4
  4059de:	f10d 0ad4 	add.w	sl, sp, #212	; 0xd4
  4059e2:	f855 8c04 	ldr.w	r8, [r5, #-4]
  4059e6:	4631      	mov	r1, r6
  4059e8:	4640      	mov	r0, r8
  4059ea:	f000 ffef 	bl	4069cc <__addsf3>
  4059ee:	4607      	mov	r7, r0
  4059f0:	4601      	mov	r1, r0
  4059f2:	4640      	mov	r0, r8
  4059f4:	f000 ffe8 	bl	4069c8 <__aeabi_fsub>
  4059f8:	4631      	mov	r1, r6
  4059fa:	f000 ffe7 	bl	4069cc <__addsf3>
  4059fe:	6028      	str	r0, [r5, #0]
  405a00:	f845 7d04 	str.w	r7, [r5, #-4]!
  405a04:	45aa      	cmp	sl, r5
  405a06:	463e      	mov	r6, r7
  405a08:	d1eb      	bne.n	4059e2 <__kernel_rem_pio2f+0x516>
  405a0a:	2000      	movs	r0, #0
  405a0c:	3404      	adds	r4, #4
  405a0e:	ad36      	add	r5, sp, #216	; 0xd8
  405a10:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  405a14:	f000 ffda 	bl	4069cc <__addsf3>
  405a18:	42a5      	cmp	r5, r4
  405a1a:	d1f9      	bne.n	405a10 <__kernel_rem_pio2f+0x544>
  405a1c:	f1b9 0f00 	cmp.w	r9, #0
  405a20:	f000 80b9 	beq.w	405b96 <__kernel_rem_pio2f+0x6ca>
  405a24:	9a34      	ldr	r2, [sp, #208]	; 0xd0
  405a26:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  405a28:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  405a2c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  405a30:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  405a34:	9c07      	ldr	r4, [sp, #28]
  405a36:	60a0      	str	r0, [r4, #8]
  405a38:	6022      	str	r2, [r4, #0]
  405a3a:	6063      	str	r3, [r4, #4]
  405a3c:	9b06      	ldr	r3, [sp, #24]
  405a3e:	f003 0007 	and.w	r0, r3, #7
  405a42:	b05d      	add	sp, #372	; 0x174
  405a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a48:	9c01      	ldr	r4, [sp, #4]
  405a4a:	ad34      	add	r5, sp, #208	; 0xd0
  405a4c:	3404      	adds	r4, #4
  405a4e:	442c      	add	r4, r5
  405a50:	2000      	movs	r0, #0
  405a52:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  405a56:	f000 ffb9 	bl	4069cc <__addsf3>
  405a5a:	42ac      	cmp	r4, r5
  405a5c:	d1f9      	bne.n	405a52 <__kernel_rem_pio2f+0x586>
  405a5e:	f1b9 0f00 	cmp.w	r9, #0
  405a62:	f000 8085 	beq.w	405b70 <__kernel_rem_pio2f+0x6a4>
  405a66:	9a07      	ldr	r2, [sp, #28]
  405a68:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
  405a6c:	4601      	mov	r1, r0
  405a6e:	6013      	str	r3, [r2, #0]
  405a70:	9834      	ldr	r0, [sp, #208]	; 0xd0
  405a72:	f000 ffa9 	bl	4069c8 <__aeabi_fsub>
  405a76:	2f00      	cmp	r7, #0
  405a78:	dd0b      	ble.n	405a92 <__kernel_rem_pio2f+0x5c6>
  405a7a:	ad34      	add	r5, sp, #208	; 0xd0
  405a7c:	2401      	movs	r4, #1
  405a7e:	3401      	adds	r4, #1
  405a80:	f855 1f04 	ldr.w	r1, [r5, #4]!
  405a84:	f000 ffa2 	bl	4069cc <__addsf3>
  405a88:	42a7      	cmp	r7, r4
  405a8a:	daf8      	bge.n	405a7e <__kernel_rem_pio2f+0x5b2>
  405a8c:	f1b9 0f00 	cmp.w	r9, #0
  405a90:	d001      	beq.n	405a96 <__kernel_rem_pio2f+0x5ca>
  405a92:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  405a96:	9b07      	ldr	r3, [sp, #28]
  405a98:	6058      	str	r0, [r3, #4]
  405a9a:	9b06      	ldr	r3, [sp, #24]
  405a9c:	f003 0007 	and.w	r0, r3, #7
  405aa0:	b05d      	add	sp, #372	; 0x174
  405aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405aa6:	9b02      	ldr	r3, [sp, #8]
  405aa8:	ad34      	add	r5, sp, #208	; 0xd0
  405aaa:	442b      	add	r3, r5
  405aac:	2000      	movs	r0, #0
  405aae:	461c      	mov	r4, r3
  405ab0:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  405ab4:	f000 ff8a 	bl	4069cc <__addsf3>
  405ab8:	42a5      	cmp	r5, r4
  405aba:	d1f9      	bne.n	405ab0 <__kernel_rem_pio2f+0x5e4>
  405abc:	f1b9 0f00 	cmp.w	r9, #0
  405ac0:	d001      	beq.n	405ac6 <__kernel_rem_pio2f+0x5fa>
  405ac2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  405ac6:	9b07      	ldr	r3, [sp, #28]
  405ac8:	6018      	str	r0, [r3, #0]
  405aca:	9b06      	ldr	r3, [sp, #24]
  405acc:	f003 0007 	and.w	r0, r3, #7
  405ad0:	b05d      	add	sp, #372	; 0x174
  405ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ad6:	46ca      	mov	sl, r9
  405ad8:	f847 af04 	str.w	sl, [r7, #4]!
  405adc:	4547      	cmp	r7, r8
  405ade:	f106 0604 	add.w	r6, r6, #4
  405ae2:	f47f ad3b 	bne.w	40555c <__kernel_rem_pio2f+0x90>
  405ae6:	e554      	b.n	405592 <__kernel_rem_pio2f+0xc6>
  405ae8:	9b06      	ldr	r3, [sp, #24]
  405aea:	f1b8 0f00 	cmp.w	r8, #0
  405aee:	f103 0301 	add.w	r3, r3, #1
  405af2:	9306      	str	r3, [sp, #24]
  405af4:	bfc8      	it	gt
  405af6:	2402      	movgt	r4, #2
  405af8:	f73f adcd 	bgt.w	405696 <__kernel_rem_pio2f+0x1ca>
  405afc:	4639      	mov	r1, r7
  405afe:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405b02:	f000 ff61 	bl	4069c8 <__aeabi_fsub>
  405b06:	2402      	movs	r4, #2
  405b08:	4607      	mov	r7, r0
  405b0a:	e618      	b.n	40573e <__kernel_rem_pio2f+0x272>
  405b0c:	9b04      	ldr	r3, [sp, #16]
  405b0e:	2b00      	cmp	r3, #0
  405b10:	dd22      	ble.n	405b58 <__kernel_rem_pio2f+0x68c>
  405b12:	2600      	movs	r6, #0
  405b14:	9b04      	ldr	r3, [sp, #16]
  405b16:	2b01      	cmp	r3, #1
  405b18:	f43f adf2 	beq.w	405700 <__kernel_rem_pio2f+0x234>
  405b1c:	2b02      	cmp	r3, #2
  405b1e:	d107      	bne.n	405b30 <__kernel_rem_pio2f+0x664>
  405b20:	f108 32ff 	add.w	r2, r8, #4294967295
  405b24:	f85a 3022 	ldr.w	r3, [sl, r2, lsl #2]
  405b28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  405b2c:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  405b30:	2c02      	cmp	r4, #2
  405b32:	f47f ae04 	bne.w	40573e <__kernel_rem_pio2f+0x272>
  405b36:	4639      	mov	r1, r7
  405b38:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405b3c:	f000 ff44 	bl	4069c8 <__aeabi_fsub>
  405b40:	4607      	mov	r7, r0
  405b42:	2e00      	cmp	r6, #0
  405b44:	f43f adfb 	beq.w	40573e <__kernel_rem_pio2f+0x272>
  405b48:	e5ee      	b.n	405728 <__kernel_rem_pio2f+0x25c>
  405b4a:	3301      	adds	r3, #1
  405b4c:	4598      	cmp	r8, r3
  405b4e:	f47f adad 	bne.w	4056ac <__kernel_rem_pio2f+0x1e0>
  405b52:	9b04      	ldr	r3, [sp, #16]
  405b54:	2b00      	cmp	r3, #0
  405b56:	dcdd      	bgt.n	405b14 <__kernel_rem_pio2f+0x648>
  405b58:	2c02      	cmp	r4, #2
  405b5a:	f47f adf0 	bne.w	40573e <__kernel_rem_pio2f+0x272>
  405b5e:	4639      	mov	r1, r7
  405b60:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405b64:	f000 ff30 	bl	4069c8 <__aeabi_fsub>
  405b68:	4607      	mov	r7, r0
  405b6a:	e5e8      	b.n	40573e <__kernel_rem_pio2f+0x272>
  405b6c:	2301      	movs	r3, #1
  405b6e:	e610      	b.n	405792 <__kernel_rem_pio2f+0x2c6>
  405b70:	9b07      	ldr	r3, [sp, #28]
  405b72:	4601      	mov	r1, r0
  405b74:	6018      	str	r0, [r3, #0]
  405b76:	9834      	ldr	r0, [sp, #208]	; 0xd0
  405b78:	f000 ff26 	bl	4069c8 <__aeabi_fsub>
  405b7c:	2f00      	cmp	r7, #0
  405b7e:	f73f af7c 	bgt.w	405a7a <__kernel_rem_pio2f+0x5ae>
  405b82:	9b07      	ldr	r3, [sp, #28]
  405b84:	6058      	str	r0, [r3, #4]
  405b86:	e788      	b.n	405a9a <__kernel_rem_pio2f+0x5ce>
  405b88:	4620      	mov	r0, r4
  405b8a:	f001 fa03 	bl	406f94 <__aeabi_f2iz>
  405b8e:	4647      	mov	r7, r8
  405b90:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
  405b94:	e69f      	b.n	4058d6 <__kernel_rem_pio2f+0x40a>
  405b96:	9a34      	ldr	r2, [sp, #208]	; 0xd0
  405b98:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  405b9a:	e74b      	b.n	405a34 <__kernel_rem_pio2f+0x568>
  405b9c:	2000      	movs	r0, #0
  405b9e:	e73d      	b.n	405a1c <__kernel_rem_pio2f+0x550>
  405ba0:	9b66      	ldr	r3, [sp, #408]	; 0x198
  405ba2:	2b03      	cmp	r3, #3
  405ba4:	f63f af4a 	bhi.w	405a3c <__kernel_rem_pio2f+0x570>
  405ba8:	a201      	add	r2, pc, #4	; (adr r2, 405bb0 <__kernel_rem_pio2f+0x6e4>)
  405baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  405bae:	bf00      	nop
  405bb0:	00405bc5 	.word	0x00405bc5
  405bb4:	00405bc1 	.word	0x00405bc1
  405bb8:	00405bc1 	.word	0x00405bc1
  405bbc:	00405b9d 	.word	0x00405b9d
  405bc0:	2000      	movs	r0, #0
  405bc2:	e74c      	b.n	405a5e <__kernel_rem_pio2f+0x592>
  405bc4:	2000      	movs	r0, #0
  405bc6:	e779      	b.n	405abc <__kernel_rem_pio2f+0x5f0>
  405bc8:	2101      	movs	r1, #1
  405bca:	2300      	movs	r3, #0
  405bcc:	e574      	b.n	4056b8 <__kernel_rem_pio2f+0x1ec>
  405bce:	bf00      	nop
  405bd0:	0040dc50 	.word	0x0040dc50
  405bd4:	3fc90000 	.word	0x3fc90000

00405bd8 <__kernel_sinf>:
  405bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405bdc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  405be0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
  405be4:	4604      	mov	r4, r0
  405be6:	460f      	mov	r7, r1
  405be8:	4690      	mov	r8, r2
  405bea:	da03      	bge.n	405bf4 <__kernel_sinf+0x1c>
  405bec:	f001 f9d2 	bl	406f94 <__aeabi_f2iz>
  405bf0:	2800      	cmp	r0, #0
  405bf2:	d058      	beq.n	405ca6 <__kernel_sinf+0xce>
  405bf4:	4621      	mov	r1, r4
  405bf6:	4620      	mov	r0, r4
  405bf8:	f000 fff0 	bl	406bdc <__aeabi_fmul>
  405bfc:	4605      	mov	r5, r0
  405bfe:	4601      	mov	r1, r0
  405c00:	4620      	mov	r0, r4
  405c02:	f000 ffeb 	bl	406bdc <__aeabi_fmul>
  405c06:	4929      	ldr	r1, [pc, #164]	; (405cac <__kernel_sinf+0xd4>)
  405c08:	4606      	mov	r6, r0
  405c0a:	4628      	mov	r0, r5
  405c0c:	f000 ffe6 	bl	406bdc <__aeabi_fmul>
  405c10:	4927      	ldr	r1, [pc, #156]	; (405cb0 <__kernel_sinf+0xd8>)
  405c12:	f000 fed9 	bl	4069c8 <__aeabi_fsub>
  405c16:	4629      	mov	r1, r5
  405c18:	f000 ffe0 	bl	406bdc <__aeabi_fmul>
  405c1c:	4925      	ldr	r1, [pc, #148]	; (405cb4 <__kernel_sinf+0xdc>)
  405c1e:	f000 fed5 	bl	4069cc <__addsf3>
  405c22:	4629      	mov	r1, r5
  405c24:	f000 ffda 	bl	406bdc <__aeabi_fmul>
  405c28:	4923      	ldr	r1, [pc, #140]	; (405cb8 <__kernel_sinf+0xe0>)
  405c2a:	f000 fecd 	bl	4069c8 <__aeabi_fsub>
  405c2e:	4629      	mov	r1, r5
  405c30:	f000 ffd4 	bl	406bdc <__aeabi_fmul>
  405c34:	4921      	ldr	r1, [pc, #132]	; (405cbc <__kernel_sinf+0xe4>)
  405c36:	f000 fec9 	bl	4069cc <__addsf3>
  405c3a:	4681      	mov	r9, r0
  405c3c:	f1b8 0f00 	cmp.w	r8, #0
  405c40:	d022      	beq.n	405c88 <__kernel_sinf+0xb0>
  405c42:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  405c46:	4638      	mov	r0, r7
  405c48:	f000 ffc8 	bl	406bdc <__aeabi_fmul>
  405c4c:	4649      	mov	r1, r9
  405c4e:	4680      	mov	r8, r0
  405c50:	4630      	mov	r0, r6
  405c52:	f000 ffc3 	bl	406bdc <__aeabi_fmul>
  405c56:	4601      	mov	r1, r0
  405c58:	4640      	mov	r0, r8
  405c5a:	f000 feb5 	bl	4069c8 <__aeabi_fsub>
  405c5e:	4629      	mov	r1, r5
  405c60:	f000 ffbc 	bl	406bdc <__aeabi_fmul>
  405c64:	4639      	mov	r1, r7
  405c66:	f000 feaf 	bl	4069c8 <__aeabi_fsub>
  405c6a:	4915      	ldr	r1, [pc, #84]	; (405cc0 <__kernel_sinf+0xe8>)
  405c6c:	4605      	mov	r5, r0
  405c6e:	4630      	mov	r0, r6
  405c70:	f000 ffb4 	bl	406bdc <__aeabi_fmul>
  405c74:	4601      	mov	r1, r0
  405c76:	4628      	mov	r0, r5
  405c78:	f000 fea8 	bl	4069cc <__addsf3>
  405c7c:	4601      	mov	r1, r0
  405c7e:	4620      	mov	r0, r4
  405c80:	f000 fea2 	bl	4069c8 <__aeabi_fsub>
  405c84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405c88:	4601      	mov	r1, r0
  405c8a:	4628      	mov	r0, r5
  405c8c:	f000 ffa6 	bl	406bdc <__aeabi_fmul>
  405c90:	490b      	ldr	r1, [pc, #44]	; (405cc0 <__kernel_sinf+0xe8>)
  405c92:	f000 fe99 	bl	4069c8 <__aeabi_fsub>
  405c96:	4631      	mov	r1, r6
  405c98:	f000 ffa0 	bl	406bdc <__aeabi_fmul>
  405c9c:	4621      	mov	r1, r4
  405c9e:	f000 fe95 	bl	4069cc <__addsf3>
  405ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405ca6:	4620      	mov	r0, r4
  405ca8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405cac:	2f2ec9d3 	.word	0x2f2ec9d3
  405cb0:	32d72f34 	.word	0x32d72f34
  405cb4:	3638ef1b 	.word	0x3638ef1b
  405cb8:	39500d01 	.word	0x39500d01
  405cbc:	3c088889 	.word	0x3c088889
  405cc0:	3e2aaaab 	.word	0x3e2aaaab

00405cc4 <matherr>:
  405cc4:	2000      	movs	r0, #0
  405cc6:	4770      	bx	lr

00405cc8 <nan>:
  405cc8:	2000      	movs	r0, #0
  405cca:	4901      	ldr	r1, [pc, #4]	; (405cd0 <nan+0x8>)
  405ccc:	4770      	bx	lr
  405cce:	bf00      	nop
  405cd0:	7ff80000 	.word	0x7ff80000

00405cd4 <atanf>:
  405cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405cd8:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  405cdc:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  405ce0:	4604      	mov	r4, r0
  405ce2:	4606      	mov	r6, r0
  405ce4:	db08      	blt.n	405cf8 <atanf+0x24>
  405ce6:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  405cea:	dc6f      	bgt.n	405dcc <atanf+0xf8>
  405cec:	2800      	cmp	r0, #0
  405cee:	f340 80a0 	ble.w	405e32 <atanf+0x15e>
  405cf2:	486f      	ldr	r0, [pc, #444]	; (405eb0 <atanf+0x1dc>)
  405cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405cf8:	4b6e      	ldr	r3, [pc, #440]	; (405eb4 <atanf+0x1e0>)
  405cfa:	429d      	cmp	r5, r3
  405cfc:	dc77      	bgt.n	405dee <atanf+0x11a>
  405cfe:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  405d02:	db68      	blt.n	405dd6 <atanf+0x102>
  405d04:	f04f 37ff 	mov.w	r7, #4294967295
  405d08:	4621      	mov	r1, r4
  405d0a:	4620      	mov	r0, r4
  405d0c:	f000 ff66 	bl	406bdc <__aeabi_fmul>
  405d10:	4601      	mov	r1, r0
  405d12:	4680      	mov	r8, r0
  405d14:	f000 ff62 	bl	406bdc <__aeabi_fmul>
  405d18:	4967      	ldr	r1, [pc, #412]	; (405eb8 <atanf+0x1e4>)
  405d1a:	4605      	mov	r5, r0
  405d1c:	f000 ff5e 	bl	406bdc <__aeabi_fmul>
  405d20:	4966      	ldr	r1, [pc, #408]	; (405ebc <atanf+0x1e8>)
  405d22:	f000 fe53 	bl	4069cc <__addsf3>
  405d26:	4629      	mov	r1, r5
  405d28:	f000 ff58 	bl	406bdc <__aeabi_fmul>
  405d2c:	4964      	ldr	r1, [pc, #400]	; (405ec0 <atanf+0x1ec>)
  405d2e:	f000 fe4d 	bl	4069cc <__addsf3>
  405d32:	4629      	mov	r1, r5
  405d34:	f000 ff52 	bl	406bdc <__aeabi_fmul>
  405d38:	4962      	ldr	r1, [pc, #392]	; (405ec4 <atanf+0x1f0>)
  405d3a:	f000 fe47 	bl	4069cc <__addsf3>
  405d3e:	4629      	mov	r1, r5
  405d40:	f000 ff4c 	bl	406bdc <__aeabi_fmul>
  405d44:	4960      	ldr	r1, [pc, #384]	; (405ec8 <atanf+0x1f4>)
  405d46:	f000 fe41 	bl	4069cc <__addsf3>
  405d4a:	4629      	mov	r1, r5
  405d4c:	f000 ff46 	bl	406bdc <__aeabi_fmul>
  405d50:	495e      	ldr	r1, [pc, #376]	; (405ecc <atanf+0x1f8>)
  405d52:	f000 fe3b 	bl	4069cc <__addsf3>
  405d56:	4641      	mov	r1, r8
  405d58:	f000 ff40 	bl	406bdc <__aeabi_fmul>
  405d5c:	495c      	ldr	r1, [pc, #368]	; (405ed0 <atanf+0x1fc>)
  405d5e:	4680      	mov	r8, r0
  405d60:	4628      	mov	r0, r5
  405d62:	f000 ff3b 	bl	406bdc <__aeabi_fmul>
  405d66:	495b      	ldr	r1, [pc, #364]	; (405ed4 <atanf+0x200>)
  405d68:	f000 fe2e 	bl	4069c8 <__aeabi_fsub>
  405d6c:	4629      	mov	r1, r5
  405d6e:	f000 ff35 	bl	406bdc <__aeabi_fmul>
  405d72:	4959      	ldr	r1, [pc, #356]	; (405ed8 <atanf+0x204>)
  405d74:	f000 fe28 	bl	4069c8 <__aeabi_fsub>
  405d78:	4629      	mov	r1, r5
  405d7a:	f000 ff2f 	bl	406bdc <__aeabi_fmul>
  405d7e:	4957      	ldr	r1, [pc, #348]	; (405edc <atanf+0x208>)
  405d80:	f000 fe22 	bl	4069c8 <__aeabi_fsub>
  405d84:	4629      	mov	r1, r5
  405d86:	f000 ff29 	bl	406bdc <__aeabi_fmul>
  405d8a:	4955      	ldr	r1, [pc, #340]	; (405ee0 <atanf+0x20c>)
  405d8c:	f000 fe1c 	bl	4069c8 <__aeabi_fsub>
  405d90:	4629      	mov	r1, r5
  405d92:	f000 ff23 	bl	406bdc <__aeabi_fmul>
  405d96:	1c7b      	adds	r3, r7, #1
  405d98:	4601      	mov	r1, r0
  405d9a:	4640      	mov	r0, r8
  405d9c:	d04c      	beq.n	405e38 <atanf+0x164>
  405d9e:	f000 fe15 	bl	4069cc <__addsf3>
  405da2:	4621      	mov	r1, r4
  405da4:	f000 ff1a 	bl	406bdc <__aeabi_fmul>
  405da8:	4b4e      	ldr	r3, [pc, #312]	; (405ee4 <atanf+0x210>)
  405daa:	4d4f      	ldr	r5, [pc, #316]	; (405ee8 <atanf+0x214>)
  405dac:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
  405db0:	f000 fe0a 	bl	4069c8 <__aeabi_fsub>
  405db4:	4621      	mov	r1, r4
  405db6:	f000 fe07 	bl	4069c8 <__aeabi_fsub>
  405dba:	4601      	mov	r1, r0
  405dbc:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
  405dc0:	f000 fe02 	bl	4069c8 <__aeabi_fsub>
  405dc4:	2e00      	cmp	r6, #0
  405dc6:	db30      	blt.n	405e2a <atanf+0x156>
  405dc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405dcc:	4601      	mov	r1, r0
  405dce:	f000 fdfd 	bl	4069cc <__addsf3>
  405dd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405dd6:	4945      	ldr	r1, [pc, #276]	; (405eec <atanf+0x218>)
  405dd8:	f000 fdf8 	bl	4069cc <__addsf3>
  405ddc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405de0:	f001 f8b8 	bl	406f54 <__aeabi_fcmpgt>
  405de4:	2800      	cmp	r0, #0
  405de6:	d08d      	beq.n	405d04 <atanf+0x30>
  405de8:	4620      	mov	r0, r4
  405dea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405dee:	f000 f887 	bl	405f00 <fabsf>
  405df2:	4b3f      	ldr	r3, [pc, #252]	; (405ef0 <atanf+0x21c>)
  405df4:	429d      	cmp	r5, r3
  405df6:	4604      	mov	r4, r0
  405df8:	dc29      	bgt.n	405e4e <atanf+0x17a>
  405dfa:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  405dfe:	429d      	cmp	r5, r3
  405e00:	dc44      	bgt.n	405e8c <atanf+0x1b8>
  405e02:	4601      	mov	r1, r0
  405e04:	f000 fde2 	bl	4069cc <__addsf3>
  405e08:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405e0c:	f000 fddc 	bl	4069c8 <__aeabi_fsub>
  405e10:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  405e14:	4605      	mov	r5, r0
  405e16:	4620      	mov	r0, r4
  405e18:	f000 fdd8 	bl	4069cc <__addsf3>
  405e1c:	4601      	mov	r1, r0
  405e1e:	4628      	mov	r0, r5
  405e20:	f000 ff90 	bl	406d44 <__aeabi_fdiv>
  405e24:	2700      	movs	r7, #0
  405e26:	4604      	mov	r4, r0
  405e28:	e76e      	b.n	405d08 <atanf+0x34>
  405e2a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  405e2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405e32:	4830      	ldr	r0, [pc, #192]	; (405ef4 <atanf+0x220>)
  405e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405e38:	f000 fdc8 	bl	4069cc <__addsf3>
  405e3c:	4621      	mov	r1, r4
  405e3e:	f000 fecd 	bl	406bdc <__aeabi_fmul>
  405e42:	4601      	mov	r1, r0
  405e44:	4620      	mov	r0, r4
  405e46:	f000 fdbf 	bl	4069c8 <__aeabi_fsub>
  405e4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405e4e:	4b2a      	ldr	r3, [pc, #168]	; (405ef8 <atanf+0x224>)
  405e50:	429d      	cmp	r5, r3
  405e52:	dc14      	bgt.n	405e7e <atanf+0x1aa>
  405e54:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  405e58:	f000 fdb6 	bl	4069c8 <__aeabi_fsub>
  405e5c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  405e60:	4605      	mov	r5, r0
  405e62:	4620      	mov	r0, r4
  405e64:	f000 feba 	bl	406bdc <__aeabi_fmul>
  405e68:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405e6c:	f000 fdae 	bl	4069cc <__addsf3>
  405e70:	4601      	mov	r1, r0
  405e72:	4628      	mov	r0, r5
  405e74:	f000 ff66 	bl	406d44 <__aeabi_fdiv>
  405e78:	2702      	movs	r7, #2
  405e7a:	4604      	mov	r4, r0
  405e7c:	e744      	b.n	405d08 <atanf+0x34>
  405e7e:	4601      	mov	r1, r0
  405e80:	481e      	ldr	r0, [pc, #120]	; (405efc <atanf+0x228>)
  405e82:	f000 ff5f 	bl	406d44 <__aeabi_fdiv>
  405e86:	2703      	movs	r7, #3
  405e88:	4604      	mov	r4, r0
  405e8a:	e73d      	b.n	405d08 <atanf+0x34>
  405e8c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405e90:	f000 fd9a 	bl	4069c8 <__aeabi_fsub>
  405e94:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405e98:	4605      	mov	r5, r0
  405e9a:	4620      	mov	r0, r4
  405e9c:	f000 fd96 	bl	4069cc <__addsf3>
  405ea0:	4601      	mov	r1, r0
  405ea2:	4628      	mov	r0, r5
  405ea4:	f000 ff4e 	bl	406d44 <__aeabi_fdiv>
  405ea8:	2701      	movs	r7, #1
  405eaa:	4604      	mov	r4, r0
  405eac:	e72c      	b.n	405d08 <atanf+0x34>
  405eae:	bf00      	nop
  405eb0:	3fc90fdb 	.word	0x3fc90fdb
  405eb4:	3edfffff 	.word	0x3edfffff
  405eb8:	3c8569d7 	.word	0x3c8569d7
  405ebc:	3d4bda59 	.word	0x3d4bda59
  405ec0:	3d886b35 	.word	0x3d886b35
  405ec4:	3dba2e6e 	.word	0x3dba2e6e
  405ec8:	3e124925 	.word	0x3e124925
  405ecc:	3eaaaaab 	.word	0x3eaaaaab
  405ed0:	bd15a221 	.word	0xbd15a221
  405ed4:	3d6ef16b 	.word	0x3d6ef16b
  405ed8:	3d9d8795 	.word	0x3d9d8795
  405edc:	3de38e38 	.word	0x3de38e38
  405ee0:	3e4ccccd 	.word	0x3e4ccccd
  405ee4:	0040dc98 	.word	0x0040dc98
  405ee8:	0040dc88 	.word	0x0040dc88
  405eec:	7149f2ca 	.word	0x7149f2ca
  405ef0:	3f97ffff 	.word	0x3f97ffff
  405ef4:	bfc90fdb 	.word	0xbfc90fdb
  405ef8:	401bffff 	.word	0x401bffff
  405efc:	bf800000 	.word	0xbf800000

00405f00 <fabsf>:
  405f00:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  405f04:	4770      	bx	lr
  405f06:	bf00      	nop

00405f08 <floorf>:
  405f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405f0c:	f020 4700 	bic.w	r7, r0, #2147483648	; 0x80000000
  405f10:	0dfc      	lsrs	r4, r7, #23
  405f12:	3c7f      	subs	r4, #127	; 0x7f
  405f14:	2c16      	cmp	r4, #22
  405f16:	4605      	mov	r5, r0
  405f18:	dc13      	bgt.n	405f42 <floorf+0x3a>
  405f1a:	2c00      	cmp	r4, #0
  405f1c:	4680      	mov	r8, r0
  405f1e:	db1b      	blt.n	405f58 <floorf+0x50>
  405f20:	4f19      	ldr	r7, [pc, #100]	; (405f88 <floorf+0x80>)
  405f22:	4127      	asrs	r7, r4
  405f24:	4238      	tst	r0, r7
  405f26:	d014      	beq.n	405f52 <floorf+0x4a>
  405f28:	4918      	ldr	r1, [pc, #96]	; (405f8c <floorf+0x84>)
  405f2a:	f000 fd4f 	bl	4069cc <__addsf3>
  405f2e:	2100      	movs	r1, #0
  405f30:	f001 f810 	bl	406f54 <__aeabi_fcmpgt>
  405f34:	b168      	cbz	r0, 405f52 <floorf+0x4a>
  405f36:	2d00      	cmp	r5, #0
  405f38:	db1b      	blt.n	405f72 <floorf+0x6a>
  405f3a:	ea28 0007 	bic.w	r0, r8, r7
  405f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f42:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
  405f46:	d304      	bcc.n	405f52 <floorf+0x4a>
  405f48:	4601      	mov	r1, r0
  405f4a:	f000 fd3f 	bl	4069cc <__addsf3>
  405f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f52:	4628      	mov	r0, r5
  405f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f58:	490c      	ldr	r1, [pc, #48]	; (405f8c <floorf+0x84>)
  405f5a:	f000 fd37 	bl	4069cc <__addsf3>
  405f5e:	2100      	movs	r1, #0
  405f60:	f000 fff8 	bl	406f54 <__aeabi_fcmpgt>
  405f64:	2800      	cmp	r0, #0
  405f66:	d0f4      	beq.n	405f52 <floorf+0x4a>
  405f68:	2d00      	cmp	r5, #0
  405f6a:	db08      	blt.n	405f7e <floorf+0x76>
  405f6c:	2000      	movs	r0, #0
  405f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f72:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  405f76:	fa43 f404 	asr.w	r4, r3, r4
  405f7a:	44a0      	add	r8, r4
  405f7c:	e7dd      	b.n	405f3a <floorf+0x32>
  405f7e:	2f00      	cmp	r7, #0
  405f80:	d0e7      	beq.n	405f52 <floorf+0x4a>
  405f82:	4803      	ldr	r0, [pc, #12]	; (405f90 <floorf+0x88>)
  405f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f88:	007fffff 	.word	0x007fffff
  405f8c:	7149f2ca 	.word	0x7149f2ca
  405f90:	bf800000 	.word	0xbf800000

00405f94 <scalbnf>:
  405f94:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  405f98:	b538      	push	{r3, r4, r5, lr}
  405f9a:	4603      	mov	r3, r0
  405f9c:	d016      	beq.n	405fcc <scalbnf+0x38>
  405f9e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  405fa2:	d20f      	bcs.n	405fc4 <scalbnf+0x30>
  405fa4:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  405fa8:	460d      	mov	r5, r1
  405faa:	d310      	bcc.n	405fce <scalbnf+0x3a>
  405fac:	4604      	mov	r4, r0
  405fae:	0dd0      	lsrs	r0, r2, #23
  405fb0:	4428      	add	r0, r5
  405fb2:	28fe      	cmp	r0, #254	; 0xfe
  405fb4:	dc2e      	bgt.n	406014 <scalbnf+0x80>
  405fb6:	2800      	cmp	r0, #0
  405fb8:	dd1d      	ble.n	405ff6 <scalbnf+0x62>
  405fba:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
  405fbe:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
  405fc2:	bd38      	pop	{r3, r4, r5, pc}
  405fc4:	4601      	mov	r1, r0
  405fc6:	f000 fd01 	bl	4069cc <__addsf3>
  405fca:	bd38      	pop	{r3, r4, r5, pc}
  405fcc:	bd38      	pop	{r3, r4, r5, pc}
  405fce:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
  405fd2:	f000 fe03 	bl	406bdc <__aeabi_fmul>
  405fd6:	4a18      	ldr	r2, [pc, #96]	; (406038 <scalbnf+0xa4>)
  405fd8:	4295      	cmp	r5, r2
  405fda:	4603      	mov	r3, r0
  405fdc:	db07      	blt.n	405fee <scalbnf+0x5a>
  405fde:	4604      	mov	r4, r0
  405fe0:	f3c0 50c7 	ubfx	r0, r0, #23, #8
  405fe4:	3819      	subs	r0, #25
  405fe6:	e7e3      	b.n	405fb0 <scalbnf+0x1c>
  405fe8:	4814      	ldr	r0, [pc, #80]	; (40603c <scalbnf+0xa8>)
  405fea:	f000 f82b 	bl	406044 <copysignf>
  405fee:	4913      	ldr	r1, [pc, #76]	; (40603c <scalbnf+0xa8>)
  405ff0:	f000 fdf4 	bl	406bdc <__aeabi_fmul>
  405ff4:	bd38      	pop	{r3, r4, r5, pc}
  405ff6:	f110 0f16 	cmn.w	r0, #22
  405ffa:	da13      	bge.n	406024 <scalbnf+0x90>
  405ffc:	f24c 3250 	movw	r2, #50000	; 0xc350
  406000:	4295      	cmp	r5, r2
  406002:	4619      	mov	r1, r3
  406004:	ddf0      	ble.n	405fe8 <scalbnf+0x54>
  406006:	480e      	ldr	r0, [pc, #56]	; (406040 <scalbnf+0xac>)
  406008:	f000 f81c 	bl	406044 <copysignf>
  40600c:	490c      	ldr	r1, [pc, #48]	; (406040 <scalbnf+0xac>)
  40600e:	f000 fde5 	bl	406bdc <__aeabi_fmul>
  406012:	bd38      	pop	{r3, r4, r5, pc}
  406014:	4619      	mov	r1, r3
  406016:	480a      	ldr	r0, [pc, #40]	; (406040 <scalbnf+0xac>)
  406018:	f000 f814 	bl	406044 <copysignf>
  40601c:	4908      	ldr	r1, [pc, #32]	; (406040 <scalbnf+0xac>)
  40601e:	f000 fddd 	bl	406bdc <__aeabi_fmul>
  406022:	bd38      	pop	{r3, r4, r5, pc}
  406024:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
  406028:	3019      	adds	r0, #25
  40602a:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
  40602e:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
  406032:	f000 fdd3 	bl	406bdc <__aeabi_fmul>
  406036:	bd38      	pop	{r3, r4, r5, pc}
  406038:	ffff3cb0 	.word	0xffff3cb0
  40603c:	0da24260 	.word	0x0da24260
  406040:	7149f2ca 	.word	0x7149f2ca

00406044 <copysignf>:
  406044:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406048:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  40604c:	4308      	orrs	r0, r1
  40604e:	4770      	bx	lr

00406050 <__aeabi_drsub>:
  406050:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406054:	e002      	b.n	40605c <__adddf3>
  406056:	bf00      	nop

00406058 <__aeabi_dsub>:
  406058:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040605c <__adddf3>:
  40605c:	b530      	push	{r4, r5, lr}
  40605e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  406062:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406066:	ea94 0f05 	teq	r4, r5
  40606a:	bf08      	it	eq
  40606c:	ea90 0f02 	teqeq	r0, r2
  406070:	bf1f      	itttt	ne
  406072:	ea54 0c00 	orrsne.w	ip, r4, r0
  406076:	ea55 0c02 	orrsne.w	ip, r5, r2
  40607a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40607e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406082:	f000 80e2 	beq.w	40624a <__adddf3+0x1ee>
  406086:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40608a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40608e:	bfb8      	it	lt
  406090:	426d      	neglt	r5, r5
  406092:	dd0c      	ble.n	4060ae <__adddf3+0x52>
  406094:	442c      	add	r4, r5
  406096:	ea80 0202 	eor.w	r2, r0, r2
  40609a:	ea81 0303 	eor.w	r3, r1, r3
  40609e:	ea82 0000 	eor.w	r0, r2, r0
  4060a2:	ea83 0101 	eor.w	r1, r3, r1
  4060a6:	ea80 0202 	eor.w	r2, r0, r2
  4060aa:	ea81 0303 	eor.w	r3, r1, r3
  4060ae:	2d36      	cmp	r5, #54	; 0x36
  4060b0:	bf88      	it	hi
  4060b2:	bd30      	pophi	{r4, r5, pc}
  4060b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4060b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4060bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4060c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4060c4:	d002      	beq.n	4060cc <__adddf3+0x70>
  4060c6:	4240      	negs	r0, r0
  4060c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4060cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4060d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4060d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4060d8:	d002      	beq.n	4060e0 <__adddf3+0x84>
  4060da:	4252      	negs	r2, r2
  4060dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4060e0:	ea94 0f05 	teq	r4, r5
  4060e4:	f000 80a7 	beq.w	406236 <__adddf3+0x1da>
  4060e8:	f1a4 0401 	sub.w	r4, r4, #1
  4060ec:	f1d5 0e20 	rsbs	lr, r5, #32
  4060f0:	db0d      	blt.n	40610e <__adddf3+0xb2>
  4060f2:	fa02 fc0e 	lsl.w	ip, r2, lr
  4060f6:	fa22 f205 	lsr.w	r2, r2, r5
  4060fa:	1880      	adds	r0, r0, r2
  4060fc:	f141 0100 	adc.w	r1, r1, #0
  406100:	fa03 f20e 	lsl.w	r2, r3, lr
  406104:	1880      	adds	r0, r0, r2
  406106:	fa43 f305 	asr.w	r3, r3, r5
  40610a:	4159      	adcs	r1, r3
  40610c:	e00e      	b.n	40612c <__adddf3+0xd0>
  40610e:	f1a5 0520 	sub.w	r5, r5, #32
  406112:	f10e 0e20 	add.w	lr, lr, #32
  406116:	2a01      	cmp	r2, #1
  406118:	fa03 fc0e 	lsl.w	ip, r3, lr
  40611c:	bf28      	it	cs
  40611e:	f04c 0c02 	orrcs.w	ip, ip, #2
  406122:	fa43 f305 	asr.w	r3, r3, r5
  406126:	18c0      	adds	r0, r0, r3
  406128:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40612c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406130:	d507      	bpl.n	406142 <__adddf3+0xe6>
  406132:	f04f 0e00 	mov.w	lr, #0
  406136:	f1dc 0c00 	rsbs	ip, ip, #0
  40613a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40613e:	eb6e 0101 	sbc.w	r1, lr, r1
  406142:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  406146:	d31b      	bcc.n	406180 <__adddf3+0x124>
  406148:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40614c:	d30c      	bcc.n	406168 <__adddf3+0x10c>
  40614e:	0849      	lsrs	r1, r1, #1
  406150:	ea5f 0030 	movs.w	r0, r0, rrx
  406154:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406158:	f104 0401 	add.w	r4, r4, #1
  40615c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406160:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406164:	f080 809a 	bcs.w	40629c <__adddf3+0x240>
  406168:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40616c:	bf08      	it	eq
  40616e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406172:	f150 0000 	adcs.w	r0, r0, #0
  406176:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40617a:	ea41 0105 	orr.w	r1, r1, r5
  40617e:	bd30      	pop	{r4, r5, pc}
  406180:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406184:	4140      	adcs	r0, r0
  406186:	eb41 0101 	adc.w	r1, r1, r1
  40618a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40618e:	f1a4 0401 	sub.w	r4, r4, #1
  406192:	d1e9      	bne.n	406168 <__adddf3+0x10c>
  406194:	f091 0f00 	teq	r1, #0
  406198:	bf04      	itt	eq
  40619a:	4601      	moveq	r1, r0
  40619c:	2000      	moveq	r0, #0
  40619e:	fab1 f381 	clz	r3, r1
  4061a2:	bf08      	it	eq
  4061a4:	3320      	addeq	r3, #32
  4061a6:	f1a3 030b 	sub.w	r3, r3, #11
  4061aa:	f1b3 0220 	subs.w	r2, r3, #32
  4061ae:	da0c      	bge.n	4061ca <__adddf3+0x16e>
  4061b0:	320c      	adds	r2, #12
  4061b2:	dd08      	ble.n	4061c6 <__adddf3+0x16a>
  4061b4:	f102 0c14 	add.w	ip, r2, #20
  4061b8:	f1c2 020c 	rsb	r2, r2, #12
  4061bc:	fa01 f00c 	lsl.w	r0, r1, ip
  4061c0:	fa21 f102 	lsr.w	r1, r1, r2
  4061c4:	e00c      	b.n	4061e0 <__adddf3+0x184>
  4061c6:	f102 0214 	add.w	r2, r2, #20
  4061ca:	bfd8      	it	le
  4061cc:	f1c2 0c20 	rsble	ip, r2, #32
  4061d0:	fa01 f102 	lsl.w	r1, r1, r2
  4061d4:	fa20 fc0c 	lsr.w	ip, r0, ip
  4061d8:	bfdc      	itt	le
  4061da:	ea41 010c 	orrle.w	r1, r1, ip
  4061de:	4090      	lslle	r0, r2
  4061e0:	1ae4      	subs	r4, r4, r3
  4061e2:	bfa2      	ittt	ge
  4061e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4061e8:	4329      	orrge	r1, r5
  4061ea:	bd30      	popge	{r4, r5, pc}
  4061ec:	ea6f 0404 	mvn.w	r4, r4
  4061f0:	3c1f      	subs	r4, #31
  4061f2:	da1c      	bge.n	40622e <__adddf3+0x1d2>
  4061f4:	340c      	adds	r4, #12
  4061f6:	dc0e      	bgt.n	406216 <__adddf3+0x1ba>
  4061f8:	f104 0414 	add.w	r4, r4, #20
  4061fc:	f1c4 0220 	rsb	r2, r4, #32
  406200:	fa20 f004 	lsr.w	r0, r0, r4
  406204:	fa01 f302 	lsl.w	r3, r1, r2
  406208:	ea40 0003 	orr.w	r0, r0, r3
  40620c:	fa21 f304 	lsr.w	r3, r1, r4
  406210:	ea45 0103 	orr.w	r1, r5, r3
  406214:	bd30      	pop	{r4, r5, pc}
  406216:	f1c4 040c 	rsb	r4, r4, #12
  40621a:	f1c4 0220 	rsb	r2, r4, #32
  40621e:	fa20 f002 	lsr.w	r0, r0, r2
  406222:	fa01 f304 	lsl.w	r3, r1, r4
  406226:	ea40 0003 	orr.w	r0, r0, r3
  40622a:	4629      	mov	r1, r5
  40622c:	bd30      	pop	{r4, r5, pc}
  40622e:	fa21 f004 	lsr.w	r0, r1, r4
  406232:	4629      	mov	r1, r5
  406234:	bd30      	pop	{r4, r5, pc}
  406236:	f094 0f00 	teq	r4, #0
  40623a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40623e:	bf06      	itte	eq
  406240:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406244:	3401      	addeq	r4, #1
  406246:	3d01      	subne	r5, #1
  406248:	e74e      	b.n	4060e8 <__adddf3+0x8c>
  40624a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40624e:	bf18      	it	ne
  406250:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406254:	d029      	beq.n	4062aa <__adddf3+0x24e>
  406256:	ea94 0f05 	teq	r4, r5
  40625a:	bf08      	it	eq
  40625c:	ea90 0f02 	teqeq	r0, r2
  406260:	d005      	beq.n	40626e <__adddf3+0x212>
  406262:	ea54 0c00 	orrs.w	ip, r4, r0
  406266:	bf04      	itt	eq
  406268:	4619      	moveq	r1, r3
  40626a:	4610      	moveq	r0, r2
  40626c:	bd30      	pop	{r4, r5, pc}
  40626e:	ea91 0f03 	teq	r1, r3
  406272:	bf1e      	ittt	ne
  406274:	2100      	movne	r1, #0
  406276:	2000      	movne	r0, #0
  406278:	bd30      	popne	{r4, r5, pc}
  40627a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40627e:	d105      	bne.n	40628c <__adddf3+0x230>
  406280:	0040      	lsls	r0, r0, #1
  406282:	4149      	adcs	r1, r1
  406284:	bf28      	it	cs
  406286:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40628a:	bd30      	pop	{r4, r5, pc}
  40628c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406290:	bf3c      	itt	cc
  406292:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406296:	bd30      	popcc	{r4, r5, pc}
  406298:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40629c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4062a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4062a4:	f04f 0000 	mov.w	r0, #0
  4062a8:	bd30      	pop	{r4, r5, pc}
  4062aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4062ae:	bf1a      	itte	ne
  4062b0:	4619      	movne	r1, r3
  4062b2:	4610      	movne	r0, r2
  4062b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4062b8:	bf1c      	itt	ne
  4062ba:	460b      	movne	r3, r1
  4062bc:	4602      	movne	r2, r0
  4062be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4062c2:	bf06      	itte	eq
  4062c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4062c8:	ea91 0f03 	teqeq	r1, r3
  4062cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4062d0:	bd30      	pop	{r4, r5, pc}
  4062d2:	bf00      	nop

004062d4 <__aeabi_ui2d>:
  4062d4:	f090 0f00 	teq	r0, #0
  4062d8:	bf04      	itt	eq
  4062da:	2100      	moveq	r1, #0
  4062dc:	4770      	bxeq	lr
  4062de:	b530      	push	{r4, r5, lr}
  4062e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4062e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4062e8:	f04f 0500 	mov.w	r5, #0
  4062ec:	f04f 0100 	mov.w	r1, #0
  4062f0:	e750      	b.n	406194 <__adddf3+0x138>
  4062f2:	bf00      	nop

004062f4 <__aeabi_i2d>:
  4062f4:	f090 0f00 	teq	r0, #0
  4062f8:	bf04      	itt	eq
  4062fa:	2100      	moveq	r1, #0
  4062fc:	4770      	bxeq	lr
  4062fe:	b530      	push	{r4, r5, lr}
  406300:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406304:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406308:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40630c:	bf48      	it	mi
  40630e:	4240      	negmi	r0, r0
  406310:	f04f 0100 	mov.w	r1, #0
  406314:	e73e      	b.n	406194 <__adddf3+0x138>
  406316:	bf00      	nop

00406318 <__aeabi_f2d>:
  406318:	0042      	lsls	r2, r0, #1
  40631a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40631e:	ea4f 0131 	mov.w	r1, r1, rrx
  406322:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406326:	bf1f      	itttt	ne
  406328:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40632c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406330:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406334:	4770      	bxne	lr
  406336:	f092 0f00 	teq	r2, #0
  40633a:	bf14      	ite	ne
  40633c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406340:	4770      	bxeq	lr
  406342:	b530      	push	{r4, r5, lr}
  406344:	f44f 7460 	mov.w	r4, #896	; 0x380
  406348:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40634c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406350:	e720      	b.n	406194 <__adddf3+0x138>
  406352:	bf00      	nop

00406354 <__aeabi_ul2d>:
  406354:	ea50 0201 	orrs.w	r2, r0, r1
  406358:	bf08      	it	eq
  40635a:	4770      	bxeq	lr
  40635c:	b530      	push	{r4, r5, lr}
  40635e:	f04f 0500 	mov.w	r5, #0
  406362:	e00a      	b.n	40637a <__aeabi_l2d+0x16>

00406364 <__aeabi_l2d>:
  406364:	ea50 0201 	orrs.w	r2, r0, r1
  406368:	bf08      	it	eq
  40636a:	4770      	bxeq	lr
  40636c:	b530      	push	{r4, r5, lr}
  40636e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406372:	d502      	bpl.n	40637a <__aeabi_l2d+0x16>
  406374:	4240      	negs	r0, r0
  406376:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40637a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40637e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406382:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  406386:	f43f aedc 	beq.w	406142 <__adddf3+0xe6>
  40638a:	f04f 0203 	mov.w	r2, #3
  40638e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406392:	bf18      	it	ne
  406394:	3203      	addne	r2, #3
  406396:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40639a:	bf18      	it	ne
  40639c:	3203      	addne	r2, #3
  40639e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4063a2:	f1c2 0320 	rsb	r3, r2, #32
  4063a6:	fa00 fc03 	lsl.w	ip, r0, r3
  4063aa:	fa20 f002 	lsr.w	r0, r0, r2
  4063ae:	fa01 fe03 	lsl.w	lr, r1, r3
  4063b2:	ea40 000e 	orr.w	r0, r0, lr
  4063b6:	fa21 f102 	lsr.w	r1, r1, r2
  4063ba:	4414      	add	r4, r2
  4063bc:	e6c1      	b.n	406142 <__adddf3+0xe6>
  4063be:	bf00      	nop

004063c0 <__aeabi_dmul>:
  4063c0:	b570      	push	{r4, r5, r6, lr}
  4063c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4063c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4063ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4063ce:	bf1d      	ittte	ne
  4063d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4063d4:	ea94 0f0c 	teqne	r4, ip
  4063d8:	ea95 0f0c 	teqne	r5, ip
  4063dc:	f000 f8de 	bleq	40659c <__aeabi_dmul+0x1dc>
  4063e0:	442c      	add	r4, r5
  4063e2:	ea81 0603 	eor.w	r6, r1, r3
  4063e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4063ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4063ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4063f2:	bf18      	it	ne
  4063f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4063f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4063fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406400:	d038      	beq.n	406474 <__aeabi_dmul+0xb4>
  406402:	fba0 ce02 	umull	ip, lr, r0, r2
  406406:	f04f 0500 	mov.w	r5, #0
  40640a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40640e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406412:	fbe0 e503 	umlal	lr, r5, r0, r3
  406416:	f04f 0600 	mov.w	r6, #0
  40641a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40641e:	f09c 0f00 	teq	ip, #0
  406422:	bf18      	it	ne
  406424:	f04e 0e01 	orrne.w	lr, lr, #1
  406428:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40642c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406430:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406434:	d204      	bcs.n	406440 <__aeabi_dmul+0x80>
  406436:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40643a:	416d      	adcs	r5, r5
  40643c:	eb46 0606 	adc.w	r6, r6, r6
  406440:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406444:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  406448:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40644c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406450:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406454:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406458:	bf88      	it	hi
  40645a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40645e:	d81e      	bhi.n	40649e <__aeabi_dmul+0xde>
  406460:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406464:	bf08      	it	eq
  406466:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40646a:	f150 0000 	adcs.w	r0, r0, #0
  40646e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406472:	bd70      	pop	{r4, r5, r6, pc}
  406474:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406478:	ea46 0101 	orr.w	r1, r6, r1
  40647c:	ea40 0002 	orr.w	r0, r0, r2
  406480:	ea81 0103 	eor.w	r1, r1, r3
  406484:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406488:	bfc2      	ittt	gt
  40648a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40648e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406492:	bd70      	popgt	{r4, r5, r6, pc}
  406494:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406498:	f04f 0e00 	mov.w	lr, #0
  40649c:	3c01      	subs	r4, #1
  40649e:	f300 80ab 	bgt.w	4065f8 <__aeabi_dmul+0x238>
  4064a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4064a6:	bfde      	ittt	le
  4064a8:	2000      	movle	r0, #0
  4064aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4064ae:	bd70      	pople	{r4, r5, r6, pc}
  4064b0:	f1c4 0400 	rsb	r4, r4, #0
  4064b4:	3c20      	subs	r4, #32
  4064b6:	da35      	bge.n	406524 <__aeabi_dmul+0x164>
  4064b8:	340c      	adds	r4, #12
  4064ba:	dc1b      	bgt.n	4064f4 <__aeabi_dmul+0x134>
  4064bc:	f104 0414 	add.w	r4, r4, #20
  4064c0:	f1c4 0520 	rsb	r5, r4, #32
  4064c4:	fa00 f305 	lsl.w	r3, r0, r5
  4064c8:	fa20 f004 	lsr.w	r0, r0, r4
  4064cc:	fa01 f205 	lsl.w	r2, r1, r5
  4064d0:	ea40 0002 	orr.w	r0, r0, r2
  4064d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4064d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4064dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4064e0:	fa21 f604 	lsr.w	r6, r1, r4
  4064e4:	eb42 0106 	adc.w	r1, r2, r6
  4064e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4064ec:	bf08      	it	eq
  4064ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4064f2:	bd70      	pop	{r4, r5, r6, pc}
  4064f4:	f1c4 040c 	rsb	r4, r4, #12
  4064f8:	f1c4 0520 	rsb	r5, r4, #32
  4064fc:	fa00 f304 	lsl.w	r3, r0, r4
  406500:	fa20 f005 	lsr.w	r0, r0, r5
  406504:	fa01 f204 	lsl.w	r2, r1, r4
  406508:	ea40 0002 	orr.w	r0, r0, r2
  40650c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406510:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406514:	f141 0100 	adc.w	r1, r1, #0
  406518:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40651c:	bf08      	it	eq
  40651e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406522:	bd70      	pop	{r4, r5, r6, pc}
  406524:	f1c4 0520 	rsb	r5, r4, #32
  406528:	fa00 f205 	lsl.w	r2, r0, r5
  40652c:	ea4e 0e02 	orr.w	lr, lr, r2
  406530:	fa20 f304 	lsr.w	r3, r0, r4
  406534:	fa01 f205 	lsl.w	r2, r1, r5
  406538:	ea43 0302 	orr.w	r3, r3, r2
  40653c:	fa21 f004 	lsr.w	r0, r1, r4
  406540:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406544:	fa21 f204 	lsr.w	r2, r1, r4
  406548:	ea20 0002 	bic.w	r0, r0, r2
  40654c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406550:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406554:	bf08      	it	eq
  406556:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40655a:	bd70      	pop	{r4, r5, r6, pc}
  40655c:	f094 0f00 	teq	r4, #0
  406560:	d10f      	bne.n	406582 <__aeabi_dmul+0x1c2>
  406562:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  406566:	0040      	lsls	r0, r0, #1
  406568:	eb41 0101 	adc.w	r1, r1, r1
  40656c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406570:	bf08      	it	eq
  406572:	3c01      	subeq	r4, #1
  406574:	d0f7      	beq.n	406566 <__aeabi_dmul+0x1a6>
  406576:	ea41 0106 	orr.w	r1, r1, r6
  40657a:	f095 0f00 	teq	r5, #0
  40657e:	bf18      	it	ne
  406580:	4770      	bxne	lr
  406582:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  406586:	0052      	lsls	r2, r2, #1
  406588:	eb43 0303 	adc.w	r3, r3, r3
  40658c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406590:	bf08      	it	eq
  406592:	3d01      	subeq	r5, #1
  406594:	d0f7      	beq.n	406586 <__aeabi_dmul+0x1c6>
  406596:	ea43 0306 	orr.w	r3, r3, r6
  40659a:	4770      	bx	lr
  40659c:	ea94 0f0c 	teq	r4, ip
  4065a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4065a4:	bf18      	it	ne
  4065a6:	ea95 0f0c 	teqne	r5, ip
  4065aa:	d00c      	beq.n	4065c6 <__aeabi_dmul+0x206>
  4065ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4065b0:	bf18      	it	ne
  4065b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4065b6:	d1d1      	bne.n	40655c <__aeabi_dmul+0x19c>
  4065b8:	ea81 0103 	eor.w	r1, r1, r3
  4065bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4065c0:	f04f 0000 	mov.w	r0, #0
  4065c4:	bd70      	pop	{r4, r5, r6, pc}
  4065c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4065ca:	bf06      	itte	eq
  4065cc:	4610      	moveq	r0, r2
  4065ce:	4619      	moveq	r1, r3
  4065d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4065d4:	d019      	beq.n	40660a <__aeabi_dmul+0x24a>
  4065d6:	ea94 0f0c 	teq	r4, ip
  4065da:	d102      	bne.n	4065e2 <__aeabi_dmul+0x222>
  4065dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4065e0:	d113      	bne.n	40660a <__aeabi_dmul+0x24a>
  4065e2:	ea95 0f0c 	teq	r5, ip
  4065e6:	d105      	bne.n	4065f4 <__aeabi_dmul+0x234>
  4065e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4065ec:	bf1c      	itt	ne
  4065ee:	4610      	movne	r0, r2
  4065f0:	4619      	movne	r1, r3
  4065f2:	d10a      	bne.n	40660a <__aeabi_dmul+0x24a>
  4065f4:	ea81 0103 	eor.w	r1, r1, r3
  4065f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4065fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406600:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406604:	f04f 0000 	mov.w	r0, #0
  406608:	bd70      	pop	{r4, r5, r6, pc}
  40660a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40660e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406612:	bd70      	pop	{r4, r5, r6, pc}

00406614 <__aeabi_ddiv>:
  406614:	b570      	push	{r4, r5, r6, lr}
  406616:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40661a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40661e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406622:	bf1d      	ittte	ne
  406624:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406628:	ea94 0f0c 	teqne	r4, ip
  40662c:	ea95 0f0c 	teqne	r5, ip
  406630:	f000 f8a7 	bleq	406782 <__aeabi_ddiv+0x16e>
  406634:	eba4 0405 	sub.w	r4, r4, r5
  406638:	ea81 0e03 	eor.w	lr, r1, r3
  40663c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406640:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406644:	f000 8088 	beq.w	406758 <__aeabi_ddiv+0x144>
  406648:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40664c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406650:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406654:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406658:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40665c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406660:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406664:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406668:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40666c:	429d      	cmp	r5, r3
  40666e:	bf08      	it	eq
  406670:	4296      	cmpeq	r6, r2
  406672:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  406676:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40667a:	d202      	bcs.n	406682 <__aeabi_ddiv+0x6e>
  40667c:	085b      	lsrs	r3, r3, #1
  40667e:	ea4f 0232 	mov.w	r2, r2, rrx
  406682:	1ab6      	subs	r6, r6, r2
  406684:	eb65 0503 	sbc.w	r5, r5, r3
  406688:	085b      	lsrs	r3, r3, #1
  40668a:	ea4f 0232 	mov.w	r2, r2, rrx
  40668e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406692:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406696:	ebb6 0e02 	subs.w	lr, r6, r2
  40669a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40669e:	bf22      	ittt	cs
  4066a0:	1ab6      	subcs	r6, r6, r2
  4066a2:	4675      	movcs	r5, lr
  4066a4:	ea40 000c 	orrcs.w	r0, r0, ip
  4066a8:	085b      	lsrs	r3, r3, #1
  4066aa:	ea4f 0232 	mov.w	r2, r2, rrx
  4066ae:	ebb6 0e02 	subs.w	lr, r6, r2
  4066b2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4066b6:	bf22      	ittt	cs
  4066b8:	1ab6      	subcs	r6, r6, r2
  4066ba:	4675      	movcs	r5, lr
  4066bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4066c0:	085b      	lsrs	r3, r3, #1
  4066c2:	ea4f 0232 	mov.w	r2, r2, rrx
  4066c6:	ebb6 0e02 	subs.w	lr, r6, r2
  4066ca:	eb75 0e03 	sbcs.w	lr, r5, r3
  4066ce:	bf22      	ittt	cs
  4066d0:	1ab6      	subcs	r6, r6, r2
  4066d2:	4675      	movcs	r5, lr
  4066d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4066d8:	085b      	lsrs	r3, r3, #1
  4066da:	ea4f 0232 	mov.w	r2, r2, rrx
  4066de:	ebb6 0e02 	subs.w	lr, r6, r2
  4066e2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4066e6:	bf22      	ittt	cs
  4066e8:	1ab6      	subcs	r6, r6, r2
  4066ea:	4675      	movcs	r5, lr
  4066ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4066f0:	ea55 0e06 	orrs.w	lr, r5, r6
  4066f4:	d018      	beq.n	406728 <__aeabi_ddiv+0x114>
  4066f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4066fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4066fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406702:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406706:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40670a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40670e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406712:	d1c0      	bne.n	406696 <__aeabi_ddiv+0x82>
  406714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406718:	d10b      	bne.n	406732 <__aeabi_ddiv+0x11e>
  40671a:	ea41 0100 	orr.w	r1, r1, r0
  40671e:	f04f 0000 	mov.w	r0, #0
  406722:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  406726:	e7b6      	b.n	406696 <__aeabi_ddiv+0x82>
  406728:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40672c:	bf04      	itt	eq
  40672e:	4301      	orreq	r1, r0
  406730:	2000      	moveq	r0, #0
  406732:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406736:	bf88      	it	hi
  406738:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40673c:	f63f aeaf 	bhi.w	40649e <__aeabi_dmul+0xde>
  406740:	ebb5 0c03 	subs.w	ip, r5, r3
  406744:	bf04      	itt	eq
  406746:	ebb6 0c02 	subseq.w	ip, r6, r2
  40674a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40674e:	f150 0000 	adcs.w	r0, r0, #0
  406752:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406756:	bd70      	pop	{r4, r5, r6, pc}
  406758:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40675c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406760:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406764:	bfc2      	ittt	gt
  406766:	ebd4 050c 	rsbsgt	r5, r4, ip
  40676a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40676e:	bd70      	popgt	{r4, r5, r6, pc}
  406770:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406774:	f04f 0e00 	mov.w	lr, #0
  406778:	3c01      	subs	r4, #1
  40677a:	e690      	b.n	40649e <__aeabi_dmul+0xde>
  40677c:	ea45 0e06 	orr.w	lr, r5, r6
  406780:	e68d      	b.n	40649e <__aeabi_dmul+0xde>
  406782:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406786:	ea94 0f0c 	teq	r4, ip
  40678a:	bf08      	it	eq
  40678c:	ea95 0f0c 	teqeq	r5, ip
  406790:	f43f af3b 	beq.w	40660a <__aeabi_dmul+0x24a>
  406794:	ea94 0f0c 	teq	r4, ip
  406798:	d10a      	bne.n	4067b0 <__aeabi_ddiv+0x19c>
  40679a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40679e:	f47f af34 	bne.w	40660a <__aeabi_dmul+0x24a>
  4067a2:	ea95 0f0c 	teq	r5, ip
  4067a6:	f47f af25 	bne.w	4065f4 <__aeabi_dmul+0x234>
  4067aa:	4610      	mov	r0, r2
  4067ac:	4619      	mov	r1, r3
  4067ae:	e72c      	b.n	40660a <__aeabi_dmul+0x24a>
  4067b0:	ea95 0f0c 	teq	r5, ip
  4067b4:	d106      	bne.n	4067c4 <__aeabi_ddiv+0x1b0>
  4067b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4067ba:	f43f aefd 	beq.w	4065b8 <__aeabi_dmul+0x1f8>
  4067be:	4610      	mov	r0, r2
  4067c0:	4619      	mov	r1, r3
  4067c2:	e722      	b.n	40660a <__aeabi_dmul+0x24a>
  4067c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4067c8:	bf18      	it	ne
  4067ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4067ce:	f47f aec5 	bne.w	40655c <__aeabi_dmul+0x19c>
  4067d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4067d6:	f47f af0d 	bne.w	4065f4 <__aeabi_dmul+0x234>
  4067da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4067de:	f47f aeeb 	bne.w	4065b8 <__aeabi_dmul+0x1f8>
  4067e2:	e712      	b.n	40660a <__aeabi_dmul+0x24a>

004067e4 <__gedf2>:
  4067e4:	f04f 3cff 	mov.w	ip, #4294967295
  4067e8:	e006      	b.n	4067f8 <__cmpdf2+0x4>
  4067ea:	bf00      	nop

004067ec <__ledf2>:
  4067ec:	f04f 0c01 	mov.w	ip, #1
  4067f0:	e002      	b.n	4067f8 <__cmpdf2+0x4>
  4067f2:	bf00      	nop

004067f4 <__cmpdf2>:
  4067f4:	f04f 0c01 	mov.w	ip, #1
  4067f8:	f84d cd04 	str.w	ip, [sp, #-4]!
  4067fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406800:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406804:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406808:	bf18      	it	ne
  40680a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40680e:	d01b      	beq.n	406848 <__cmpdf2+0x54>
  406810:	b001      	add	sp, #4
  406812:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406816:	bf0c      	ite	eq
  406818:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40681c:	ea91 0f03 	teqne	r1, r3
  406820:	bf02      	ittt	eq
  406822:	ea90 0f02 	teqeq	r0, r2
  406826:	2000      	moveq	r0, #0
  406828:	4770      	bxeq	lr
  40682a:	f110 0f00 	cmn.w	r0, #0
  40682e:	ea91 0f03 	teq	r1, r3
  406832:	bf58      	it	pl
  406834:	4299      	cmppl	r1, r3
  406836:	bf08      	it	eq
  406838:	4290      	cmpeq	r0, r2
  40683a:	bf2c      	ite	cs
  40683c:	17d8      	asrcs	r0, r3, #31
  40683e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406842:	f040 0001 	orr.w	r0, r0, #1
  406846:	4770      	bx	lr
  406848:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40684c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406850:	d102      	bne.n	406858 <__cmpdf2+0x64>
  406852:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406856:	d107      	bne.n	406868 <__cmpdf2+0x74>
  406858:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40685c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406860:	d1d6      	bne.n	406810 <__cmpdf2+0x1c>
  406862:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406866:	d0d3      	beq.n	406810 <__cmpdf2+0x1c>
  406868:	f85d 0b04 	ldr.w	r0, [sp], #4
  40686c:	4770      	bx	lr
  40686e:	bf00      	nop

00406870 <__aeabi_cdrcmple>:
  406870:	4684      	mov	ip, r0
  406872:	4610      	mov	r0, r2
  406874:	4662      	mov	r2, ip
  406876:	468c      	mov	ip, r1
  406878:	4619      	mov	r1, r3
  40687a:	4663      	mov	r3, ip
  40687c:	e000      	b.n	406880 <__aeabi_cdcmpeq>
  40687e:	bf00      	nop

00406880 <__aeabi_cdcmpeq>:
  406880:	b501      	push	{r0, lr}
  406882:	f7ff ffb7 	bl	4067f4 <__cmpdf2>
  406886:	2800      	cmp	r0, #0
  406888:	bf48      	it	mi
  40688a:	f110 0f00 	cmnmi.w	r0, #0
  40688e:	bd01      	pop	{r0, pc}

00406890 <__aeabi_dcmpeq>:
  406890:	f84d ed08 	str.w	lr, [sp, #-8]!
  406894:	f7ff fff4 	bl	406880 <__aeabi_cdcmpeq>
  406898:	bf0c      	ite	eq
  40689a:	2001      	moveq	r0, #1
  40689c:	2000      	movne	r0, #0
  40689e:	f85d fb08 	ldr.w	pc, [sp], #8
  4068a2:	bf00      	nop

004068a4 <__aeabi_dcmplt>:
  4068a4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4068a8:	f7ff ffea 	bl	406880 <__aeabi_cdcmpeq>
  4068ac:	bf34      	ite	cc
  4068ae:	2001      	movcc	r0, #1
  4068b0:	2000      	movcs	r0, #0
  4068b2:	f85d fb08 	ldr.w	pc, [sp], #8
  4068b6:	bf00      	nop

004068b8 <__aeabi_dcmple>:
  4068b8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4068bc:	f7ff ffe0 	bl	406880 <__aeabi_cdcmpeq>
  4068c0:	bf94      	ite	ls
  4068c2:	2001      	movls	r0, #1
  4068c4:	2000      	movhi	r0, #0
  4068c6:	f85d fb08 	ldr.w	pc, [sp], #8
  4068ca:	bf00      	nop

004068cc <__aeabi_dcmpge>:
  4068cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4068d0:	f7ff ffce 	bl	406870 <__aeabi_cdrcmple>
  4068d4:	bf94      	ite	ls
  4068d6:	2001      	movls	r0, #1
  4068d8:	2000      	movhi	r0, #0
  4068da:	f85d fb08 	ldr.w	pc, [sp], #8
  4068de:	bf00      	nop

004068e0 <__aeabi_dcmpgt>:
  4068e0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4068e4:	f7ff ffc4 	bl	406870 <__aeabi_cdrcmple>
  4068e8:	bf34      	ite	cc
  4068ea:	2001      	movcc	r0, #1
  4068ec:	2000      	movcs	r0, #0
  4068ee:	f85d fb08 	ldr.w	pc, [sp], #8
  4068f2:	bf00      	nop

004068f4 <__aeabi_dcmpun>:
  4068f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4068f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4068fc:	d102      	bne.n	406904 <__aeabi_dcmpun+0x10>
  4068fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406902:	d10a      	bne.n	40691a <__aeabi_dcmpun+0x26>
  406904:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40690c:	d102      	bne.n	406914 <__aeabi_dcmpun+0x20>
  40690e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406912:	d102      	bne.n	40691a <__aeabi_dcmpun+0x26>
  406914:	f04f 0000 	mov.w	r0, #0
  406918:	4770      	bx	lr
  40691a:	f04f 0001 	mov.w	r0, #1
  40691e:	4770      	bx	lr

00406920 <__aeabi_d2f>:
  406920:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406924:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  406928:	bf24      	itt	cs
  40692a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40692e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  406932:	d90d      	bls.n	406950 <__aeabi_d2f+0x30>
  406934:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  406938:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40693c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  406940:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  406944:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  406948:	bf08      	it	eq
  40694a:	f020 0001 	biceq.w	r0, r0, #1
  40694e:	4770      	bx	lr
  406950:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  406954:	d121      	bne.n	40699a <__aeabi_d2f+0x7a>
  406956:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40695a:	bfbc      	itt	lt
  40695c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  406960:	4770      	bxlt	lr
  406962:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406966:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40696a:	f1c2 0218 	rsb	r2, r2, #24
  40696e:	f1c2 0c20 	rsb	ip, r2, #32
  406972:	fa10 f30c 	lsls.w	r3, r0, ip
  406976:	fa20 f002 	lsr.w	r0, r0, r2
  40697a:	bf18      	it	ne
  40697c:	f040 0001 	orrne.w	r0, r0, #1
  406980:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  406984:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  406988:	fa03 fc0c 	lsl.w	ip, r3, ip
  40698c:	ea40 000c 	orr.w	r0, r0, ip
  406990:	fa23 f302 	lsr.w	r3, r3, r2
  406994:	ea4f 0343 	mov.w	r3, r3, lsl #1
  406998:	e7cc      	b.n	406934 <__aeabi_d2f+0x14>
  40699a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40699e:	d107      	bne.n	4069b0 <__aeabi_d2f+0x90>
  4069a0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4069a4:	bf1e      	ittt	ne
  4069a6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4069aa:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4069ae:	4770      	bxne	lr
  4069b0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4069b4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4069b8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4069bc:	4770      	bx	lr
  4069be:	bf00      	nop

004069c0 <__aeabi_frsub>:
  4069c0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  4069c4:	e002      	b.n	4069cc <__addsf3>
  4069c6:	bf00      	nop

004069c8 <__aeabi_fsub>:
  4069c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

004069cc <__addsf3>:
  4069cc:	0042      	lsls	r2, r0, #1
  4069ce:	bf1f      	itttt	ne
  4069d0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  4069d4:	ea92 0f03 	teqne	r2, r3
  4069d8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  4069dc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4069e0:	d06a      	beq.n	406ab8 <__addsf3+0xec>
  4069e2:	ea4f 6212 	mov.w	r2, r2, lsr #24
  4069e6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  4069ea:	bfc1      	itttt	gt
  4069ec:	18d2      	addgt	r2, r2, r3
  4069ee:	4041      	eorgt	r1, r0
  4069f0:	4048      	eorgt	r0, r1
  4069f2:	4041      	eorgt	r1, r0
  4069f4:	bfb8      	it	lt
  4069f6:	425b      	neglt	r3, r3
  4069f8:	2b19      	cmp	r3, #25
  4069fa:	bf88      	it	hi
  4069fc:	4770      	bxhi	lr
  4069fe:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  406a02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406a06:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  406a0a:	bf18      	it	ne
  406a0c:	4240      	negne	r0, r0
  406a0e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406a12:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  406a16:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  406a1a:	bf18      	it	ne
  406a1c:	4249      	negne	r1, r1
  406a1e:	ea92 0f03 	teq	r2, r3
  406a22:	d03f      	beq.n	406aa4 <__addsf3+0xd8>
  406a24:	f1a2 0201 	sub.w	r2, r2, #1
  406a28:	fa41 fc03 	asr.w	ip, r1, r3
  406a2c:	eb10 000c 	adds.w	r0, r0, ip
  406a30:	f1c3 0320 	rsb	r3, r3, #32
  406a34:	fa01 f103 	lsl.w	r1, r1, r3
  406a38:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  406a3c:	d502      	bpl.n	406a44 <__addsf3+0x78>
  406a3e:	4249      	negs	r1, r1
  406a40:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  406a44:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  406a48:	d313      	bcc.n	406a72 <__addsf3+0xa6>
  406a4a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  406a4e:	d306      	bcc.n	406a5e <__addsf3+0x92>
  406a50:	0840      	lsrs	r0, r0, #1
  406a52:	ea4f 0131 	mov.w	r1, r1, rrx
  406a56:	f102 0201 	add.w	r2, r2, #1
  406a5a:	2afe      	cmp	r2, #254	; 0xfe
  406a5c:	d251      	bcs.n	406b02 <__addsf3+0x136>
  406a5e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  406a62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406a66:	bf08      	it	eq
  406a68:	f020 0001 	biceq.w	r0, r0, #1
  406a6c:	ea40 0003 	orr.w	r0, r0, r3
  406a70:	4770      	bx	lr
  406a72:	0049      	lsls	r1, r1, #1
  406a74:	eb40 0000 	adc.w	r0, r0, r0
  406a78:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  406a7c:	f1a2 0201 	sub.w	r2, r2, #1
  406a80:	d1ed      	bne.n	406a5e <__addsf3+0x92>
  406a82:	fab0 fc80 	clz	ip, r0
  406a86:	f1ac 0c08 	sub.w	ip, ip, #8
  406a8a:	ebb2 020c 	subs.w	r2, r2, ip
  406a8e:	fa00 f00c 	lsl.w	r0, r0, ip
  406a92:	bfaa      	itet	ge
  406a94:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  406a98:	4252      	neglt	r2, r2
  406a9a:	4318      	orrge	r0, r3
  406a9c:	bfbc      	itt	lt
  406a9e:	40d0      	lsrlt	r0, r2
  406aa0:	4318      	orrlt	r0, r3
  406aa2:	4770      	bx	lr
  406aa4:	f092 0f00 	teq	r2, #0
  406aa8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  406aac:	bf06      	itte	eq
  406aae:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  406ab2:	3201      	addeq	r2, #1
  406ab4:	3b01      	subne	r3, #1
  406ab6:	e7b5      	b.n	406a24 <__addsf3+0x58>
  406ab8:	ea4f 0341 	mov.w	r3, r1, lsl #1
  406abc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  406ac0:	bf18      	it	ne
  406ac2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  406ac6:	d021      	beq.n	406b0c <__addsf3+0x140>
  406ac8:	ea92 0f03 	teq	r2, r3
  406acc:	d004      	beq.n	406ad8 <__addsf3+0x10c>
  406ace:	f092 0f00 	teq	r2, #0
  406ad2:	bf08      	it	eq
  406ad4:	4608      	moveq	r0, r1
  406ad6:	4770      	bx	lr
  406ad8:	ea90 0f01 	teq	r0, r1
  406adc:	bf1c      	itt	ne
  406ade:	2000      	movne	r0, #0
  406ae0:	4770      	bxne	lr
  406ae2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  406ae6:	d104      	bne.n	406af2 <__addsf3+0x126>
  406ae8:	0040      	lsls	r0, r0, #1
  406aea:	bf28      	it	cs
  406aec:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  406af0:	4770      	bx	lr
  406af2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  406af6:	bf3c      	itt	cc
  406af8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  406afc:	4770      	bxcc	lr
  406afe:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  406b02:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  406b06:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406b0a:	4770      	bx	lr
  406b0c:	ea7f 6222 	mvns.w	r2, r2, asr #24
  406b10:	bf16      	itet	ne
  406b12:	4608      	movne	r0, r1
  406b14:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  406b18:	4601      	movne	r1, r0
  406b1a:	0242      	lsls	r2, r0, #9
  406b1c:	bf06      	itte	eq
  406b1e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  406b22:	ea90 0f01 	teqeq	r0, r1
  406b26:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  406b2a:	4770      	bx	lr

00406b2c <__aeabi_ui2f>:
  406b2c:	f04f 0300 	mov.w	r3, #0
  406b30:	e004      	b.n	406b3c <__aeabi_i2f+0x8>
  406b32:	bf00      	nop

00406b34 <__aeabi_i2f>:
  406b34:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  406b38:	bf48      	it	mi
  406b3a:	4240      	negmi	r0, r0
  406b3c:	ea5f 0c00 	movs.w	ip, r0
  406b40:	bf08      	it	eq
  406b42:	4770      	bxeq	lr
  406b44:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  406b48:	4601      	mov	r1, r0
  406b4a:	f04f 0000 	mov.w	r0, #0
  406b4e:	e01c      	b.n	406b8a <__aeabi_l2f+0x2a>

00406b50 <__aeabi_ul2f>:
  406b50:	ea50 0201 	orrs.w	r2, r0, r1
  406b54:	bf08      	it	eq
  406b56:	4770      	bxeq	lr
  406b58:	f04f 0300 	mov.w	r3, #0
  406b5c:	e00a      	b.n	406b74 <__aeabi_l2f+0x14>
  406b5e:	bf00      	nop

00406b60 <__aeabi_l2f>:
  406b60:	ea50 0201 	orrs.w	r2, r0, r1
  406b64:	bf08      	it	eq
  406b66:	4770      	bxeq	lr
  406b68:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  406b6c:	d502      	bpl.n	406b74 <__aeabi_l2f+0x14>
  406b6e:	4240      	negs	r0, r0
  406b70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406b74:	ea5f 0c01 	movs.w	ip, r1
  406b78:	bf02      	ittt	eq
  406b7a:	4684      	moveq	ip, r0
  406b7c:	4601      	moveq	r1, r0
  406b7e:	2000      	moveq	r0, #0
  406b80:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  406b84:	bf08      	it	eq
  406b86:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  406b8a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  406b8e:	fabc f28c 	clz	r2, ip
  406b92:	3a08      	subs	r2, #8
  406b94:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  406b98:	db10      	blt.n	406bbc <__aeabi_l2f+0x5c>
  406b9a:	fa01 fc02 	lsl.w	ip, r1, r2
  406b9e:	4463      	add	r3, ip
  406ba0:	fa00 fc02 	lsl.w	ip, r0, r2
  406ba4:	f1c2 0220 	rsb	r2, r2, #32
  406ba8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406bac:	fa20 f202 	lsr.w	r2, r0, r2
  406bb0:	eb43 0002 	adc.w	r0, r3, r2
  406bb4:	bf08      	it	eq
  406bb6:	f020 0001 	biceq.w	r0, r0, #1
  406bba:	4770      	bx	lr
  406bbc:	f102 0220 	add.w	r2, r2, #32
  406bc0:	fa01 fc02 	lsl.w	ip, r1, r2
  406bc4:	f1c2 0220 	rsb	r2, r2, #32
  406bc8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  406bcc:	fa21 f202 	lsr.w	r2, r1, r2
  406bd0:	eb43 0002 	adc.w	r0, r3, r2
  406bd4:	bf08      	it	eq
  406bd6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  406bda:	4770      	bx	lr

00406bdc <__aeabi_fmul>:
  406bdc:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406be0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  406be4:	bf1e      	ittt	ne
  406be6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  406bea:	ea92 0f0c 	teqne	r2, ip
  406bee:	ea93 0f0c 	teqne	r3, ip
  406bf2:	d06f      	beq.n	406cd4 <__aeabi_fmul+0xf8>
  406bf4:	441a      	add	r2, r3
  406bf6:	ea80 0c01 	eor.w	ip, r0, r1
  406bfa:	0240      	lsls	r0, r0, #9
  406bfc:	bf18      	it	ne
  406bfe:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  406c02:	d01e      	beq.n	406c42 <__aeabi_fmul+0x66>
  406c04:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  406c08:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  406c0c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  406c10:	fba0 3101 	umull	r3, r1, r0, r1
  406c14:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  406c18:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  406c1c:	bf3e      	ittt	cc
  406c1e:	0049      	lslcc	r1, r1, #1
  406c20:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  406c24:	005b      	lslcc	r3, r3, #1
  406c26:	ea40 0001 	orr.w	r0, r0, r1
  406c2a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  406c2e:	2afd      	cmp	r2, #253	; 0xfd
  406c30:	d81d      	bhi.n	406c6e <__aeabi_fmul+0x92>
  406c32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  406c36:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406c3a:	bf08      	it	eq
  406c3c:	f020 0001 	biceq.w	r0, r0, #1
  406c40:	4770      	bx	lr
  406c42:	f090 0f00 	teq	r0, #0
  406c46:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  406c4a:	bf08      	it	eq
  406c4c:	0249      	lsleq	r1, r1, #9
  406c4e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  406c52:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  406c56:	3a7f      	subs	r2, #127	; 0x7f
  406c58:	bfc2      	ittt	gt
  406c5a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  406c5e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  406c62:	4770      	bxgt	lr
  406c64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406c68:	f04f 0300 	mov.w	r3, #0
  406c6c:	3a01      	subs	r2, #1
  406c6e:	dc5d      	bgt.n	406d2c <__aeabi_fmul+0x150>
  406c70:	f112 0f19 	cmn.w	r2, #25
  406c74:	bfdc      	itt	le
  406c76:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  406c7a:	4770      	bxle	lr
  406c7c:	f1c2 0200 	rsb	r2, r2, #0
  406c80:	0041      	lsls	r1, r0, #1
  406c82:	fa21 f102 	lsr.w	r1, r1, r2
  406c86:	f1c2 0220 	rsb	r2, r2, #32
  406c8a:	fa00 fc02 	lsl.w	ip, r0, r2
  406c8e:	ea5f 0031 	movs.w	r0, r1, rrx
  406c92:	f140 0000 	adc.w	r0, r0, #0
  406c96:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  406c9a:	bf08      	it	eq
  406c9c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  406ca0:	4770      	bx	lr
  406ca2:	f092 0f00 	teq	r2, #0
  406ca6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  406caa:	bf02      	ittt	eq
  406cac:	0040      	lsleq	r0, r0, #1
  406cae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  406cb2:	3a01      	subeq	r2, #1
  406cb4:	d0f9      	beq.n	406caa <__aeabi_fmul+0xce>
  406cb6:	ea40 000c 	orr.w	r0, r0, ip
  406cba:	f093 0f00 	teq	r3, #0
  406cbe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  406cc2:	bf02      	ittt	eq
  406cc4:	0049      	lsleq	r1, r1, #1
  406cc6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  406cca:	3b01      	subeq	r3, #1
  406ccc:	d0f9      	beq.n	406cc2 <__aeabi_fmul+0xe6>
  406cce:	ea41 010c 	orr.w	r1, r1, ip
  406cd2:	e78f      	b.n	406bf4 <__aeabi_fmul+0x18>
  406cd4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  406cd8:	ea92 0f0c 	teq	r2, ip
  406cdc:	bf18      	it	ne
  406cde:	ea93 0f0c 	teqne	r3, ip
  406ce2:	d00a      	beq.n	406cfa <__aeabi_fmul+0x11e>
  406ce4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  406ce8:	bf18      	it	ne
  406cea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  406cee:	d1d8      	bne.n	406ca2 <__aeabi_fmul+0xc6>
  406cf0:	ea80 0001 	eor.w	r0, r0, r1
  406cf4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  406cf8:	4770      	bx	lr
  406cfa:	f090 0f00 	teq	r0, #0
  406cfe:	bf17      	itett	ne
  406d00:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  406d04:	4608      	moveq	r0, r1
  406d06:	f091 0f00 	teqne	r1, #0
  406d0a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  406d0e:	d014      	beq.n	406d3a <__aeabi_fmul+0x15e>
  406d10:	ea92 0f0c 	teq	r2, ip
  406d14:	d101      	bne.n	406d1a <__aeabi_fmul+0x13e>
  406d16:	0242      	lsls	r2, r0, #9
  406d18:	d10f      	bne.n	406d3a <__aeabi_fmul+0x15e>
  406d1a:	ea93 0f0c 	teq	r3, ip
  406d1e:	d103      	bne.n	406d28 <__aeabi_fmul+0x14c>
  406d20:	024b      	lsls	r3, r1, #9
  406d22:	bf18      	it	ne
  406d24:	4608      	movne	r0, r1
  406d26:	d108      	bne.n	406d3a <__aeabi_fmul+0x15e>
  406d28:	ea80 0001 	eor.w	r0, r0, r1
  406d2c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  406d30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  406d34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406d38:	4770      	bx	lr
  406d3a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  406d3e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  406d42:	4770      	bx	lr

00406d44 <__aeabi_fdiv>:
  406d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  406d4c:	bf1e      	ittt	ne
  406d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  406d52:	ea92 0f0c 	teqne	r2, ip
  406d56:	ea93 0f0c 	teqne	r3, ip
  406d5a:	d069      	beq.n	406e30 <__aeabi_fdiv+0xec>
  406d5c:	eba2 0203 	sub.w	r2, r2, r3
  406d60:	ea80 0c01 	eor.w	ip, r0, r1
  406d64:	0249      	lsls	r1, r1, #9
  406d66:	ea4f 2040 	mov.w	r0, r0, lsl #9
  406d6a:	d037      	beq.n	406ddc <__aeabi_fdiv+0x98>
  406d6c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  406d70:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  406d74:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  406d78:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  406d7c:	428b      	cmp	r3, r1
  406d7e:	bf38      	it	cc
  406d80:	005b      	lslcc	r3, r3, #1
  406d82:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  406d86:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  406d8a:	428b      	cmp	r3, r1
  406d8c:	bf24      	itt	cs
  406d8e:	1a5b      	subcs	r3, r3, r1
  406d90:	ea40 000c 	orrcs.w	r0, r0, ip
  406d94:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  406d98:	bf24      	itt	cs
  406d9a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  406d9e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406da2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  406da6:	bf24      	itt	cs
  406da8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  406dac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406db0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  406db4:	bf24      	itt	cs
  406db6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  406dba:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406dbe:	011b      	lsls	r3, r3, #4
  406dc0:	bf18      	it	ne
  406dc2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  406dc6:	d1e0      	bne.n	406d8a <__aeabi_fdiv+0x46>
  406dc8:	2afd      	cmp	r2, #253	; 0xfd
  406dca:	f63f af50 	bhi.w	406c6e <__aeabi_fmul+0x92>
  406dce:	428b      	cmp	r3, r1
  406dd0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406dd4:	bf08      	it	eq
  406dd6:	f020 0001 	biceq.w	r0, r0, #1
  406dda:	4770      	bx	lr
  406ddc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  406de0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  406de4:	327f      	adds	r2, #127	; 0x7f
  406de6:	bfc2      	ittt	gt
  406de8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  406dec:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  406df0:	4770      	bxgt	lr
  406df2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406df6:	f04f 0300 	mov.w	r3, #0
  406dfa:	3a01      	subs	r2, #1
  406dfc:	e737      	b.n	406c6e <__aeabi_fmul+0x92>
  406dfe:	f092 0f00 	teq	r2, #0
  406e02:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  406e06:	bf02      	ittt	eq
  406e08:	0040      	lsleq	r0, r0, #1
  406e0a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  406e0e:	3a01      	subeq	r2, #1
  406e10:	d0f9      	beq.n	406e06 <__aeabi_fdiv+0xc2>
  406e12:	ea40 000c 	orr.w	r0, r0, ip
  406e16:	f093 0f00 	teq	r3, #0
  406e1a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  406e1e:	bf02      	ittt	eq
  406e20:	0049      	lsleq	r1, r1, #1
  406e22:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  406e26:	3b01      	subeq	r3, #1
  406e28:	d0f9      	beq.n	406e1e <__aeabi_fdiv+0xda>
  406e2a:	ea41 010c 	orr.w	r1, r1, ip
  406e2e:	e795      	b.n	406d5c <__aeabi_fdiv+0x18>
  406e30:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  406e34:	ea92 0f0c 	teq	r2, ip
  406e38:	d108      	bne.n	406e4c <__aeabi_fdiv+0x108>
  406e3a:	0242      	lsls	r2, r0, #9
  406e3c:	f47f af7d 	bne.w	406d3a <__aeabi_fmul+0x15e>
  406e40:	ea93 0f0c 	teq	r3, ip
  406e44:	f47f af70 	bne.w	406d28 <__aeabi_fmul+0x14c>
  406e48:	4608      	mov	r0, r1
  406e4a:	e776      	b.n	406d3a <__aeabi_fmul+0x15e>
  406e4c:	ea93 0f0c 	teq	r3, ip
  406e50:	d104      	bne.n	406e5c <__aeabi_fdiv+0x118>
  406e52:	024b      	lsls	r3, r1, #9
  406e54:	f43f af4c 	beq.w	406cf0 <__aeabi_fmul+0x114>
  406e58:	4608      	mov	r0, r1
  406e5a:	e76e      	b.n	406d3a <__aeabi_fmul+0x15e>
  406e5c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  406e60:	bf18      	it	ne
  406e62:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  406e66:	d1ca      	bne.n	406dfe <__aeabi_fdiv+0xba>
  406e68:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  406e6c:	f47f af5c 	bne.w	406d28 <__aeabi_fmul+0x14c>
  406e70:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  406e74:	f47f af3c 	bne.w	406cf0 <__aeabi_fmul+0x114>
  406e78:	e75f      	b.n	406d3a <__aeabi_fmul+0x15e>
  406e7a:	bf00      	nop

00406e7c <__gesf2>:
  406e7c:	f04f 3cff 	mov.w	ip, #4294967295
  406e80:	e006      	b.n	406e90 <__cmpsf2+0x4>
  406e82:	bf00      	nop

00406e84 <__lesf2>:
  406e84:	f04f 0c01 	mov.w	ip, #1
  406e88:	e002      	b.n	406e90 <__cmpsf2+0x4>
  406e8a:	bf00      	nop

00406e8c <__cmpsf2>:
  406e8c:	f04f 0c01 	mov.w	ip, #1
  406e90:	f84d cd04 	str.w	ip, [sp, #-4]!
  406e94:	ea4f 0240 	mov.w	r2, r0, lsl #1
  406e98:	ea4f 0341 	mov.w	r3, r1, lsl #1
  406e9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  406ea0:	bf18      	it	ne
  406ea2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  406ea6:	d011      	beq.n	406ecc <__cmpsf2+0x40>
  406ea8:	b001      	add	sp, #4
  406eaa:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  406eae:	bf18      	it	ne
  406eb0:	ea90 0f01 	teqne	r0, r1
  406eb4:	bf58      	it	pl
  406eb6:	ebb2 0003 	subspl.w	r0, r2, r3
  406eba:	bf88      	it	hi
  406ebc:	17c8      	asrhi	r0, r1, #31
  406ebe:	bf38      	it	cc
  406ec0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  406ec4:	bf18      	it	ne
  406ec6:	f040 0001 	orrne.w	r0, r0, #1
  406eca:	4770      	bx	lr
  406ecc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  406ed0:	d102      	bne.n	406ed8 <__cmpsf2+0x4c>
  406ed2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  406ed6:	d105      	bne.n	406ee4 <__cmpsf2+0x58>
  406ed8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  406edc:	d1e4      	bne.n	406ea8 <__cmpsf2+0x1c>
  406ede:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  406ee2:	d0e1      	beq.n	406ea8 <__cmpsf2+0x1c>
  406ee4:	f85d 0b04 	ldr.w	r0, [sp], #4
  406ee8:	4770      	bx	lr
  406eea:	bf00      	nop

00406eec <__aeabi_cfrcmple>:
  406eec:	4684      	mov	ip, r0
  406eee:	4608      	mov	r0, r1
  406ef0:	4661      	mov	r1, ip
  406ef2:	e7ff      	b.n	406ef4 <__aeabi_cfcmpeq>

00406ef4 <__aeabi_cfcmpeq>:
  406ef4:	b50f      	push	{r0, r1, r2, r3, lr}
  406ef6:	f7ff ffc9 	bl	406e8c <__cmpsf2>
  406efa:	2800      	cmp	r0, #0
  406efc:	bf48      	it	mi
  406efe:	f110 0f00 	cmnmi.w	r0, #0
  406f02:	bd0f      	pop	{r0, r1, r2, r3, pc}

00406f04 <__aeabi_fcmpeq>:
  406f04:	f84d ed08 	str.w	lr, [sp, #-8]!
  406f08:	f7ff fff4 	bl	406ef4 <__aeabi_cfcmpeq>
  406f0c:	bf0c      	ite	eq
  406f0e:	2001      	moveq	r0, #1
  406f10:	2000      	movne	r0, #0
  406f12:	f85d fb08 	ldr.w	pc, [sp], #8
  406f16:	bf00      	nop

00406f18 <__aeabi_fcmplt>:
  406f18:	f84d ed08 	str.w	lr, [sp, #-8]!
  406f1c:	f7ff ffea 	bl	406ef4 <__aeabi_cfcmpeq>
  406f20:	bf34      	ite	cc
  406f22:	2001      	movcc	r0, #1
  406f24:	2000      	movcs	r0, #0
  406f26:	f85d fb08 	ldr.w	pc, [sp], #8
  406f2a:	bf00      	nop

00406f2c <__aeabi_fcmple>:
  406f2c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406f30:	f7ff ffe0 	bl	406ef4 <__aeabi_cfcmpeq>
  406f34:	bf94      	ite	ls
  406f36:	2001      	movls	r0, #1
  406f38:	2000      	movhi	r0, #0
  406f3a:	f85d fb08 	ldr.w	pc, [sp], #8
  406f3e:	bf00      	nop

00406f40 <__aeabi_fcmpge>:
  406f40:	f84d ed08 	str.w	lr, [sp, #-8]!
  406f44:	f7ff ffd2 	bl	406eec <__aeabi_cfrcmple>
  406f48:	bf94      	ite	ls
  406f4a:	2001      	movls	r0, #1
  406f4c:	2000      	movhi	r0, #0
  406f4e:	f85d fb08 	ldr.w	pc, [sp], #8
  406f52:	bf00      	nop

00406f54 <__aeabi_fcmpgt>:
  406f54:	f84d ed08 	str.w	lr, [sp, #-8]!
  406f58:	f7ff ffc8 	bl	406eec <__aeabi_cfrcmple>
  406f5c:	bf34      	ite	cc
  406f5e:	2001      	movcc	r0, #1
  406f60:	2000      	movcs	r0, #0
  406f62:	f85d fb08 	ldr.w	pc, [sp], #8
  406f66:	bf00      	nop

00406f68 <__aeabi_fcmpun>:
  406f68:	ea4f 0240 	mov.w	r2, r0, lsl #1
  406f6c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  406f70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  406f74:	d102      	bne.n	406f7c <__aeabi_fcmpun+0x14>
  406f76:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  406f7a:	d108      	bne.n	406f8e <__aeabi_fcmpun+0x26>
  406f7c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  406f80:	d102      	bne.n	406f88 <__aeabi_fcmpun+0x20>
  406f82:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  406f86:	d102      	bne.n	406f8e <__aeabi_fcmpun+0x26>
  406f88:	f04f 0000 	mov.w	r0, #0
  406f8c:	4770      	bx	lr
  406f8e:	f04f 0001 	mov.w	r0, #1
  406f92:	4770      	bx	lr

00406f94 <__aeabi_f2iz>:
  406f94:	ea4f 0240 	mov.w	r2, r0, lsl #1
  406f98:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  406f9c:	d30f      	bcc.n	406fbe <__aeabi_f2iz+0x2a>
  406f9e:	f04f 039e 	mov.w	r3, #158	; 0x9e
  406fa2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  406fa6:	d90d      	bls.n	406fc4 <__aeabi_f2iz+0x30>
  406fa8:	ea4f 2300 	mov.w	r3, r0, lsl #8
  406fac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406fb0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  406fb4:	fa23 f002 	lsr.w	r0, r3, r2
  406fb8:	bf18      	it	ne
  406fba:	4240      	negne	r0, r0
  406fbc:	4770      	bx	lr
  406fbe:	f04f 0000 	mov.w	r0, #0
  406fc2:	4770      	bx	lr
  406fc4:	f112 0f61 	cmn.w	r2, #97	; 0x61
  406fc8:	d101      	bne.n	406fce <__aeabi_f2iz+0x3a>
  406fca:	0242      	lsls	r2, r0, #9
  406fcc:	d105      	bne.n	406fda <__aeabi_f2iz+0x46>
  406fce:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  406fd2:	bf08      	it	eq
  406fd4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406fd8:	4770      	bx	lr
  406fda:	f04f 0000 	mov.w	r0, #0
  406fde:	4770      	bx	lr

00406fe0 <__errno>:
  406fe0:	4b01      	ldr	r3, [pc, #4]	; (406fe8 <__errno+0x8>)
  406fe2:	6818      	ldr	r0, [r3, #0]
  406fe4:	4770      	bx	lr
  406fe6:	bf00      	nop
  406fe8:	20400028 	.word	0x20400028

00406fec <__libc_init_array>:
  406fec:	b570      	push	{r4, r5, r6, lr}
  406fee:	4e0f      	ldr	r6, [pc, #60]	; (40702c <__libc_init_array+0x40>)
  406ff0:	4d0f      	ldr	r5, [pc, #60]	; (407030 <__libc_init_array+0x44>)
  406ff2:	1b76      	subs	r6, r6, r5
  406ff4:	10b6      	asrs	r6, r6, #2
  406ff6:	bf18      	it	ne
  406ff8:	2400      	movne	r4, #0
  406ffa:	d005      	beq.n	407008 <__libc_init_array+0x1c>
  406ffc:	3401      	adds	r4, #1
  406ffe:	f855 3b04 	ldr.w	r3, [r5], #4
  407002:	4798      	blx	r3
  407004:	42a6      	cmp	r6, r4
  407006:	d1f9      	bne.n	406ffc <__libc_init_array+0x10>
  407008:	4e0a      	ldr	r6, [pc, #40]	; (407034 <__libc_init_array+0x48>)
  40700a:	4d0b      	ldr	r5, [pc, #44]	; (407038 <__libc_init_array+0x4c>)
  40700c:	1b76      	subs	r6, r6, r5
  40700e:	f006 ffa3 	bl	40df58 <_init>
  407012:	10b6      	asrs	r6, r6, #2
  407014:	bf18      	it	ne
  407016:	2400      	movne	r4, #0
  407018:	d006      	beq.n	407028 <__libc_init_array+0x3c>
  40701a:	3401      	adds	r4, #1
  40701c:	f855 3b04 	ldr.w	r3, [r5], #4
  407020:	4798      	blx	r3
  407022:	42a6      	cmp	r6, r4
  407024:	d1f9      	bne.n	40701a <__libc_init_array+0x2e>
  407026:	bd70      	pop	{r4, r5, r6, pc}
  407028:	bd70      	pop	{r4, r5, r6, pc}
  40702a:	bf00      	nop
  40702c:	0040df64 	.word	0x0040df64
  407030:	0040df64 	.word	0x0040df64
  407034:	0040df6c 	.word	0x0040df6c
  407038:	0040df64 	.word	0x0040df64

0040703c <malloc>:
  40703c:	4b02      	ldr	r3, [pc, #8]	; (407048 <malloc+0xc>)
  40703e:	4601      	mov	r1, r0
  407040:	6818      	ldr	r0, [r3, #0]
  407042:	f000 b80b 	b.w	40705c <_malloc_r>
  407046:	bf00      	nop
  407048:	20400028 	.word	0x20400028

0040704c <free>:
  40704c:	4b02      	ldr	r3, [pc, #8]	; (407058 <free+0xc>)
  40704e:	4601      	mov	r1, r0
  407050:	6818      	ldr	r0, [r3, #0]
  407052:	f004 bc8d 	b.w	40b970 <_free_r>
  407056:	bf00      	nop
  407058:	20400028 	.word	0x20400028

0040705c <_malloc_r>:
  40705c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407060:	f101 060b 	add.w	r6, r1, #11
  407064:	2e16      	cmp	r6, #22
  407066:	b083      	sub	sp, #12
  407068:	4605      	mov	r5, r0
  40706a:	f240 809e 	bls.w	4071aa <_malloc_r+0x14e>
  40706e:	f036 0607 	bics.w	r6, r6, #7
  407072:	f100 80bd 	bmi.w	4071f0 <_malloc_r+0x194>
  407076:	42b1      	cmp	r1, r6
  407078:	f200 80ba 	bhi.w	4071f0 <_malloc_r+0x194>
  40707c:	f000 fb86 	bl	40778c <__malloc_lock>
  407080:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  407084:	f0c0 8293 	bcc.w	4075ae <_malloc_r+0x552>
  407088:	0a73      	lsrs	r3, r6, #9
  40708a:	f000 80b8 	beq.w	4071fe <_malloc_r+0x1a2>
  40708e:	2b04      	cmp	r3, #4
  407090:	f200 8179 	bhi.w	407386 <_malloc_r+0x32a>
  407094:	09b3      	lsrs	r3, r6, #6
  407096:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40709a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40709e:	00c3      	lsls	r3, r0, #3
  4070a0:	4fbf      	ldr	r7, [pc, #764]	; (4073a0 <_malloc_r+0x344>)
  4070a2:	443b      	add	r3, r7
  4070a4:	f1a3 0108 	sub.w	r1, r3, #8
  4070a8:	685c      	ldr	r4, [r3, #4]
  4070aa:	42a1      	cmp	r1, r4
  4070ac:	d106      	bne.n	4070bc <_malloc_r+0x60>
  4070ae:	e00c      	b.n	4070ca <_malloc_r+0x6e>
  4070b0:	2a00      	cmp	r2, #0
  4070b2:	f280 80aa 	bge.w	40720a <_malloc_r+0x1ae>
  4070b6:	68e4      	ldr	r4, [r4, #12]
  4070b8:	42a1      	cmp	r1, r4
  4070ba:	d006      	beq.n	4070ca <_malloc_r+0x6e>
  4070bc:	6863      	ldr	r3, [r4, #4]
  4070be:	f023 0303 	bic.w	r3, r3, #3
  4070c2:	1b9a      	subs	r2, r3, r6
  4070c4:	2a0f      	cmp	r2, #15
  4070c6:	ddf3      	ble.n	4070b0 <_malloc_r+0x54>
  4070c8:	4670      	mov	r0, lr
  4070ca:	693c      	ldr	r4, [r7, #16]
  4070cc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4073b4 <_malloc_r+0x358>
  4070d0:	4574      	cmp	r4, lr
  4070d2:	f000 81ab 	beq.w	40742c <_malloc_r+0x3d0>
  4070d6:	6863      	ldr	r3, [r4, #4]
  4070d8:	f023 0303 	bic.w	r3, r3, #3
  4070dc:	1b9a      	subs	r2, r3, r6
  4070de:	2a0f      	cmp	r2, #15
  4070e0:	f300 8190 	bgt.w	407404 <_malloc_r+0x3a8>
  4070e4:	2a00      	cmp	r2, #0
  4070e6:	f8c7 e014 	str.w	lr, [r7, #20]
  4070ea:	f8c7 e010 	str.w	lr, [r7, #16]
  4070ee:	f280 809d 	bge.w	40722c <_malloc_r+0x1d0>
  4070f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4070f6:	f080 8161 	bcs.w	4073bc <_malloc_r+0x360>
  4070fa:	08db      	lsrs	r3, r3, #3
  4070fc:	f103 0c01 	add.w	ip, r3, #1
  407100:	1099      	asrs	r1, r3, #2
  407102:	687a      	ldr	r2, [r7, #4]
  407104:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  407108:	f8c4 8008 	str.w	r8, [r4, #8]
  40710c:	2301      	movs	r3, #1
  40710e:	408b      	lsls	r3, r1
  407110:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  407114:	4313      	orrs	r3, r2
  407116:	3908      	subs	r1, #8
  407118:	60e1      	str	r1, [r4, #12]
  40711a:	607b      	str	r3, [r7, #4]
  40711c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  407120:	f8c8 400c 	str.w	r4, [r8, #12]
  407124:	1082      	asrs	r2, r0, #2
  407126:	2401      	movs	r4, #1
  407128:	4094      	lsls	r4, r2
  40712a:	429c      	cmp	r4, r3
  40712c:	f200 808b 	bhi.w	407246 <_malloc_r+0x1ea>
  407130:	421c      	tst	r4, r3
  407132:	d106      	bne.n	407142 <_malloc_r+0xe6>
  407134:	f020 0003 	bic.w	r0, r0, #3
  407138:	0064      	lsls	r4, r4, #1
  40713a:	421c      	tst	r4, r3
  40713c:	f100 0004 	add.w	r0, r0, #4
  407140:	d0fa      	beq.n	407138 <_malloc_r+0xdc>
  407142:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  407146:	46cc      	mov	ip, r9
  407148:	4680      	mov	r8, r0
  40714a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40714e:	459c      	cmp	ip, r3
  407150:	d107      	bne.n	407162 <_malloc_r+0x106>
  407152:	e16d      	b.n	407430 <_malloc_r+0x3d4>
  407154:	2a00      	cmp	r2, #0
  407156:	f280 817b 	bge.w	407450 <_malloc_r+0x3f4>
  40715a:	68db      	ldr	r3, [r3, #12]
  40715c:	459c      	cmp	ip, r3
  40715e:	f000 8167 	beq.w	407430 <_malloc_r+0x3d4>
  407162:	6859      	ldr	r1, [r3, #4]
  407164:	f021 0103 	bic.w	r1, r1, #3
  407168:	1b8a      	subs	r2, r1, r6
  40716a:	2a0f      	cmp	r2, #15
  40716c:	ddf2      	ble.n	407154 <_malloc_r+0xf8>
  40716e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  407172:	f8d3 8008 	ldr.w	r8, [r3, #8]
  407176:	9300      	str	r3, [sp, #0]
  407178:	199c      	adds	r4, r3, r6
  40717a:	4628      	mov	r0, r5
  40717c:	f046 0601 	orr.w	r6, r6, #1
  407180:	f042 0501 	orr.w	r5, r2, #1
  407184:	605e      	str	r6, [r3, #4]
  407186:	f8c8 c00c 	str.w	ip, [r8, #12]
  40718a:	f8cc 8008 	str.w	r8, [ip, #8]
  40718e:	617c      	str	r4, [r7, #20]
  407190:	613c      	str	r4, [r7, #16]
  407192:	f8c4 e00c 	str.w	lr, [r4, #12]
  407196:	f8c4 e008 	str.w	lr, [r4, #8]
  40719a:	6065      	str	r5, [r4, #4]
  40719c:	505a      	str	r2, [r3, r1]
  40719e:	f000 fafb 	bl	407798 <__malloc_unlock>
  4071a2:	9b00      	ldr	r3, [sp, #0]
  4071a4:	f103 0408 	add.w	r4, r3, #8
  4071a8:	e01e      	b.n	4071e8 <_malloc_r+0x18c>
  4071aa:	2910      	cmp	r1, #16
  4071ac:	d820      	bhi.n	4071f0 <_malloc_r+0x194>
  4071ae:	f000 faed 	bl	40778c <__malloc_lock>
  4071b2:	2610      	movs	r6, #16
  4071b4:	2318      	movs	r3, #24
  4071b6:	2002      	movs	r0, #2
  4071b8:	4f79      	ldr	r7, [pc, #484]	; (4073a0 <_malloc_r+0x344>)
  4071ba:	443b      	add	r3, r7
  4071bc:	f1a3 0208 	sub.w	r2, r3, #8
  4071c0:	685c      	ldr	r4, [r3, #4]
  4071c2:	4294      	cmp	r4, r2
  4071c4:	f000 813d 	beq.w	407442 <_malloc_r+0x3e6>
  4071c8:	6863      	ldr	r3, [r4, #4]
  4071ca:	68e1      	ldr	r1, [r4, #12]
  4071cc:	68a6      	ldr	r6, [r4, #8]
  4071ce:	f023 0303 	bic.w	r3, r3, #3
  4071d2:	4423      	add	r3, r4
  4071d4:	4628      	mov	r0, r5
  4071d6:	685a      	ldr	r2, [r3, #4]
  4071d8:	60f1      	str	r1, [r6, #12]
  4071da:	f042 0201 	orr.w	r2, r2, #1
  4071de:	608e      	str	r6, [r1, #8]
  4071e0:	605a      	str	r2, [r3, #4]
  4071e2:	f000 fad9 	bl	407798 <__malloc_unlock>
  4071e6:	3408      	adds	r4, #8
  4071e8:	4620      	mov	r0, r4
  4071ea:	b003      	add	sp, #12
  4071ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071f0:	2400      	movs	r4, #0
  4071f2:	230c      	movs	r3, #12
  4071f4:	4620      	mov	r0, r4
  4071f6:	602b      	str	r3, [r5, #0]
  4071f8:	b003      	add	sp, #12
  4071fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071fe:	2040      	movs	r0, #64	; 0x40
  407200:	f44f 7300 	mov.w	r3, #512	; 0x200
  407204:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  407208:	e74a      	b.n	4070a0 <_malloc_r+0x44>
  40720a:	4423      	add	r3, r4
  40720c:	68e1      	ldr	r1, [r4, #12]
  40720e:	685a      	ldr	r2, [r3, #4]
  407210:	68a6      	ldr	r6, [r4, #8]
  407212:	f042 0201 	orr.w	r2, r2, #1
  407216:	60f1      	str	r1, [r6, #12]
  407218:	4628      	mov	r0, r5
  40721a:	608e      	str	r6, [r1, #8]
  40721c:	605a      	str	r2, [r3, #4]
  40721e:	f000 fabb 	bl	407798 <__malloc_unlock>
  407222:	3408      	adds	r4, #8
  407224:	4620      	mov	r0, r4
  407226:	b003      	add	sp, #12
  407228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40722c:	4423      	add	r3, r4
  40722e:	4628      	mov	r0, r5
  407230:	685a      	ldr	r2, [r3, #4]
  407232:	f042 0201 	orr.w	r2, r2, #1
  407236:	605a      	str	r2, [r3, #4]
  407238:	f000 faae 	bl	407798 <__malloc_unlock>
  40723c:	3408      	adds	r4, #8
  40723e:	4620      	mov	r0, r4
  407240:	b003      	add	sp, #12
  407242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407246:	68bc      	ldr	r4, [r7, #8]
  407248:	6863      	ldr	r3, [r4, #4]
  40724a:	f023 0803 	bic.w	r8, r3, #3
  40724e:	45b0      	cmp	r8, r6
  407250:	d304      	bcc.n	40725c <_malloc_r+0x200>
  407252:	eba8 0306 	sub.w	r3, r8, r6
  407256:	2b0f      	cmp	r3, #15
  407258:	f300 8085 	bgt.w	407366 <_malloc_r+0x30a>
  40725c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4073b8 <_malloc_r+0x35c>
  407260:	4b50      	ldr	r3, [pc, #320]	; (4073a4 <_malloc_r+0x348>)
  407262:	f8d9 2000 	ldr.w	r2, [r9]
  407266:	681b      	ldr	r3, [r3, #0]
  407268:	3201      	adds	r2, #1
  40726a:	4433      	add	r3, r6
  40726c:	eb04 0a08 	add.w	sl, r4, r8
  407270:	f000 8155 	beq.w	40751e <_malloc_r+0x4c2>
  407274:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  407278:	330f      	adds	r3, #15
  40727a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40727e:	f02b 0b0f 	bic.w	fp, fp, #15
  407282:	4659      	mov	r1, fp
  407284:	4628      	mov	r0, r5
  407286:	f000 faf7 	bl	407878 <_sbrk_r>
  40728a:	1c41      	adds	r1, r0, #1
  40728c:	4602      	mov	r2, r0
  40728e:	f000 80fc 	beq.w	40748a <_malloc_r+0x42e>
  407292:	4582      	cmp	sl, r0
  407294:	f200 80f7 	bhi.w	407486 <_malloc_r+0x42a>
  407298:	4b43      	ldr	r3, [pc, #268]	; (4073a8 <_malloc_r+0x34c>)
  40729a:	6819      	ldr	r1, [r3, #0]
  40729c:	4459      	add	r1, fp
  40729e:	6019      	str	r1, [r3, #0]
  4072a0:	f000 814d 	beq.w	40753e <_malloc_r+0x4e2>
  4072a4:	f8d9 0000 	ldr.w	r0, [r9]
  4072a8:	3001      	adds	r0, #1
  4072aa:	bf1b      	ittet	ne
  4072ac:	eba2 0a0a 	subne.w	sl, r2, sl
  4072b0:	4451      	addne	r1, sl
  4072b2:	f8c9 2000 	streq.w	r2, [r9]
  4072b6:	6019      	strne	r1, [r3, #0]
  4072b8:	f012 0107 	ands.w	r1, r2, #7
  4072bc:	f000 8115 	beq.w	4074ea <_malloc_r+0x48e>
  4072c0:	f1c1 0008 	rsb	r0, r1, #8
  4072c4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4072c8:	4402      	add	r2, r0
  4072ca:	3108      	adds	r1, #8
  4072cc:	eb02 090b 	add.w	r9, r2, fp
  4072d0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4072d4:	eba1 0909 	sub.w	r9, r1, r9
  4072d8:	4649      	mov	r1, r9
  4072da:	4628      	mov	r0, r5
  4072dc:	9301      	str	r3, [sp, #4]
  4072de:	9200      	str	r2, [sp, #0]
  4072e0:	f000 faca 	bl	407878 <_sbrk_r>
  4072e4:	1c43      	adds	r3, r0, #1
  4072e6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4072ea:	f000 8143 	beq.w	407574 <_malloc_r+0x518>
  4072ee:	1a80      	subs	r0, r0, r2
  4072f0:	4448      	add	r0, r9
  4072f2:	f040 0001 	orr.w	r0, r0, #1
  4072f6:	6819      	ldr	r1, [r3, #0]
  4072f8:	60ba      	str	r2, [r7, #8]
  4072fa:	4449      	add	r1, r9
  4072fc:	42bc      	cmp	r4, r7
  4072fe:	6050      	str	r0, [r2, #4]
  407300:	6019      	str	r1, [r3, #0]
  407302:	d017      	beq.n	407334 <_malloc_r+0x2d8>
  407304:	f1b8 0f0f 	cmp.w	r8, #15
  407308:	f240 80fb 	bls.w	407502 <_malloc_r+0x4a6>
  40730c:	6860      	ldr	r0, [r4, #4]
  40730e:	f1a8 020c 	sub.w	r2, r8, #12
  407312:	f022 0207 	bic.w	r2, r2, #7
  407316:	eb04 0e02 	add.w	lr, r4, r2
  40731a:	f000 0001 	and.w	r0, r0, #1
  40731e:	f04f 0c05 	mov.w	ip, #5
  407322:	4310      	orrs	r0, r2
  407324:	2a0f      	cmp	r2, #15
  407326:	6060      	str	r0, [r4, #4]
  407328:	f8ce c004 	str.w	ip, [lr, #4]
  40732c:	f8ce c008 	str.w	ip, [lr, #8]
  407330:	f200 8117 	bhi.w	407562 <_malloc_r+0x506>
  407334:	4b1d      	ldr	r3, [pc, #116]	; (4073ac <_malloc_r+0x350>)
  407336:	68bc      	ldr	r4, [r7, #8]
  407338:	681a      	ldr	r2, [r3, #0]
  40733a:	4291      	cmp	r1, r2
  40733c:	bf88      	it	hi
  40733e:	6019      	strhi	r1, [r3, #0]
  407340:	4b1b      	ldr	r3, [pc, #108]	; (4073b0 <_malloc_r+0x354>)
  407342:	681a      	ldr	r2, [r3, #0]
  407344:	4291      	cmp	r1, r2
  407346:	6862      	ldr	r2, [r4, #4]
  407348:	bf88      	it	hi
  40734a:	6019      	strhi	r1, [r3, #0]
  40734c:	f022 0203 	bic.w	r2, r2, #3
  407350:	4296      	cmp	r6, r2
  407352:	eba2 0306 	sub.w	r3, r2, r6
  407356:	d801      	bhi.n	40735c <_malloc_r+0x300>
  407358:	2b0f      	cmp	r3, #15
  40735a:	dc04      	bgt.n	407366 <_malloc_r+0x30a>
  40735c:	4628      	mov	r0, r5
  40735e:	f000 fa1b 	bl	407798 <__malloc_unlock>
  407362:	2400      	movs	r4, #0
  407364:	e740      	b.n	4071e8 <_malloc_r+0x18c>
  407366:	19a2      	adds	r2, r4, r6
  407368:	f043 0301 	orr.w	r3, r3, #1
  40736c:	f046 0601 	orr.w	r6, r6, #1
  407370:	6066      	str	r6, [r4, #4]
  407372:	4628      	mov	r0, r5
  407374:	60ba      	str	r2, [r7, #8]
  407376:	6053      	str	r3, [r2, #4]
  407378:	f000 fa0e 	bl	407798 <__malloc_unlock>
  40737c:	3408      	adds	r4, #8
  40737e:	4620      	mov	r0, r4
  407380:	b003      	add	sp, #12
  407382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407386:	2b14      	cmp	r3, #20
  407388:	d971      	bls.n	40746e <_malloc_r+0x412>
  40738a:	2b54      	cmp	r3, #84	; 0x54
  40738c:	f200 80a3 	bhi.w	4074d6 <_malloc_r+0x47a>
  407390:	0b33      	lsrs	r3, r6, #12
  407392:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  407396:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40739a:	00c3      	lsls	r3, r0, #3
  40739c:	e680      	b.n	4070a0 <_malloc_r+0x44>
  40739e:	bf00      	nop
  4073a0:	20400458 	.word	0x20400458
  4073a4:	20400de4 	.word	0x20400de4
  4073a8:	20400db4 	.word	0x20400db4
  4073ac:	20400ddc 	.word	0x20400ddc
  4073b0:	20400de0 	.word	0x20400de0
  4073b4:	20400460 	.word	0x20400460
  4073b8:	20400860 	.word	0x20400860
  4073bc:	0a5a      	lsrs	r2, r3, #9
  4073be:	2a04      	cmp	r2, #4
  4073c0:	d95b      	bls.n	40747a <_malloc_r+0x41e>
  4073c2:	2a14      	cmp	r2, #20
  4073c4:	f200 80ae 	bhi.w	407524 <_malloc_r+0x4c8>
  4073c8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4073cc:	00c9      	lsls	r1, r1, #3
  4073ce:	325b      	adds	r2, #91	; 0x5b
  4073d0:	eb07 0c01 	add.w	ip, r7, r1
  4073d4:	5879      	ldr	r1, [r7, r1]
  4073d6:	f1ac 0c08 	sub.w	ip, ip, #8
  4073da:	458c      	cmp	ip, r1
  4073dc:	f000 8088 	beq.w	4074f0 <_malloc_r+0x494>
  4073e0:	684a      	ldr	r2, [r1, #4]
  4073e2:	f022 0203 	bic.w	r2, r2, #3
  4073e6:	4293      	cmp	r3, r2
  4073e8:	d273      	bcs.n	4074d2 <_malloc_r+0x476>
  4073ea:	6889      	ldr	r1, [r1, #8]
  4073ec:	458c      	cmp	ip, r1
  4073ee:	d1f7      	bne.n	4073e0 <_malloc_r+0x384>
  4073f0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4073f4:	687b      	ldr	r3, [r7, #4]
  4073f6:	60e2      	str	r2, [r4, #12]
  4073f8:	f8c4 c008 	str.w	ip, [r4, #8]
  4073fc:	6094      	str	r4, [r2, #8]
  4073fe:	f8cc 400c 	str.w	r4, [ip, #12]
  407402:	e68f      	b.n	407124 <_malloc_r+0xc8>
  407404:	19a1      	adds	r1, r4, r6
  407406:	f046 0c01 	orr.w	ip, r6, #1
  40740a:	f042 0601 	orr.w	r6, r2, #1
  40740e:	f8c4 c004 	str.w	ip, [r4, #4]
  407412:	4628      	mov	r0, r5
  407414:	6179      	str	r1, [r7, #20]
  407416:	6139      	str	r1, [r7, #16]
  407418:	f8c1 e00c 	str.w	lr, [r1, #12]
  40741c:	f8c1 e008 	str.w	lr, [r1, #8]
  407420:	604e      	str	r6, [r1, #4]
  407422:	50e2      	str	r2, [r4, r3]
  407424:	f000 f9b8 	bl	407798 <__malloc_unlock>
  407428:	3408      	adds	r4, #8
  40742a:	e6dd      	b.n	4071e8 <_malloc_r+0x18c>
  40742c:	687b      	ldr	r3, [r7, #4]
  40742e:	e679      	b.n	407124 <_malloc_r+0xc8>
  407430:	f108 0801 	add.w	r8, r8, #1
  407434:	f018 0f03 	tst.w	r8, #3
  407438:	f10c 0c08 	add.w	ip, ip, #8
  40743c:	f47f ae85 	bne.w	40714a <_malloc_r+0xee>
  407440:	e02d      	b.n	40749e <_malloc_r+0x442>
  407442:	68dc      	ldr	r4, [r3, #12]
  407444:	42a3      	cmp	r3, r4
  407446:	bf08      	it	eq
  407448:	3002      	addeq	r0, #2
  40744a:	f43f ae3e 	beq.w	4070ca <_malloc_r+0x6e>
  40744e:	e6bb      	b.n	4071c8 <_malloc_r+0x16c>
  407450:	4419      	add	r1, r3
  407452:	461c      	mov	r4, r3
  407454:	684a      	ldr	r2, [r1, #4]
  407456:	68db      	ldr	r3, [r3, #12]
  407458:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40745c:	f042 0201 	orr.w	r2, r2, #1
  407460:	604a      	str	r2, [r1, #4]
  407462:	4628      	mov	r0, r5
  407464:	60f3      	str	r3, [r6, #12]
  407466:	609e      	str	r6, [r3, #8]
  407468:	f000 f996 	bl	407798 <__malloc_unlock>
  40746c:	e6bc      	b.n	4071e8 <_malloc_r+0x18c>
  40746e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  407472:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  407476:	00c3      	lsls	r3, r0, #3
  407478:	e612      	b.n	4070a0 <_malloc_r+0x44>
  40747a:	099a      	lsrs	r2, r3, #6
  40747c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  407480:	00c9      	lsls	r1, r1, #3
  407482:	3238      	adds	r2, #56	; 0x38
  407484:	e7a4      	b.n	4073d0 <_malloc_r+0x374>
  407486:	42bc      	cmp	r4, r7
  407488:	d054      	beq.n	407534 <_malloc_r+0x4d8>
  40748a:	68bc      	ldr	r4, [r7, #8]
  40748c:	6862      	ldr	r2, [r4, #4]
  40748e:	f022 0203 	bic.w	r2, r2, #3
  407492:	e75d      	b.n	407350 <_malloc_r+0x2f4>
  407494:	f859 3908 	ldr.w	r3, [r9], #-8
  407498:	4599      	cmp	r9, r3
  40749a:	f040 8086 	bne.w	4075aa <_malloc_r+0x54e>
  40749e:	f010 0f03 	tst.w	r0, #3
  4074a2:	f100 30ff 	add.w	r0, r0, #4294967295
  4074a6:	d1f5      	bne.n	407494 <_malloc_r+0x438>
  4074a8:	687b      	ldr	r3, [r7, #4]
  4074aa:	ea23 0304 	bic.w	r3, r3, r4
  4074ae:	607b      	str	r3, [r7, #4]
  4074b0:	0064      	lsls	r4, r4, #1
  4074b2:	429c      	cmp	r4, r3
  4074b4:	f63f aec7 	bhi.w	407246 <_malloc_r+0x1ea>
  4074b8:	2c00      	cmp	r4, #0
  4074ba:	f43f aec4 	beq.w	407246 <_malloc_r+0x1ea>
  4074be:	421c      	tst	r4, r3
  4074c0:	4640      	mov	r0, r8
  4074c2:	f47f ae3e 	bne.w	407142 <_malloc_r+0xe6>
  4074c6:	0064      	lsls	r4, r4, #1
  4074c8:	421c      	tst	r4, r3
  4074ca:	f100 0004 	add.w	r0, r0, #4
  4074ce:	d0fa      	beq.n	4074c6 <_malloc_r+0x46a>
  4074d0:	e637      	b.n	407142 <_malloc_r+0xe6>
  4074d2:	468c      	mov	ip, r1
  4074d4:	e78c      	b.n	4073f0 <_malloc_r+0x394>
  4074d6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4074da:	d815      	bhi.n	407508 <_malloc_r+0x4ac>
  4074dc:	0bf3      	lsrs	r3, r6, #15
  4074de:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4074e2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4074e6:	00c3      	lsls	r3, r0, #3
  4074e8:	e5da      	b.n	4070a0 <_malloc_r+0x44>
  4074ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4074ee:	e6ed      	b.n	4072cc <_malloc_r+0x270>
  4074f0:	687b      	ldr	r3, [r7, #4]
  4074f2:	1092      	asrs	r2, r2, #2
  4074f4:	2101      	movs	r1, #1
  4074f6:	fa01 f202 	lsl.w	r2, r1, r2
  4074fa:	4313      	orrs	r3, r2
  4074fc:	607b      	str	r3, [r7, #4]
  4074fe:	4662      	mov	r2, ip
  407500:	e779      	b.n	4073f6 <_malloc_r+0x39a>
  407502:	2301      	movs	r3, #1
  407504:	6053      	str	r3, [r2, #4]
  407506:	e729      	b.n	40735c <_malloc_r+0x300>
  407508:	f240 5254 	movw	r2, #1364	; 0x554
  40750c:	4293      	cmp	r3, r2
  40750e:	d822      	bhi.n	407556 <_malloc_r+0x4fa>
  407510:	0cb3      	lsrs	r3, r6, #18
  407512:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  407516:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40751a:	00c3      	lsls	r3, r0, #3
  40751c:	e5c0      	b.n	4070a0 <_malloc_r+0x44>
  40751e:	f103 0b10 	add.w	fp, r3, #16
  407522:	e6ae      	b.n	407282 <_malloc_r+0x226>
  407524:	2a54      	cmp	r2, #84	; 0x54
  407526:	d829      	bhi.n	40757c <_malloc_r+0x520>
  407528:	0b1a      	lsrs	r2, r3, #12
  40752a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40752e:	00c9      	lsls	r1, r1, #3
  407530:	326e      	adds	r2, #110	; 0x6e
  407532:	e74d      	b.n	4073d0 <_malloc_r+0x374>
  407534:	4b20      	ldr	r3, [pc, #128]	; (4075b8 <_malloc_r+0x55c>)
  407536:	6819      	ldr	r1, [r3, #0]
  407538:	4459      	add	r1, fp
  40753a:	6019      	str	r1, [r3, #0]
  40753c:	e6b2      	b.n	4072a4 <_malloc_r+0x248>
  40753e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  407542:	2800      	cmp	r0, #0
  407544:	f47f aeae 	bne.w	4072a4 <_malloc_r+0x248>
  407548:	eb08 030b 	add.w	r3, r8, fp
  40754c:	68ba      	ldr	r2, [r7, #8]
  40754e:	f043 0301 	orr.w	r3, r3, #1
  407552:	6053      	str	r3, [r2, #4]
  407554:	e6ee      	b.n	407334 <_malloc_r+0x2d8>
  407556:	207f      	movs	r0, #127	; 0x7f
  407558:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40755c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  407560:	e59e      	b.n	4070a0 <_malloc_r+0x44>
  407562:	f104 0108 	add.w	r1, r4, #8
  407566:	4628      	mov	r0, r5
  407568:	9300      	str	r3, [sp, #0]
  40756a:	f004 fa01 	bl	40b970 <_free_r>
  40756e:	9b00      	ldr	r3, [sp, #0]
  407570:	6819      	ldr	r1, [r3, #0]
  407572:	e6df      	b.n	407334 <_malloc_r+0x2d8>
  407574:	2001      	movs	r0, #1
  407576:	f04f 0900 	mov.w	r9, #0
  40757a:	e6bc      	b.n	4072f6 <_malloc_r+0x29a>
  40757c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407580:	d805      	bhi.n	40758e <_malloc_r+0x532>
  407582:	0bda      	lsrs	r2, r3, #15
  407584:	f102 0178 	add.w	r1, r2, #120	; 0x78
  407588:	00c9      	lsls	r1, r1, #3
  40758a:	3277      	adds	r2, #119	; 0x77
  40758c:	e720      	b.n	4073d0 <_malloc_r+0x374>
  40758e:	f240 5154 	movw	r1, #1364	; 0x554
  407592:	428a      	cmp	r2, r1
  407594:	d805      	bhi.n	4075a2 <_malloc_r+0x546>
  407596:	0c9a      	lsrs	r2, r3, #18
  407598:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40759c:	00c9      	lsls	r1, r1, #3
  40759e:	327c      	adds	r2, #124	; 0x7c
  4075a0:	e716      	b.n	4073d0 <_malloc_r+0x374>
  4075a2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4075a6:	227e      	movs	r2, #126	; 0x7e
  4075a8:	e712      	b.n	4073d0 <_malloc_r+0x374>
  4075aa:	687b      	ldr	r3, [r7, #4]
  4075ac:	e780      	b.n	4074b0 <_malloc_r+0x454>
  4075ae:	08f0      	lsrs	r0, r6, #3
  4075b0:	f106 0308 	add.w	r3, r6, #8
  4075b4:	e600      	b.n	4071b8 <_malloc_r+0x15c>
  4075b6:	bf00      	nop
  4075b8:	20400db4 	.word	0x20400db4

004075bc <memcpy>:
  4075bc:	4684      	mov	ip, r0
  4075be:	ea41 0300 	orr.w	r3, r1, r0
  4075c2:	f013 0303 	ands.w	r3, r3, #3
  4075c6:	d16d      	bne.n	4076a4 <memcpy+0xe8>
  4075c8:	3a40      	subs	r2, #64	; 0x40
  4075ca:	d341      	bcc.n	407650 <memcpy+0x94>
  4075cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4075d0:	f840 3b04 	str.w	r3, [r0], #4
  4075d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4075d8:	f840 3b04 	str.w	r3, [r0], #4
  4075dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4075e0:	f840 3b04 	str.w	r3, [r0], #4
  4075e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4075e8:	f840 3b04 	str.w	r3, [r0], #4
  4075ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4075f0:	f840 3b04 	str.w	r3, [r0], #4
  4075f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4075f8:	f840 3b04 	str.w	r3, [r0], #4
  4075fc:	f851 3b04 	ldr.w	r3, [r1], #4
  407600:	f840 3b04 	str.w	r3, [r0], #4
  407604:	f851 3b04 	ldr.w	r3, [r1], #4
  407608:	f840 3b04 	str.w	r3, [r0], #4
  40760c:	f851 3b04 	ldr.w	r3, [r1], #4
  407610:	f840 3b04 	str.w	r3, [r0], #4
  407614:	f851 3b04 	ldr.w	r3, [r1], #4
  407618:	f840 3b04 	str.w	r3, [r0], #4
  40761c:	f851 3b04 	ldr.w	r3, [r1], #4
  407620:	f840 3b04 	str.w	r3, [r0], #4
  407624:	f851 3b04 	ldr.w	r3, [r1], #4
  407628:	f840 3b04 	str.w	r3, [r0], #4
  40762c:	f851 3b04 	ldr.w	r3, [r1], #4
  407630:	f840 3b04 	str.w	r3, [r0], #4
  407634:	f851 3b04 	ldr.w	r3, [r1], #4
  407638:	f840 3b04 	str.w	r3, [r0], #4
  40763c:	f851 3b04 	ldr.w	r3, [r1], #4
  407640:	f840 3b04 	str.w	r3, [r0], #4
  407644:	f851 3b04 	ldr.w	r3, [r1], #4
  407648:	f840 3b04 	str.w	r3, [r0], #4
  40764c:	3a40      	subs	r2, #64	; 0x40
  40764e:	d2bd      	bcs.n	4075cc <memcpy+0x10>
  407650:	3230      	adds	r2, #48	; 0x30
  407652:	d311      	bcc.n	407678 <memcpy+0xbc>
  407654:	f851 3b04 	ldr.w	r3, [r1], #4
  407658:	f840 3b04 	str.w	r3, [r0], #4
  40765c:	f851 3b04 	ldr.w	r3, [r1], #4
  407660:	f840 3b04 	str.w	r3, [r0], #4
  407664:	f851 3b04 	ldr.w	r3, [r1], #4
  407668:	f840 3b04 	str.w	r3, [r0], #4
  40766c:	f851 3b04 	ldr.w	r3, [r1], #4
  407670:	f840 3b04 	str.w	r3, [r0], #4
  407674:	3a10      	subs	r2, #16
  407676:	d2ed      	bcs.n	407654 <memcpy+0x98>
  407678:	320c      	adds	r2, #12
  40767a:	d305      	bcc.n	407688 <memcpy+0xcc>
  40767c:	f851 3b04 	ldr.w	r3, [r1], #4
  407680:	f840 3b04 	str.w	r3, [r0], #4
  407684:	3a04      	subs	r2, #4
  407686:	d2f9      	bcs.n	40767c <memcpy+0xc0>
  407688:	3204      	adds	r2, #4
  40768a:	d008      	beq.n	40769e <memcpy+0xe2>
  40768c:	07d2      	lsls	r2, r2, #31
  40768e:	bf1c      	itt	ne
  407690:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407694:	f800 3b01 	strbne.w	r3, [r0], #1
  407698:	d301      	bcc.n	40769e <memcpy+0xe2>
  40769a:	880b      	ldrh	r3, [r1, #0]
  40769c:	8003      	strh	r3, [r0, #0]
  40769e:	4660      	mov	r0, ip
  4076a0:	4770      	bx	lr
  4076a2:	bf00      	nop
  4076a4:	2a08      	cmp	r2, #8
  4076a6:	d313      	bcc.n	4076d0 <memcpy+0x114>
  4076a8:	078b      	lsls	r3, r1, #30
  4076aa:	d08d      	beq.n	4075c8 <memcpy+0xc>
  4076ac:	f010 0303 	ands.w	r3, r0, #3
  4076b0:	d08a      	beq.n	4075c8 <memcpy+0xc>
  4076b2:	f1c3 0304 	rsb	r3, r3, #4
  4076b6:	1ad2      	subs	r2, r2, r3
  4076b8:	07db      	lsls	r3, r3, #31
  4076ba:	bf1c      	itt	ne
  4076bc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4076c0:	f800 3b01 	strbne.w	r3, [r0], #1
  4076c4:	d380      	bcc.n	4075c8 <memcpy+0xc>
  4076c6:	f831 3b02 	ldrh.w	r3, [r1], #2
  4076ca:	f820 3b02 	strh.w	r3, [r0], #2
  4076ce:	e77b      	b.n	4075c8 <memcpy+0xc>
  4076d0:	3a04      	subs	r2, #4
  4076d2:	d3d9      	bcc.n	407688 <memcpy+0xcc>
  4076d4:	3a01      	subs	r2, #1
  4076d6:	f811 3b01 	ldrb.w	r3, [r1], #1
  4076da:	f800 3b01 	strb.w	r3, [r0], #1
  4076de:	d2f9      	bcs.n	4076d4 <memcpy+0x118>
  4076e0:	780b      	ldrb	r3, [r1, #0]
  4076e2:	7003      	strb	r3, [r0, #0]
  4076e4:	784b      	ldrb	r3, [r1, #1]
  4076e6:	7043      	strb	r3, [r0, #1]
  4076e8:	788b      	ldrb	r3, [r1, #2]
  4076ea:	7083      	strb	r3, [r0, #2]
  4076ec:	4660      	mov	r0, ip
  4076ee:	4770      	bx	lr

004076f0 <memset>:
  4076f0:	b470      	push	{r4, r5, r6}
  4076f2:	0786      	lsls	r6, r0, #30
  4076f4:	d046      	beq.n	407784 <memset+0x94>
  4076f6:	1e54      	subs	r4, r2, #1
  4076f8:	2a00      	cmp	r2, #0
  4076fa:	d041      	beq.n	407780 <memset+0x90>
  4076fc:	b2ca      	uxtb	r2, r1
  4076fe:	4603      	mov	r3, r0
  407700:	e002      	b.n	407708 <memset+0x18>
  407702:	f114 34ff 	adds.w	r4, r4, #4294967295
  407706:	d33b      	bcc.n	407780 <memset+0x90>
  407708:	f803 2b01 	strb.w	r2, [r3], #1
  40770c:	079d      	lsls	r5, r3, #30
  40770e:	d1f8      	bne.n	407702 <memset+0x12>
  407710:	2c03      	cmp	r4, #3
  407712:	d92e      	bls.n	407772 <memset+0x82>
  407714:	b2cd      	uxtb	r5, r1
  407716:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40771a:	2c0f      	cmp	r4, #15
  40771c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  407720:	d919      	bls.n	407756 <memset+0x66>
  407722:	f103 0210 	add.w	r2, r3, #16
  407726:	4626      	mov	r6, r4
  407728:	3e10      	subs	r6, #16
  40772a:	2e0f      	cmp	r6, #15
  40772c:	f842 5c10 	str.w	r5, [r2, #-16]
  407730:	f842 5c0c 	str.w	r5, [r2, #-12]
  407734:	f842 5c08 	str.w	r5, [r2, #-8]
  407738:	f842 5c04 	str.w	r5, [r2, #-4]
  40773c:	f102 0210 	add.w	r2, r2, #16
  407740:	d8f2      	bhi.n	407728 <memset+0x38>
  407742:	f1a4 0210 	sub.w	r2, r4, #16
  407746:	f022 020f 	bic.w	r2, r2, #15
  40774a:	f004 040f 	and.w	r4, r4, #15
  40774e:	3210      	adds	r2, #16
  407750:	2c03      	cmp	r4, #3
  407752:	4413      	add	r3, r2
  407754:	d90d      	bls.n	407772 <memset+0x82>
  407756:	461e      	mov	r6, r3
  407758:	4622      	mov	r2, r4
  40775a:	3a04      	subs	r2, #4
  40775c:	2a03      	cmp	r2, #3
  40775e:	f846 5b04 	str.w	r5, [r6], #4
  407762:	d8fa      	bhi.n	40775a <memset+0x6a>
  407764:	1f22      	subs	r2, r4, #4
  407766:	f022 0203 	bic.w	r2, r2, #3
  40776a:	3204      	adds	r2, #4
  40776c:	4413      	add	r3, r2
  40776e:	f004 0403 	and.w	r4, r4, #3
  407772:	b12c      	cbz	r4, 407780 <memset+0x90>
  407774:	b2c9      	uxtb	r1, r1
  407776:	441c      	add	r4, r3
  407778:	f803 1b01 	strb.w	r1, [r3], #1
  40777c:	429c      	cmp	r4, r3
  40777e:	d1fb      	bne.n	407778 <memset+0x88>
  407780:	bc70      	pop	{r4, r5, r6}
  407782:	4770      	bx	lr
  407784:	4614      	mov	r4, r2
  407786:	4603      	mov	r3, r0
  407788:	e7c2      	b.n	407710 <memset+0x20>
  40778a:	bf00      	nop

0040778c <__malloc_lock>:
  40778c:	4801      	ldr	r0, [pc, #4]	; (407794 <__malloc_lock+0x8>)
  40778e:	f004 bb89 	b.w	40bea4 <__retarget_lock_acquire_recursive>
  407792:	bf00      	nop
  407794:	20400e4c 	.word	0x20400e4c

00407798 <__malloc_unlock>:
  407798:	4801      	ldr	r0, [pc, #4]	; (4077a0 <__malloc_unlock+0x8>)
  40779a:	f004 bb85 	b.w	40bea8 <__retarget_lock_release_recursive>
  40779e:	bf00      	nop
  4077a0:	20400e4c 	.word	0x20400e4c

004077a4 <printf>:
  4077a4:	b40f      	push	{r0, r1, r2, r3}
  4077a6:	b500      	push	{lr}
  4077a8:	4907      	ldr	r1, [pc, #28]	; (4077c8 <printf+0x24>)
  4077aa:	b083      	sub	sp, #12
  4077ac:	ab04      	add	r3, sp, #16
  4077ae:	6808      	ldr	r0, [r1, #0]
  4077b0:	f853 2b04 	ldr.w	r2, [r3], #4
  4077b4:	6881      	ldr	r1, [r0, #8]
  4077b6:	9301      	str	r3, [sp, #4]
  4077b8:	f001 fc1e 	bl	408ff8 <_vfprintf_r>
  4077bc:	b003      	add	sp, #12
  4077be:	f85d eb04 	ldr.w	lr, [sp], #4
  4077c2:	b004      	add	sp, #16
  4077c4:	4770      	bx	lr
  4077c6:	bf00      	nop
  4077c8:	20400028 	.word	0x20400028

004077cc <_puts_r>:
  4077cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4077ce:	4605      	mov	r5, r0
  4077d0:	b089      	sub	sp, #36	; 0x24
  4077d2:	4608      	mov	r0, r1
  4077d4:	460c      	mov	r4, r1
  4077d6:	f000 f973 	bl	407ac0 <strlen>
  4077da:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4077dc:	4f21      	ldr	r7, [pc, #132]	; (407864 <_puts_r+0x98>)
  4077de:	9404      	str	r4, [sp, #16]
  4077e0:	2601      	movs	r6, #1
  4077e2:	1c44      	adds	r4, r0, #1
  4077e4:	a904      	add	r1, sp, #16
  4077e6:	2202      	movs	r2, #2
  4077e8:	9403      	str	r4, [sp, #12]
  4077ea:	9005      	str	r0, [sp, #20]
  4077ec:	68ac      	ldr	r4, [r5, #8]
  4077ee:	9706      	str	r7, [sp, #24]
  4077f0:	9607      	str	r6, [sp, #28]
  4077f2:	9101      	str	r1, [sp, #4]
  4077f4:	9202      	str	r2, [sp, #8]
  4077f6:	b353      	cbz	r3, 40784e <_puts_r+0x82>
  4077f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4077fa:	f013 0f01 	tst.w	r3, #1
  4077fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407802:	b29a      	uxth	r2, r3
  407804:	d101      	bne.n	40780a <_puts_r+0x3e>
  407806:	0590      	lsls	r0, r2, #22
  407808:	d525      	bpl.n	407856 <_puts_r+0x8a>
  40780a:	0491      	lsls	r1, r2, #18
  40780c:	d406      	bmi.n	40781c <_puts_r+0x50>
  40780e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  407810:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  407814:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  407818:	81a3      	strh	r3, [r4, #12]
  40781a:	6662      	str	r2, [r4, #100]	; 0x64
  40781c:	4628      	mov	r0, r5
  40781e:	aa01      	add	r2, sp, #4
  407820:	4621      	mov	r1, r4
  407822:	f004 f98b 	bl	40bb3c <__sfvwrite_r>
  407826:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407828:	2800      	cmp	r0, #0
  40782a:	bf0c      	ite	eq
  40782c:	250a      	moveq	r5, #10
  40782e:	f04f 35ff 	movne.w	r5, #4294967295
  407832:	07da      	lsls	r2, r3, #31
  407834:	d402      	bmi.n	40783c <_puts_r+0x70>
  407836:	89a3      	ldrh	r3, [r4, #12]
  407838:	059b      	lsls	r3, r3, #22
  40783a:	d502      	bpl.n	407842 <_puts_r+0x76>
  40783c:	4628      	mov	r0, r5
  40783e:	b009      	add	sp, #36	; 0x24
  407840:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407842:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407844:	f004 fb30 	bl	40bea8 <__retarget_lock_release_recursive>
  407848:	4628      	mov	r0, r5
  40784a:	b009      	add	sp, #36	; 0x24
  40784c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40784e:	4628      	mov	r0, r5
  407850:	f003 ffec 	bl	40b82c <__sinit>
  407854:	e7d0      	b.n	4077f8 <_puts_r+0x2c>
  407856:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407858:	f004 fb24 	bl	40bea4 <__retarget_lock_acquire_recursive>
  40785c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407860:	b29a      	uxth	r2, r3
  407862:	e7d2      	b.n	40780a <_puts_r+0x3e>
  407864:	0040dcac 	.word	0x0040dcac

00407868 <puts>:
  407868:	4b02      	ldr	r3, [pc, #8]	; (407874 <puts+0xc>)
  40786a:	4601      	mov	r1, r0
  40786c:	6818      	ldr	r0, [r3, #0]
  40786e:	f7ff bfad 	b.w	4077cc <_puts_r>
  407872:	bf00      	nop
  407874:	20400028 	.word	0x20400028

00407878 <_sbrk_r>:
  407878:	b538      	push	{r3, r4, r5, lr}
  40787a:	4c07      	ldr	r4, [pc, #28]	; (407898 <_sbrk_r+0x20>)
  40787c:	2300      	movs	r3, #0
  40787e:	4605      	mov	r5, r0
  407880:	4608      	mov	r0, r1
  407882:	6023      	str	r3, [r4, #0]
  407884:	f7fa fc52 	bl	40212c <_sbrk>
  407888:	1c43      	adds	r3, r0, #1
  40788a:	d000      	beq.n	40788e <_sbrk_r+0x16>
  40788c:	bd38      	pop	{r3, r4, r5, pc}
  40788e:	6823      	ldr	r3, [r4, #0]
  407890:	2b00      	cmp	r3, #0
  407892:	d0fb      	beq.n	40788c <_sbrk_r+0x14>
  407894:	602b      	str	r3, [r5, #0]
  407896:	bd38      	pop	{r3, r4, r5, pc}
  407898:	20400e60 	.word	0x20400e60

0040789c <setbuf>:
  40789c:	2900      	cmp	r1, #0
  40789e:	bf0c      	ite	eq
  4078a0:	2202      	moveq	r2, #2
  4078a2:	2200      	movne	r2, #0
  4078a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4078a8:	f000 b800 	b.w	4078ac <setvbuf>

004078ac <setvbuf>:
  4078ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4078b0:	4c61      	ldr	r4, [pc, #388]	; (407a38 <setvbuf+0x18c>)
  4078b2:	6825      	ldr	r5, [r4, #0]
  4078b4:	b083      	sub	sp, #12
  4078b6:	4604      	mov	r4, r0
  4078b8:	460f      	mov	r7, r1
  4078ba:	4690      	mov	r8, r2
  4078bc:	461e      	mov	r6, r3
  4078be:	b115      	cbz	r5, 4078c6 <setvbuf+0x1a>
  4078c0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4078c2:	2b00      	cmp	r3, #0
  4078c4:	d064      	beq.n	407990 <setvbuf+0xe4>
  4078c6:	f1b8 0f02 	cmp.w	r8, #2
  4078ca:	d006      	beq.n	4078da <setvbuf+0x2e>
  4078cc:	f1b8 0f01 	cmp.w	r8, #1
  4078d0:	f200 809f 	bhi.w	407a12 <setvbuf+0x166>
  4078d4:	2e00      	cmp	r6, #0
  4078d6:	f2c0 809c 	blt.w	407a12 <setvbuf+0x166>
  4078da:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4078dc:	07d8      	lsls	r0, r3, #31
  4078de:	d534      	bpl.n	40794a <setvbuf+0x9e>
  4078e0:	4621      	mov	r1, r4
  4078e2:	4628      	mov	r0, r5
  4078e4:	f003 ff4a 	bl	40b77c <_fflush_r>
  4078e8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4078ea:	b141      	cbz	r1, 4078fe <setvbuf+0x52>
  4078ec:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4078f0:	4299      	cmp	r1, r3
  4078f2:	d002      	beq.n	4078fa <setvbuf+0x4e>
  4078f4:	4628      	mov	r0, r5
  4078f6:	f004 f83b 	bl	40b970 <_free_r>
  4078fa:	2300      	movs	r3, #0
  4078fc:	6323      	str	r3, [r4, #48]	; 0x30
  4078fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407902:	2200      	movs	r2, #0
  407904:	61a2      	str	r2, [r4, #24]
  407906:	6062      	str	r2, [r4, #4]
  407908:	061a      	lsls	r2, r3, #24
  40790a:	d43a      	bmi.n	407982 <setvbuf+0xd6>
  40790c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  407910:	f023 0303 	bic.w	r3, r3, #3
  407914:	f1b8 0f02 	cmp.w	r8, #2
  407918:	81a3      	strh	r3, [r4, #12]
  40791a:	d01d      	beq.n	407958 <setvbuf+0xac>
  40791c:	ab01      	add	r3, sp, #4
  40791e:	466a      	mov	r2, sp
  407920:	4621      	mov	r1, r4
  407922:	4628      	mov	r0, r5
  407924:	f004 fac2 	bl	40beac <__swhatbuf_r>
  407928:	89a3      	ldrh	r3, [r4, #12]
  40792a:	4318      	orrs	r0, r3
  40792c:	81a0      	strh	r0, [r4, #12]
  40792e:	2e00      	cmp	r6, #0
  407930:	d132      	bne.n	407998 <setvbuf+0xec>
  407932:	9e00      	ldr	r6, [sp, #0]
  407934:	4630      	mov	r0, r6
  407936:	f7ff fb81 	bl	40703c <malloc>
  40793a:	4607      	mov	r7, r0
  40793c:	2800      	cmp	r0, #0
  40793e:	d06b      	beq.n	407a18 <setvbuf+0x16c>
  407940:	89a3      	ldrh	r3, [r4, #12]
  407942:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407946:	81a3      	strh	r3, [r4, #12]
  407948:	e028      	b.n	40799c <setvbuf+0xf0>
  40794a:	89a3      	ldrh	r3, [r4, #12]
  40794c:	0599      	lsls	r1, r3, #22
  40794e:	d4c7      	bmi.n	4078e0 <setvbuf+0x34>
  407950:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407952:	f004 faa7 	bl	40bea4 <__retarget_lock_acquire_recursive>
  407956:	e7c3      	b.n	4078e0 <setvbuf+0x34>
  407958:	2500      	movs	r5, #0
  40795a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40795c:	2600      	movs	r6, #0
  40795e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  407962:	f043 0302 	orr.w	r3, r3, #2
  407966:	2001      	movs	r0, #1
  407968:	60a6      	str	r6, [r4, #8]
  40796a:	07ce      	lsls	r6, r1, #31
  40796c:	81a3      	strh	r3, [r4, #12]
  40796e:	6022      	str	r2, [r4, #0]
  407970:	6122      	str	r2, [r4, #16]
  407972:	6160      	str	r0, [r4, #20]
  407974:	d401      	bmi.n	40797a <setvbuf+0xce>
  407976:	0598      	lsls	r0, r3, #22
  407978:	d53e      	bpl.n	4079f8 <setvbuf+0x14c>
  40797a:	4628      	mov	r0, r5
  40797c:	b003      	add	sp, #12
  40797e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407982:	6921      	ldr	r1, [r4, #16]
  407984:	4628      	mov	r0, r5
  407986:	f003 fff3 	bl	40b970 <_free_r>
  40798a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40798e:	e7bd      	b.n	40790c <setvbuf+0x60>
  407990:	4628      	mov	r0, r5
  407992:	f003 ff4b 	bl	40b82c <__sinit>
  407996:	e796      	b.n	4078c6 <setvbuf+0x1a>
  407998:	2f00      	cmp	r7, #0
  40799a:	d0cb      	beq.n	407934 <setvbuf+0x88>
  40799c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40799e:	2b00      	cmp	r3, #0
  4079a0:	d033      	beq.n	407a0a <setvbuf+0x15e>
  4079a2:	9b00      	ldr	r3, [sp, #0]
  4079a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4079a8:	6027      	str	r7, [r4, #0]
  4079aa:	429e      	cmp	r6, r3
  4079ac:	bf1c      	itt	ne
  4079ae:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4079b2:	81a2      	strhne	r2, [r4, #12]
  4079b4:	f1b8 0f01 	cmp.w	r8, #1
  4079b8:	bf04      	itt	eq
  4079ba:	f042 0201 	orreq.w	r2, r2, #1
  4079be:	81a2      	strheq	r2, [r4, #12]
  4079c0:	b292      	uxth	r2, r2
  4079c2:	f012 0308 	ands.w	r3, r2, #8
  4079c6:	6127      	str	r7, [r4, #16]
  4079c8:	6166      	str	r6, [r4, #20]
  4079ca:	d00e      	beq.n	4079ea <setvbuf+0x13e>
  4079cc:	07d1      	lsls	r1, r2, #31
  4079ce:	d51a      	bpl.n	407a06 <setvbuf+0x15a>
  4079d0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4079d2:	4276      	negs	r6, r6
  4079d4:	2300      	movs	r3, #0
  4079d6:	f015 0501 	ands.w	r5, r5, #1
  4079da:	61a6      	str	r6, [r4, #24]
  4079dc:	60a3      	str	r3, [r4, #8]
  4079de:	d009      	beq.n	4079f4 <setvbuf+0x148>
  4079e0:	2500      	movs	r5, #0
  4079e2:	4628      	mov	r0, r5
  4079e4:	b003      	add	sp, #12
  4079e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4079ea:	60a3      	str	r3, [r4, #8]
  4079ec:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4079ee:	f015 0501 	ands.w	r5, r5, #1
  4079f2:	d1f5      	bne.n	4079e0 <setvbuf+0x134>
  4079f4:	0593      	lsls	r3, r2, #22
  4079f6:	d4c0      	bmi.n	40797a <setvbuf+0xce>
  4079f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4079fa:	f004 fa55 	bl	40bea8 <__retarget_lock_release_recursive>
  4079fe:	4628      	mov	r0, r5
  407a00:	b003      	add	sp, #12
  407a02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407a06:	60a6      	str	r6, [r4, #8]
  407a08:	e7f0      	b.n	4079ec <setvbuf+0x140>
  407a0a:	4628      	mov	r0, r5
  407a0c:	f003 ff0e 	bl	40b82c <__sinit>
  407a10:	e7c7      	b.n	4079a2 <setvbuf+0xf6>
  407a12:	f04f 35ff 	mov.w	r5, #4294967295
  407a16:	e7b0      	b.n	40797a <setvbuf+0xce>
  407a18:	f8dd 9000 	ldr.w	r9, [sp]
  407a1c:	45b1      	cmp	r9, r6
  407a1e:	d004      	beq.n	407a2a <setvbuf+0x17e>
  407a20:	4648      	mov	r0, r9
  407a22:	f7ff fb0b 	bl	40703c <malloc>
  407a26:	4607      	mov	r7, r0
  407a28:	b920      	cbnz	r0, 407a34 <setvbuf+0x188>
  407a2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407a2e:	f04f 35ff 	mov.w	r5, #4294967295
  407a32:	e792      	b.n	40795a <setvbuf+0xae>
  407a34:	464e      	mov	r6, r9
  407a36:	e783      	b.n	407940 <setvbuf+0x94>
  407a38:	20400028 	.word	0x20400028

00407a3c <sprintf>:
  407a3c:	b40e      	push	{r1, r2, r3}
  407a3e:	b5f0      	push	{r4, r5, r6, r7, lr}
  407a40:	b09c      	sub	sp, #112	; 0x70
  407a42:	ab21      	add	r3, sp, #132	; 0x84
  407a44:	490f      	ldr	r1, [pc, #60]	; (407a84 <sprintf+0x48>)
  407a46:	f853 2b04 	ldr.w	r2, [r3], #4
  407a4a:	9301      	str	r3, [sp, #4]
  407a4c:	4605      	mov	r5, r0
  407a4e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  407a52:	6808      	ldr	r0, [r1, #0]
  407a54:	9502      	str	r5, [sp, #8]
  407a56:	f44f 7702 	mov.w	r7, #520	; 0x208
  407a5a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  407a5e:	a902      	add	r1, sp, #8
  407a60:	9506      	str	r5, [sp, #24]
  407a62:	f8ad 7014 	strh.w	r7, [sp, #20]
  407a66:	9404      	str	r4, [sp, #16]
  407a68:	9407      	str	r4, [sp, #28]
  407a6a:	f8ad 6016 	strh.w	r6, [sp, #22]
  407a6e:	f000 f895 	bl	407b9c <_svfprintf_r>
  407a72:	9b02      	ldr	r3, [sp, #8]
  407a74:	2200      	movs	r2, #0
  407a76:	701a      	strb	r2, [r3, #0]
  407a78:	b01c      	add	sp, #112	; 0x70
  407a7a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  407a7e:	b003      	add	sp, #12
  407a80:	4770      	bx	lr
  407a82:	bf00      	nop
  407a84:	20400028 	.word	0x20400028
	...

00407ac0 <strlen>:
  407ac0:	f890 f000 	pld	[r0]
  407ac4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407ac8:	f020 0107 	bic.w	r1, r0, #7
  407acc:	f06f 0c00 	mvn.w	ip, #0
  407ad0:	f010 0407 	ands.w	r4, r0, #7
  407ad4:	f891 f020 	pld	[r1, #32]
  407ad8:	f040 8049 	bne.w	407b6e <strlen+0xae>
  407adc:	f04f 0400 	mov.w	r4, #0
  407ae0:	f06f 0007 	mvn.w	r0, #7
  407ae4:	e9d1 2300 	ldrd	r2, r3, [r1]
  407ae8:	f891 f040 	pld	[r1, #64]	; 0x40
  407aec:	f100 0008 	add.w	r0, r0, #8
  407af0:	fa82 f24c 	uadd8	r2, r2, ip
  407af4:	faa4 f28c 	sel	r2, r4, ip
  407af8:	fa83 f34c 	uadd8	r3, r3, ip
  407afc:	faa2 f38c 	sel	r3, r2, ip
  407b00:	bb4b      	cbnz	r3, 407b56 <strlen+0x96>
  407b02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407b06:	fa82 f24c 	uadd8	r2, r2, ip
  407b0a:	f100 0008 	add.w	r0, r0, #8
  407b0e:	faa4 f28c 	sel	r2, r4, ip
  407b12:	fa83 f34c 	uadd8	r3, r3, ip
  407b16:	faa2 f38c 	sel	r3, r2, ip
  407b1a:	b9e3      	cbnz	r3, 407b56 <strlen+0x96>
  407b1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407b20:	fa82 f24c 	uadd8	r2, r2, ip
  407b24:	f100 0008 	add.w	r0, r0, #8
  407b28:	faa4 f28c 	sel	r2, r4, ip
  407b2c:	fa83 f34c 	uadd8	r3, r3, ip
  407b30:	faa2 f38c 	sel	r3, r2, ip
  407b34:	b97b      	cbnz	r3, 407b56 <strlen+0x96>
  407b36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  407b3a:	f101 0120 	add.w	r1, r1, #32
  407b3e:	fa82 f24c 	uadd8	r2, r2, ip
  407b42:	f100 0008 	add.w	r0, r0, #8
  407b46:	faa4 f28c 	sel	r2, r4, ip
  407b4a:	fa83 f34c 	uadd8	r3, r3, ip
  407b4e:	faa2 f38c 	sel	r3, r2, ip
  407b52:	2b00      	cmp	r3, #0
  407b54:	d0c6      	beq.n	407ae4 <strlen+0x24>
  407b56:	2a00      	cmp	r2, #0
  407b58:	bf04      	itt	eq
  407b5a:	3004      	addeq	r0, #4
  407b5c:	461a      	moveq	r2, r3
  407b5e:	ba12      	rev	r2, r2
  407b60:	fab2 f282 	clz	r2, r2
  407b64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  407b68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  407b6c:	4770      	bx	lr
  407b6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  407b72:	f004 0503 	and.w	r5, r4, #3
  407b76:	f1c4 0000 	rsb	r0, r4, #0
  407b7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  407b7e:	f014 0f04 	tst.w	r4, #4
  407b82:	f891 f040 	pld	[r1, #64]	; 0x40
  407b86:	fa0c f505 	lsl.w	r5, ip, r5
  407b8a:	ea62 0205 	orn	r2, r2, r5
  407b8e:	bf1c      	itt	ne
  407b90:	ea63 0305 	ornne	r3, r3, r5
  407b94:	4662      	movne	r2, ip
  407b96:	f04f 0400 	mov.w	r4, #0
  407b9a:	e7a9      	b.n	407af0 <strlen+0x30>

00407b9c <_svfprintf_r>:
  407b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407ba0:	b0c3      	sub	sp, #268	; 0x10c
  407ba2:	460c      	mov	r4, r1
  407ba4:	910b      	str	r1, [sp, #44]	; 0x2c
  407ba6:	4692      	mov	sl, r2
  407ba8:	930f      	str	r3, [sp, #60]	; 0x3c
  407baa:	900c      	str	r0, [sp, #48]	; 0x30
  407bac:	f004 f968 	bl	40be80 <_localeconv_r>
  407bb0:	6803      	ldr	r3, [r0, #0]
  407bb2:	931a      	str	r3, [sp, #104]	; 0x68
  407bb4:	4618      	mov	r0, r3
  407bb6:	f7ff ff83 	bl	407ac0 <strlen>
  407bba:	89a3      	ldrh	r3, [r4, #12]
  407bbc:	9019      	str	r0, [sp, #100]	; 0x64
  407bbe:	0619      	lsls	r1, r3, #24
  407bc0:	d503      	bpl.n	407bca <_svfprintf_r+0x2e>
  407bc2:	6923      	ldr	r3, [r4, #16]
  407bc4:	2b00      	cmp	r3, #0
  407bc6:	f001 8003 	beq.w	408bd0 <_svfprintf_r+0x1034>
  407bca:	2300      	movs	r3, #0
  407bcc:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  407bd0:	9313      	str	r3, [sp, #76]	; 0x4c
  407bd2:	9315      	str	r3, [sp, #84]	; 0x54
  407bd4:	9314      	str	r3, [sp, #80]	; 0x50
  407bd6:	9327      	str	r3, [sp, #156]	; 0x9c
  407bd8:	9326      	str	r3, [sp, #152]	; 0x98
  407bda:	9318      	str	r3, [sp, #96]	; 0x60
  407bdc:	931b      	str	r3, [sp, #108]	; 0x6c
  407bde:	9309      	str	r3, [sp, #36]	; 0x24
  407be0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  407be4:	46c8      	mov	r8, r9
  407be6:	9316      	str	r3, [sp, #88]	; 0x58
  407be8:	9317      	str	r3, [sp, #92]	; 0x5c
  407bea:	f89a 3000 	ldrb.w	r3, [sl]
  407bee:	4654      	mov	r4, sl
  407bf0:	b1e3      	cbz	r3, 407c2c <_svfprintf_r+0x90>
  407bf2:	2b25      	cmp	r3, #37	; 0x25
  407bf4:	d102      	bne.n	407bfc <_svfprintf_r+0x60>
  407bf6:	e019      	b.n	407c2c <_svfprintf_r+0x90>
  407bf8:	2b25      	cmp	r3, #37	; 0x25
  407bfa:	d003      	beq.n	407c04 <_svfprintf_r+0x68>
  407bfc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  407c00:	2b00      	cmp	r3, #0
  407c02:	d1f9      	bne.n	407bf8 <_svfprintf_r+0x5c>
  407c04:	eba4 050a 	sub.w	r5, r4, sl
  407c08:	b185      	cbz	r5, 407c2c <_svfprintf_r+0x90>
  407c0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407c0c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  407c0e:	f8c8 a000 	str.w	sl, [r8]
  407c12:	3301      	adds	r3, #1
  407c14:	442a      	add	r2, r5
  407c16:	2b07      	cmp	r3, #7
  407c18:	f8c8 5004 	str.w	r5, [r8, #4]
  407c1c:	9227      	str	r2, [sp, #156]	; 0x9c
  407c1e:	9326      	str	r3, [sp, #152]	; 0x98
  407c20:	dc7f      	bgt.n	407d22 <_svfprintf_r+0x186>
  407c22:	f108 0808 	add.w	r8, r8, #8
  407c26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407c28:	442b      	add	r3, r5
  407c2a:	9309      	str	r3, [sp, #36]	; 0x24
  407c2c:	7823      	ldrb	r3, [r4, #0]
  407c2e:	2b00      	cmp	r3, #0
  407c30:	d07f      	beq.n	407d32 <_svfprintf_r+0x196>
  407c32:	2300      	movs	r3, #0
  407c34:	461a      	mov	r2, r3
  407c36:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  407c3a:	4619      	mov	r1, r3
  407c3c:	930d      	str	r3, [sp, #52]	; 0x34
  407c3e:	469b      	mov	fp, r3
  407c40:	f04f 30ff 	mov.w	r0, #4294967295
  407c44:	7863      	ldrb	r3, [r4, #1]
  407c46:	900a      	str	r0, [sp, #40]	; 0x28
  407c48:	f104 0a01 	add.w	sl, r4, #1
  407c4c:	f10a 0a01 	add.w	sl, sl, #1
  407c50:	f1a3 0020 	sub.w	r0, r3, #32
  407c54:	2858      	cmp	r0, #88	; 0x58
  407c56:	f200 83c1 	bhi.w	4083dc <_svfprintf_r+0x840>
  407c5a:	e8df f010 	tbh	[pc, r0, lsl #1]
  407c5e:	0238      	.short	0x0238
  407c60:	03bf03bf 	.word	0x03bf03bf
  407c64:	03bf0240 	.word	0x03bf0240
  407c68:	03bf03bf 	.word	0x03bf03bf
  407c6c:	03bf03bf 	.word	0x03bf03bf
  407c70:	024503bf 	.word	0x024503bf
  407c74:	03bf0203 	.word	0x03bf0203
  407c78:	026b005d 	.word	0x026b005d
  407c7c:	028603bf 	.word	0x028603bf
  407c80:	039d039d 	.word	0x039d039d
  407c84:	039d039d 	.word	0x039d039d
  407c88:	039d039d 	.word	0x039d039d
  407c8c:	039d039d 	.word	0x039d039d
  407c90:	03bf039d 	.word	0x03bf039d
  407c94:	03bf03bf 	.word	0x03bf03bf
  407c98:	03bf03bf 	.word	0x03bf03bf
  407c9c:	03bf03bf 	.word	0x03bf03bf
  407ca0:	03bf03bf 	.word	0x03bf03bf
  407ca4:	033703bf 	.word	0x033703bf
  407ca8:	03bf0357 	.word	0x03bf0357
  407cac:	03bf0357 	.word	0x03bf0357
  407cb0:	03bf03bf 	.word	0x03bf03bf
  407cb4:	039803bf 	.word	0x039803bf
  407cb8:	03bf03bf 	.word	0x03bf03bf
  407cbc:	03bf03ad 	.word	0x03bf03ad
  407cc0:	03bf03bf 	.word	0x03bf03bf
  407cc4:	03bf03bf 	.word	0x03bf03bf
  407cc8:	03bf0259 	.word	0x03bf0259
  407ccc:	031e03bf 	.word	0x031e03bf
  407cd0:	03bf03bf 	.word	0x03bf03bf
  407cd4:	03bf03bf 	.word	0x03bf03bf
  407cd8:	03bf03bf 	.word	0x03bf03bf
  407cdc:	03bf03bf 	.word	0x03bf03bf
  407ce0:	03bf03bf 	.word	0x03bf03bf
  407ce4:	02db02c6 	.word	0x02db02c6
  407ce8:	03570357 	.word	0x03570357
  407cec:	028b0357 	.word	0x028b0357
  407cf0:	03bf02db 	.word	0x03bf02db
  407cf4:	029003bf 	.word	0x029003bf
  407cf8:	029d03bf 	.word	0x029d03bf
  407cfc:	02b401cc 	.word	0x02b401cc
  407d00:	03bf0208 	.word	0x03bf0208
  407d04:	03bf01e1 	.word	0x03bf01e1
  407d08:	03bf007e 	.word	0x03bf007e
  407d0c:	020d03bf 	.word	0x020d03bf
  407d10:	980d      	ldr	r0, [sp, #52]	; 0x34
  407d12:	930f      	str	r3, [sp, #60]	; 0x3c
  407d14:	4240      	negs	r0, r0
  407d16:	900d      	str	r0, [sp, #52]	; 0x34
  407d18:	f04b 0b04 	orr.w	fp, fp, #4
  407d1c:	f89a 3000 	ldrb.w	r3, [sl]
  407d20:	e794      	b.n	407c4c <_svfprintf_r+0xb0>
  407d22:	aa25      	add	r2, sp, #148	; 0x94
  407d24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407d26:	980c      	ldr	r0, [sp, #48]	; 0x30
  407d28:	f004 fed2 	bl	40cad0 <__ssprint_r>
  407d2c:	b940      	cbnz	r0, 407d40 <_svfprintf_r+0x1a4>
  407d2e:	46c8      	mov	r8, r9
  407d30:	e779      	b.n	407c26 <_svfprintf_r+0x8a>
  407d32:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  407d34:	b123      	cbz	r3, 407d40 <_svfprintf_r+0x1a4>
  407d36:	980c      	ldr	r0, [sp, #48]	; 0x30
  407d38:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407d3a:	aa25      	add	r2, sp, #148	; 0x94
  407d3c:	f004 fec8 	bl	40cad0 <__ssprint_r>
  407d40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407d42:	899b      	ldrh	r3, [r3, #12]
  407d44:	f013 0f40 	tst.w	r3, #64	; 0x40
  407d48:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407d4a:	bf18      	it	ne
  407d4c:	f04f 33ff 	movne.w	r3, #4294967295
  407d50:	9309      	str	r3, [sp, #36]	; 0x24
  407d52:	9809      	ldr	r0, [sp, #36]	; 0x24
  407d54:	b043      	add	sp, #268	; 0x10c
  407d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d5a:	f01b 0f20 	tst.w	fp, #32
  407d5e:	9311      	str	r3, [sp, #68]	; 0x44
  407d60:	f040 81dd 	bne.w	40811e <_svfprintf_r+0x582>
  407d64:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407d66:	f01b 0f10 	tst.w	fp, #16
  407d6a:	4613      	mov	r3, r2
  407d6c:	f040 856e 	bne.w	40884c <_svfprintf_r+0xcb0>
  407d70:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407d74:	f000 856a 	beq.w	40884c <_svfprintf_r+0xcb0>
  407d78:	8814      	ldrh	r4, [r2, #0]
  407d7a:	3204      	adds	r2, #4
  407d7c:	2500      	movs	r5, #0
  407d7e:	2301      	movs	r3, #1
  407d80:	920f      	str	r2, [sp, #60]	; 0x3c
  407d82:	2700      	movs	r7, #0
  407d84:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  407d88:	990a      	ldr	r1, [sp, #40]	; 0x28
  407d8a:	1c4a      	adds	r2, r1, #1
  407d8c:	f000 8265 	beq.w	40825a <_svfprintf_r+0x6be>
  407d90:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  407d94:	9207      	str	r2, [sp, #28]
  407d96:	ea54 0205 	orrs.w	r2, r4, r5
  407d9a:	f040 8264 	bne.w	408266 <_svfprintf_r+0x6ca>
  407d9e:	2900      	cmp	r1, #0
  407da0:	f040 843c 	bne.w	40861c <_svfprintf_r+0xa80>
  407da4:	2b00      	cmp	r3, #0
  407da6:	f040 84d7 	bne.w	408758 <_svfprintf_r+0xbbc>
  407daa:	f01b 0301 	ands.w	r3, fp, #1
  407dae:	930e      	str	r3, [sp, #56]	; 0x38
  407db0:	f000 8604 	beq.w	4089bc <_svfprintf_r+0xe20>
  407db4:	ae42      	add	r6, sp, #264	; 0x108
  407db6:	2330      	movs	r3, #48	; 0x30
  407db8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  407dbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407dbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407dc0:	4293      	cmp	r3, r2
  407dc2:	bfb8      	it	lt
  407dc4:	4613      	movlt	r3, r2
  407dc6:	9308      	str	r3, [sp, #32]
  407dc8:	2300      	movs	r3, #0
  407dca:	9312      	str	r3, [sp, #72]	; 0x48
  407dcc:	b117      	cbz	r7, 407dd4 <_svfprintf_r+0x238>
  407dce:	9b08      	ldr	r3, [sp, #32]
  407dd0:	3301      	adds	r3, #1
  407dd2:	9308      	str	r3, [sp, #32]
  407dd4:	9b07      	ldr	r3, [sp, #28]
  407dd6:	f013 0302 	ands.w	r3, r3, #2
  407dda:	9310      	str	r3, [sp, #64]	; 0x40
  407ddc:	d002      	beq.n	407de4 <_svfprintf_r+0x248>
  407dde:	9b08      	ldr	r3, [sp, #32]
  407de0:	3302      	adds	r3, #2
  407de2:	9308      	str	r3, [sp, #32]
  407de4:	9b07      	ldr	r3, [sp, #28]
  407de6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  407dea:	f040 830e 	bne.w	40840a <_svfprintf_r+0x86e>
  407dee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407df0:	9a08      	ldr	r2, [sp, #32]
  407df2:	eba3 0b02 	sub.w	fp, r3, r2
  407df6:	f1bb 0f00 	cmp.w	fp, #0
  407dfa:	f340 8306 	ble.w	40840a <_svfprintf_r+0x86e>
  407dfe:	f1bb 0f10 	cmp.w	fp, #16
  407e02:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407e04:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407e06:	dd29      	ble.n	407e5c <_svfprintf_r+0x2c0>
  407e08:	4643      	mov	r3, r8
  407e0a:	4621      	mov	r1, r4
  407e0c:	46a8      	mov	r8, r5
  407e0e:	2710      	movs	r7, #16
  407e10:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  407e12:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  407e14:	e006      	b.n	407e24 <_svfprintf_r+0x288>
  407e16:	f1ab 0b10 	sub.w	fp, fp, #16
  407e1a:	f1bb 0f10 	cmp.w	fp, #16
  407e1e:	f103 0308 	add.w	r3, r3, #8
  407e22:	dd18      	ble.n	407e56 <_svfprintf_r+0x2ba>
  407e24:	3201      	adds	r2, #1
  407e26:	48b7      	ldr	r0, [pc, #732]	; (408104 <_svfprintf_r+0x568>)
  407e28:	9226      	str	r2, [sp, #152]	; 0x98
  407e2a:	3110      	adds	r1, #16
  407e2c:	2a07      	cmp	r2, #7
  407e2e:	9127      	str	r1, [sp, #156]	; 0x9c
  407e30:	e883 0081 	stmia.w	r3, {r0, r7}
  407e34:	ddef      	ble.n	407e16 <_svfprintf_r+0x27a>
  407e36:	aa25      	add	r2, sp, #148	; 0x94
  407e38:	4629      	mov	r1, r5
  407e3a:	4620      	mov	r0, r4
  407e3c:	f004 fe48 	bl	40cad0 <__ssprint_r>
  407e40:	2800      	cmp	r0, #0
  407e42:	f47f af7d 	bne.w	407d40 <_svfprintf_r+0x1a4>
  407e46:	f1ab 0b10 	sub.w	fp, fp, #16
  407e4a:	f1bb 0f10 	cmp.w	fp, #16
  407e4e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  407e50:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407e52:	464b      	mov	r3, r9
  407e54:	dce6      	bgt.n	407e24 <_svfprintf_r+0x288>
  407e56:	4645      	mov	r5, r8
  407e58:	460c      	mov	r4, r1
  407e5a:	4698      	mov	r8, r3
  407e5c:	3201      	adds	r2, #1
  407e5e:	4ba9      	ldr	r3, [pc, #676]	; (408104 <_svfprintf_r+0x568>)
  407e60:	9226      	str	r2, [sp, #152]	; 0x98
  407e62:	445c      	add	r4, fp
  407e64:	2a07      	cmp	r2, #7
  407e66:	9427      	str	r4, [sp, #156]	; 0x9c
  407e68:	e888 0808 	stmia.w	r8, {r3, fp}
  407e6c:	f300 8498 	bgt.w	4087a0 <_svfprintf_r+0xc04>
  407e70:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  407e74:	f108 0808 	add.w	r8, r8, #8
  407e78:	b177      	cbz	r7, 407e98 <_svfprintf_r+0x2fc>
  407e7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407e7c:	3301      	adds	r3, #1
  407e7e:	3401      	adds	r4, #1
  407e80:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  407e84:	2201      	movs	r2, #1
  407e86:	2b07      	cmp	r3, #7
  407e88:	9427      	str	r4, [sp, #156]	; 0x9c
  407e8a:	9326      	str	r3, [sp, #152]	; 0x98
  407e8c:	e888 0006 	stmia.w	r8, {r1, r2}
  407e90:	f300 83db 	bgt.w	40864a <_svfprintf_r+0xaae>
  407e94:	f108 0808 	add.w	r8, r8, #8
  407e98:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407e9a:	b16b      	cbz	r3, 407eb8 <_svfprintf_r+0x31c>
  407e9c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407e9e:	3301      	adds	r3, #1
  407ea0:	3402      	adds	r4, #2
  407ea2:	a91e      	add	r1, sp, #120	; 0x78
  407ea4:	2202      	movs	r2, #2
  407ea6:	2b07      	cmp	r3, #7
  407ea8:	9427      	str	r4, [sp, #156]	; 0x9c
  407eaa:	9326      	str	r3, [sp, #152]	; 0x98
  407eac:	e888 0006 	stmia.w	r8, {r1, r2}
  407eb0:	f300 83d6 	bgt.w	408660 <_svfprintf_r+0xac4>
  407eb4:	f108 0808 	add.w	r8, r8, #8
  407eb8:	2d80      	cmp	r5, #128	; 0x80
  407eba:	f000 8315 	beq.w	4084e8 <_svfprintf_r+0x94c>
  407ebe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407ec0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407ec2:	1a9f      	subs	r7, r3, r2
  407ec4:	2f00      	cmp	r7, #0
  407ec6:	dd36      	ble.n	407f36 <_svfprintf_r+0x39a>
  407ec8:	2f10      	cmp	r7, #16
  407eca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407ecc:	4d8e      	ldr	r5, [pc, #568]	; (408108 <_svfprintf_r+0x56c>)
  407ece:	dd27      	ble.n	407f20 <_svfprintf_r+0x384>
  407ed0:	4642      	mov	r2, r8
  407ed2:	4621      	mov	r1, r4
  407ed4:	46b0      	mov	r8, r6
  407ed6:	f04f 0b10 	mov.w	fp, #16
  407eda:	462e      	mov	r6, r5
  407edc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  407ede:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  407ee0:	e004      	b.n	407eec <_svfprintf_r+0x350>
  407ee2:	3f10      	subs	r7, #16
  407ee4:	2f10      	cmp	r7, #16
  407ee6:	f102 0208 	add.w	r2, r2, #8
  407eea:	dd15      	ble.n	407f18 <_svfprintf_r+0x37c>
  407eec:	3301      	adds	r3, #1
  407eee:	3110      	adds	r1, #16
  407ef0:	2b07      	cmp	r3, #7
  407ef2:	9127      	str	r1, [sp, #156]	; 0x9c
  407ef4:	9326      	str	r3, [sp, #152]	; 0x98
  407ef6:	e882 0840 	stmia.w	r2, {r6, fp}
  407efa:	ddf2      	ble.n	407ee2 <_svfprintf_r+0x346>
  407efc:	aa25      	add	r2, sp, #148	; 0x94
  407efe:	4629      	mov	r1, r5
  407f00:	4620      	mov	r0, r4
  407f02:	f004 fde5 	bl	40cad0 <__ssprint_r>
  407f06:	2800      	cmp	r0, #0
  407f08:	f47f af1a 	bne.w	407d40 <_svfprintf_r+0x1a4>
  407f0c:	3f10      	subs	r7, #16
  407f0e:	2f10      	cmp	r7, #16
  407f10:	9927      	ldr	r1, [sp, #156]	; 0x9c
  407f12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407f14:	464a      	mov	r2, r9
  407f16:	dce9      	bgt.n	407eec <_svfprintf_r+0x350>
  407f18:	4635      	mov	r5, r6
  407f1a:	460c      	mov	r4, r1
  407f1c:	4646      	mov	r6, r8
  407f1e:	4690      	mov	r8, r2
  407f20:	3301      	adds	r3, #1
  407f22:	443c      	add	r4, r7
  407f24:	2b07      	cmp	r3, #7
  407f26:	9427      	str	r4, [sp, #156]	; 0x9c
  407f28:	9326      	str	r3, [sp, #152]	; 0x98
  407f2a:	e888 00a0 	stmia.w	r8, {r5, r7}
  407f2e:	f300 8381 	bgt.w	408634 <_svfprintf_r+0xa98>
  407f32:	f108 0808 	add.w	r8, r8, #8
  407f36:	9b07      	ldr	r3, [sp, #28]
  407f38:	05df      	lsls	r7, r3, #23
  407f3a:	f100 8268 	bmi.w	40840e <_svfprintf_r+0x872>
  407f3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407f40:	990e      	ldr	r1, [sp, #56]	; 0x38
  407f42:	f8c8 6000 	str.w	r6, [r8]
  407f46:	3301      	adds	r3, #1
  407f48:	440c      	add	r4, r1
  407f4a:	2b07      	cmp	r3, #7
  407f4c:	9427      	str	r4, [sp, #156]	; 0x9c
  407f4e:	f8c8 1004 	str.w	r1, [r8, #4]
  407f52:	9326      	str	r3, [sp, #152]	; 0x98
  407f54:	f300 834d 	bgt.w	4085f2 <_svfprintf_r+0xa56>
  407f58:	f108 0808 	add.w	r8, r8, #8
  407f5c:	9b07      	ldr	r3, [sp, #28]
  407f5e:	075b      	lsls	r3, r3, #29
  407f60:	d53a      	bpl.n	407fd8 <_svfprintf_r+0x43c>
  407f62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407f64:	9a08      	ldr	r2, [sp, #32]
  407f66:	1a9d      	subs	r5, r3, r2
  407f68:	2d00      	cmp	r5, #0
  407f6a:	dd35      	ble.n	407fd8 <_svfprintf_r+0x43c>
  407f6c:	2d10      	cmp	r5, #16
  407f6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407f70:	dd20      	ble.n	407fb4 <_svfprintf_r+0x418>
  407f72:	2610      	movs	r6, #16
  407f74:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407f76:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  407f7a:	e004      	b.n	407f86 <_svfprintf_r+0x3ea>
  407f7c:	3d10      	subs	r5, #16
  407f7e:	2d10      	cmp	r5, #16
  407f80:	f108 0808 	add.w	r8, r8, #8
  407f84:	dd16      	ble.n	407fb4 <_svfprintf_r+0x418>
  407f86:	3301      	adds	r3, #1
  407f88:	4a5e      	ldr	r2, [pc, #376]	; (408104 <_svfprintf_r+0x568>)
  407f8a:	9326      	str	r3, [sp, #152]	; 0x98
  407f8c:	3410      	adds	r4, #16
  407f8e:	2b07      	cmp	r3, #7
  407f90:	9427      	str	r4, [sp, #156]	; 0x9c
  407f92:	e888 0044 	stmia.w	r8, {r2, r6}
  407f96:	ddf1      	ble.n	407f7c <_svfprintf_r+0x3e0>
  407f98:	aa25      	add	r2, sp, #148	; 0x94
  407f9a:	4659      	mov	r1, fp
  407f9c:	4638      	mov	r0, r7
  407f9e:	f004 fd97 	bl	40cad0 <__ssprint_r>
  407fa2:	2800      	cmp	r0, #0
  407fa4:	f47f aecc 	bne.w	407d40 <_svfprintf_r+0x1a4>
  407fa8:	3d10      	subs	r5, #16
  407faa:	2d10      	cmp	r5, #16
  407fac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407fae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407fb0:	46c8      	mov	r8, r9
  407fb2:	dce8      	bgt.n	407f86 <_svfprintf_r+0x3ea>
  407fb4:	3301      	adds	r3, #1
  407fb6:	4a53      	ldr	r2, [pc, #332]	; (408104 <_svfprintf_r+0x568>)
  407fb8:	9326      	str	r3, [sp, #152]	; 0x98
  407fba:	442c      	add	r4, r5
  407fbc:	2b07      	cmp	r3, #7
  407fbe:	9427      	str	r4, [sp, #156]	; 0x9c
  407fc0:	e888 0024 	stmia.w	r8, {r2, r5}
  407fc4:	dd08      	ble.n	407fd8 <_svfprintf_r+0x43c>
  407fc6:	aa25      	add	r2, sp, #148	; 0x94
  407fc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407fca:	980c      	ldr	r0, [sp, #48]	; 0x30
  407fcc:	f004 fd80 	bl	40cad0 <__ssprint_r>
  407fd0:	2800      	cmp	r0, #0
  407fd2:	f47f aeb5 	bne.w	407d40 <_svfprintf_r+0x1a4>
  407fd6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407fd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407fda:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  407fdc:	9908      	ldr	r1, [sp, #32]
  407fde:	428a      	cmp	r2, r1
  407fe0:	bfac      	ite	ge
  407fe2:	189b      	addge	r3, r3, r2
  407fe4:	185b      	addlt	r3, r3, r1
  407fe6:	9309      	str	r3, [sp, #36]	; 0x24
  407fe8:	2c00      	cmp	r4, #0
  407fea:	f040 830d 	bne.w	408608 <_svfprintf_r+0xa6c>
  407fee:	2300      	movs	r3, #0
  407ff0:	9326      	str	r3, [sp, #152]	; 0x98
  407ff2:	46c8      	mov	r8, r9
  407ff4:	e5f9      	b.n	407bea <_svfprintf_r+0x4e>
  407ff6:	9311      	str	r3, [sp, #68]	; 0x44
  407ff8:	f01b 0320 	ands.w	r3, fp, #32
  407ffc:	f040 81e3 	bne.w	4083c6 <_svfprintf_r+0x82a>
  408000:	f01b 0210 	ands.w	r2, fp, #16
  408004:	f040 842e 	bne.w	408864 <_svfprintf_r+0xcc8>
  408008:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40800c:	f000 842a 	beq.w	408864 <_svfprintf_r+0xcc8>
  408010:	990f      	ldr	r1, [sp, #60]	; 0x3c
  408012:	4613      	mov	r3, r2
  408014:	460a      	mov	r2, r1
  408016:	3204      	adds	r2, #4
  408018:	880c      	ldrh	r4, [r1, #0]
  40801a:	920f      	str	r2, [sp, #60]	; 0x3c
  40801c:	2500      	movs	r5, #0
  40801e:	e6b0      	b.n	407d82 <_svfprintf_r+0x1e6>
  408020:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  408022:	9311      	str	r3, [sp, #68]	; 0x44
  408024:	6816      	ldr	r6, [r2, #0]
  408026:	2400      	movs	r4, #0
  408028:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40802c:	1d15      	adds	r5, r2, #4
  40802e:	2e00      	cmp	r6, #0
  408030:	f000 86a7 	beq.w	408d82 <_svfprintf_r+0x11e6>
  408034:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  408036:	1c53      	adds	r3, r2, #1
  408038:	f000 8609 	beq.w	408c4e <_svfprintf_r+0x10b2>
  40803c:	4621      	mov	r1, r4
  40803e:	4630      	mov	r0, r6
  408040:	f003 ffae 	bl	40bfa0 <memchr>
  408044:	2800      	cmp	r0, #0
  408046:	f000 86e1 	beq.w	408e0c <_svfprintf_r+0x1270>
  40804a:	1b83      	subs	r3, r0, r6
  40804c:	930e      	str	r3, [sp, #56]	; 0x38
  40804e:	940a      	str	r4, [sp, #40]	; 0x28
  408050:	950f      	str	r5, [sp, #60]	; 0x3c
  408052:	f8cd b01c 	str.w	fp, [sp, #28]
  408056:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40805a:	9308      	str	r3, [sp, #32]
  40805c:	9412      	str	r4, [sp, #72]	; 0x48
  40805e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  408062:	e6b3      	b.n	407dcc <_svfprintf_r+0x230>
  408064:	f89a 3000 	ldrb.w	r3, [sl]
  408068:	2201      	movs	r2, #1
  40806a:	212b      	movs	r1, #43	; 0x2b
  40806c:	e5ee      	b.n	407c4c <_svfprintf_r+0xb0>
  40806e:	f04b 0b20 	orr.w	fp, fp, #32
  408072:	f89a 3000 	ldrb.w	r3, [sl]
  408076:	e5e9      	b.n	407c4c <_svfprintf_r+0xb0>
  408078:	9311      	str	r3, [sp, #68]	; 0x44
  40807a:	2a00      	cmp	r2, #0
  40807c:	f040 8795 	bne.w	408faa <_svfprintf_r+0x140e>
  408080:	4b22      	ldr	r3, [pc, #136]	; (40810c <_svfprintf_r+0x570>)
  408082:	9318      	str	r3, [sp, #96]	; 0x60
  408084:	f01b 0f20 	tst.w	fp, #32
  408088:	f040 8111 	bne.w	4082ae <_svfprintf_r+0x712>
  40808c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40808e:	f01b 0f10 	tst.w	fp, #16
  408092:	4613      	mov	r3, r2
  408094:	f040 83e1 	bne.w	40885a <_svfprintf_r+0xcbe>
  408098:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40809c:	f000 83dd 	beq.w	40885a <_svfprintf_r+0xcbe>
  4080a0:	3304      	adds	r3, #4
  4080a2:	8814      	ldrh	r4, [r2, #0]
  4080a4:	930f      	str	r3, [sp, #60]	; 0x3c
  4080a6:	2500      	movs	r5, #0
  4080a8:	f01b 0f01 	tst.w	fp, #1
  4080ac:	f000 810c 	beq.w	4082c8 <_svfprintf_r+0x72c>
  4080b0:	ea54 0305 	orrs.w	r3, r4, r5
  4080b4:	f000 8108 	beq.w	4082c8 <_svfprintf_r+0x72c>
  4080b8:	2330      	movs	r3, #48	; 0x30
  4080ba:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4080be:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4080c2:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4080c6:	f04b 0b02 	orr.w	fp, fp, #2
  4080ca:	2302      	movs	r3, #2
  4080cc:	e659      	b.n	407d82 <_svfprintf_r+0x1e6>
  4080ce:	f89a 3000 	ldrb.w	r3, [sl]
  4080d2:	2900      	cmp	r1, #0
  4080d4:	f47f adba 	bne.w	407c4c <_svfprintf_r+0xb0>
  4080d8:	2201      	movs	r2, #1
  4080da:	2120      	movs	r1, #32
  4080dc:	e5b6      	b.n	407c4c <_svfprintf_r+0xb0>
  4080de:	f04b 0b01 	orr.w	fp, fp, #1
  4080e2:	f89a 3000 	ldrb.w	r3, [sl]
  4080e6:	e5b1      	b.n	407c4c <_svfprintf_r+0xb0>
  4080e8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4080ea:	6823      	ldr	r3, [r4, #0]
  4080ec:	930d      	str	r3, [sp, #52]	; 0x34
  4080ee:	4618      	mov	r0, r3
  4080f0:	2800      	cmp	r0, #0
  4080f2:	4623      	mov	r3, r4
  4080f4:	f103 0304 	add.w	r3, r3, #4
  4080f8:	f6ff ae0a 	blt.w	407d10 <_svfprintf_r+0x174>
  4080fc:	930f      	str	r3, [sp, #60]	; 0x3c
  4080fe:	f89a 3000 	ldrb.w	r3, [sl]
  408102:	e5a3      	b.n	407c4c <_svfprintf_r+0xb0>
  408104:	0040dcf4 	.word	0x0040dcf4
  408108:	0040dd04 	.word	0x0040dd04
  40810c:	0040dcd4 	.word	0x0040dcd4
  408110:	f04b 0b10 	orr.w	fp, fp, #16
  408114:	f01b 0f20 	tst.w	fp, #32
  408118:	9311      	str	r3, [sp, #68]	; 0x44
  40811a:	f43f ae23 	beq.w	407d64 <_svfprintf_r+0x1c8>
  40811e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408120:	3507      	adds	r5, #7
  408122:	f025 0307 	bic.w	r3, r5, #7
  408126:	f103 0208 	add.w	r2, r3, #8
  40812a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40812e:	920f      	str	r2, [sp, #60]	; 0x3c
  408130:	2301      	movs	r3, #1
  408132:	e626      	b.n	407d82 <_svfprintf_r+0x1e6>
  408134:	f89a 3000 	ldrb.w	r3, [sl]
  408138:	2b2a      	cmp	r3, #42	; 0x2a
  40813a:	f10a 0401 	add.w	r4, sl, #1
  40813e:	f000 8727 	beq.w	408f90 <_svfprintf_r+0x13f4>
  408142:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  408146:	2809      	cmp	r0, #9
  408148:	46a2      	mov	sl, r4
  40814a:	f200 86ad 	bhi.w	408ea8 <_svfprintf_r+0x130c>
  40814e:	2300      	movs	r3, #0
  408150:	461c      	mov	r4, r3
  408152:	f81a 3b01 	ldrb.w	r3, [sl], #1
  408156:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40815a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40815e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  408162:	2809      	cmp	r0, #9
  408164:	d9f5      	bls.n	408152 <_svfprintf_r+0x5b6>
  408166:	940a      	str	r4, [sp, #40]	; 0x28
  408168:	e572      	b.n	407c50 <_svfprintf_r+0xb4>
  40816a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40816e:	f89a 3000 	ldrb.w	r3, [sl]
  408172:	e56b      	b.n	407c4c <_svfprintf_r+0xb0>
  408174:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  408178:	f89a 3000 	ldrb.w	r3, [sl]
  40817c:	e566      	b.n	407c4c <_svfprintf_r+0xb0>
  40817e:	f89a 3000 	ldrb.w	r3, [sl]
  408182:	2b6c      	cmp	r3, #108	; 0x6c
  408184:	bf03      	ittte	eq
  408186:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40818a:	f04b 0b20 	orreq.w	fp, fp, #32
  40818e:	f10a 0a01 	addeq.w	sl, sl, #1
  408192:	f04b 0b10 	orrne.w	fp, fp, #16
  408196:	e559      	b.n	407c4c <_svfprintf_r+0xb0>
  408198:	2a00      	cmp	r2, #0
  40819a:	f040 8711 	bne.w	408fc0 <_svfprintf_r+0x1424>
  40819e:	f01b 0f20 	tst.w	fp, #32
  4081a2:	f040 84f9 	bne.w	408b98 <_svfprintf_r+0xffc>
  4081a6:	f01b 0f10 	tst.w	fp, #16
  4081aa:	f040 84ac 	bne.w	408b06 <_svfprintf_r+0xf6a>
  4081ae:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4081b2:	f000 84a8 	beq.w	408b06 <_svfprintf_r+0xf6a>
  4081b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4081b8:	6813      	ldr	r3, [r2, #0]
  4081ba:	3204      	adds	r2, #4
  4081bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4081be:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4081c2:	801a      	strh	r2, [r3, #0]
  4081c4:	e511      	b.n	407bea <_svfprintf_r+0x4e>
  4081c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4081c8:	4bb3      	ldr	r3, [pc, #716]	; (408498 <_svfprintf_r+0x8fc>)
  4081ca:	680c      	ldr	r4, [r1, #0]
  4081cc:	9318      	str	r3, [sp, #96]	; 0x60
  4081ce:	2230      	movs	r2, #48	; 0x30
  4081d0:	2378      	movs	r3, #120	; 0x78
  4081d2:	3104      	adds	r1, #4
  4081d4:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4081d8:	9311      	str	r3, [sp, #68]	; 0x44
  4081da:	f04b 0b02 	orr.w	fp, fp, #2
  4081de:	910f      	str	r1, [sp, #60]	; 0x3c
  4081e0:	2500      	movs	r5, #0
  4081e2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4081e6:	2302      	movs	r3, #2
  4081e8:	e5cb      	b.n	407d82 <_svfprintf_r+0x1e6>
  4081ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4081ec:	9311      	str	r3, [sp, #68]	; 0x44
  4081ee:	680a      	ldr	r2, [r1, #0]
  4081f0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4081f4:	2300      	movs	r3, #0
  4081f6:	460a      	mov	r2, r1
  4081f8:	461f      	mov	r7, r3
  4081fa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4081fe:	3204      	adds	r2, #4
  408200:	2301      	movs	r3, #1
  408202:	9308      	str	r3, [sp, #32]
  408204:	f8cd b01c 	str.w	fp, [sp, #28]
  408208:	970a      	str	r7, [sp, #40]	; 0x28
  40820a:	9712      	str	r7, [sp, #72]	; 0x48
  40820c:	920f      	str	r2, [sp, #60]	; 0x3c
  40820e:	930e      	str	r3, [sp, #56]	; 0x38
  408210:	ae28      	add	r6, sp, #160	; 0xa0
  408212:	e5df      	b.n	407dd4 <_svfprintf_r+0x238>
  408214:	9311      	str	r3, [sp, #68]	; 0x44
  408216:	2a00      	cmp	r2, #0
  408218:	f040 86ea 	bne.w	408ff0 <_svfprintf_r+0x1454>
  40821c:	f01b 0f20 	tst.w	fp, #32
  408220:	d15d      	bne.n	4082de <_svfprintf_r+0x742>
  408222:	f01b 0f10 	tst.w	fp, #16
  408226:	f040 8308 	bne.w	40883a <_svfprintf_r+0xc9e>
  40822a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40822e:	f000 8304 	beq.w	40883a <_svfprintf_r+0xc9e>
  408232:	990f      	ldr	r1, [sp, #60]	; 0x3c
  408234:	f9b1 4000 	ldrsh.w	r4, [r1]
  408238:	3104      	adds	r1, #4
  40823a:	17e5      	asrs	r5, r4, #31
  40823c:	4622      	mov	r2, r4
  40823e:	462b      	mov	r3, r5
  408240:	910f      	str	r1, [sp, #60]	; 0x3c
  408242:	2a00      	cmp	r2, #0
  408244:	f173 0300 	sbcs.w	r3, r3, #0
  408248:	db58      	blt.n	4082fc <_svfprintf_r+0x760>
  40824a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40824c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  408250:	1c4a      	adds	r2, r1, #1
  408252:	f04f 0301 	mov.w	r3, #1
  408256:	f47f ad9b 	bne.w	407d90 <_svfprintf_r+0x1f4>
  40825a:	ea54 0205 	orrs.w	r2, r4, r5
  40825e:	f000 81df 	beq.w	408620 <_svfprintf_r+0xa84>
  408262:	f8cd b01c 	str.w	fp, [sp, #28]
  408266:	2b01      	cmp	r3, #1
  408268:	f000 827b 	beq.w	408762 <_svfprintf_r+0xbc6>
  40826c:	2b02      	cmp	r3, #2
  40826e:	f040 8206 	bne.w	40867e <_svfprintf_r+0xae2>
  408272:	9818      	ldr	r0, [sp, #96]	; 0x60
  408274:	464e      	mov	r6, r9
  408276:	0923      	lsrs	r3, r4, #4
  408278:	f004 010f 	and.w	r1, r4, #15
  40827c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  408280:	092a      	lsrs	r2, r5, #4
  408282:	461c      	mov	r4, r3
  408284:	4615      	mov	r5, r2
  408286:	5c43      	ldrb	r3, [r0, r1]
  408288:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40828c:	ea54 0305 	orrs.w	r3, r4, r5
  408290:	d1f1      	bne.n	408276 <_svfprintf_r+0x6da>
  408292:	eba9 0306 	sub.w	r3, r9, r6
  408296:	930e      	str	r3, [sp, #56]	; 0x38
  408298:	e590      	b.n	407dbc <_svfprintf_r+0x220>
  40829a:	9311      	str	r3, [sp, #68]	; 0x44
  40829c:	2a00      	cmp	r2, #0
  40829e:	f040 86a3 	bne.w	408fe8 <_svfprintf_r+0x144c>
  4082a2:	4b7e      	ldr	r3, [pc, #504]	; (40849c <_svfprintf_r+0x900>)
  4082a4:	9318      	str	r3, [sp, #96]	; 0x60
  4082a6:	f01b 0f20 	tst.w	fp, #32
  4082aa:	f43f aeef 	beq.w	40808c <_svfprintf_r+0x4f0>
  4082ae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4082b0:	3507      	adds	r5, #7
  4082b2:	f025 0307 	bic.w	r3, r5, #7
  4082b6:	f103 0208 	add.w	r2, r3, #8
  4082ba:	f01b 0f01 	tst.w	fp, #1
  4082be:	920f      	str	r2, [sp, #60]	; 0x3c
  4082c0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4082c4:	f47f aef4 	bne.w	4080b0 <_svfprintf_r+0x514>
  4082c8:	2302      	movs	r3, #2
  4082ca:	e55a      	b.n	407d82 <_svfprintf_r+0x1e6>
  4082cc:	9311      	str	r3, [sp, #68]	; 0x44
  4082ce:	2a00      	cmp	r2, #0
  4082d0:	f040 8686 	bne.w	408fe0 <_svfprintf_r+0x1444>
  4082d4:	f04b 0b10 	orr.w	fp, fp, #16
  4082d8:	f01b 0f20 	tst.w	fp, #32
  4082dc:	d0a1      	beq.n	408222 <_svfprintf_r+0x686>
  4082de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4082e0:	3507      	adds	r5, #7
  4082e2:	f025 0507 	bic.w	r5, r5, #7
  4082e6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4082ea:	2a00      	cmp	r2, #0
  4082ec:	f105 0108 	add.w	r1, r5, #8
  4082f0:	461d      	mov	r5, r3
  4082f2:	f173 0300 	sbcs.w	r3, r3, #0
  4082f6:	910f      	str	r1, [sp, #60]	; 0x3c
  4082f8:	4614      	mov	r4, r2
  4082fa:	daa6      	bge.n	40824a <_svfprintf_r+0x6ae>
  4082fc:	272d      	movs	r7, #45	; 0x2d
  4082fe:	4264      	negs	r4, r4
  408300:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  408304:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  408308:	2301      	movs	r3, #1
  40830a:	e53d      	b.n	407d88 <_svfprintf_r+0x1ec>
  40830c:	9311      	str	r3, [sp, #68]	; 0x44
  40830e:	2a00      	cmp	r2, #0
  408310:	f040 8662 	bne.w	408fd8 <_svfprintf_r+0x143c>
  408314:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408316:	3507      	adds	r5, #7
  408318:	f025 0307 	bic.w	r3, r5, #7
  40831c:	f103 0208 	add.w	r2, r3, #8
  408320:	920f      	str	r2, [sp, #60]	; 0x3c
  408322:	681a      	ldr	r2, [r3, #0]
  408324:	9215      	str	r2, [sp, #84]	; 0x54
  408326:	685b      	ldr	r3, [r3, #4]
  408328:	9314      	str	r3, [sp, #80]	; 0x50
  40832a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40832c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40832e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  408332:	4628      	mov	r0, r5
  408334:	4621      	mov	r1, r4
  408336:	f04f 32ff 	mov.w	r2, #4294967295
  40833a:	4b59      	ldr	r3, [pc, #356]	; (4084a0 <_svfprintf_r+0x904>)
  40833c:	f7fe fada 	bl	4068f4 <__aeabi_dcmpun>
  408340:	2800      	cmp	r0, #0
  408342:	f040 834a 	bne.w	4089da <_svfprintf_r+0xe3e>
  408346:	4628      	mov	r0, r5
  408348:	4621      	mov	r1, r4
  40834a:	f04f 32ff 	mov.w	r2, #4294967295
  40834e:	4b54      	ldr	r3, [pc, #336]	; (4084a0 <_svfprintf_r+0x904>)
  408350:	f7fe fab2 	bl	4068b8 <__aeabi_dcmple>
  408354:	2800      	cmp	r0, #0
  408356:	f040 8340 	bne.w	4089da <_svfprintf_r+0xe3e>
  40835a:	a815      	add	r0, sp, #84	; 0x54
  40835c:	c80d      	ldmia	r0, {r0, r2, r3}
  40835e:	9914      	ldr	r1, [sp, #80]	; 0x50
  408360:	f7fe faa0 	bl	4068a4 <__aeabi_dcmplt>
  408364:	2800      	cmp	r0, #0
  408366:	f040 8530 	bne.w	408dca <_svfprintf_r+0x122e>
  40836a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40836e:	4e4d      	ldr	r6, [pc, #308]	; (4084a4 <_svfprintf_r+0x908>)
  408370:	4b4d      	ldr	r3, [pc, #308]	; (4084a8 <_svfprintf_r+0x90c>)
  408372:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  408376:	9007      	str	r0, [sp, #28]
  408378:	9811      	ldr	r0, [sp, #68]	; 0x44
  40837a:	2203      	movs	r2, #3
  40837c:	2100      	movs	r1, #0
  40837e:	9208      	str	r2, [sp, #32]
  408380:	910a      	str	r1, [sp, #40]	; 0x28
  408382:	2847      	cmp	r0, #71	; 0x47
  408384:	bfd8      	it	le
  408386:	461e      	movle	r6, r3
  408388:	920e      	str	r2, [sp, #56]	; 0x38
  40838a:	9112      	str	r1, [sp, #72]	; 0x48
  40838c:	e51e      	b.n	407dcc <_svfprintf_r+0x230>
  40838e:	f04b 0b08 	orr.w	fp, fp, #8
  408392:	f89a 3000 	ldrb.w	r3, [sl]
  408396:	e459      	b.n	407c4c <_svfprintf_r+0xb0>
  408398:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40839c:	2300      	movs	r3, #0
  40839e:	461c      	mov	r4, r3
  4083a0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4083a4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4083a8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4083ac:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4083b0:	2809      	cmp	r0, #9
  4083b2:	d9f5      	bls.n	4083a0 <_svfprintf_r+0x804>
  4083b4:	940d      	str	r4, [sp, #52]	; 0x34
  4083b6:	e44b      	b.n	407c50 <_svfprintf_r+0xb4>
  4083b8:	f04b 0b10 	orr.w	fp, fp, #16
  4083bc:	9311      	str	r3, [sp, #68]	; 0x44
  4083be:	f01b 0320 	ands.w	r3, fp, #32
  4083c2:	f43f ae1d 	beq.w	408000 <_svfprintf_r+0x464>
  4083c6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4083c8:	3507      	adds	r5, #7
  4083ca:	f025 0307 	bic.w	r3, r5, #7
  4083ce:	f103 0208 	add.w	r2, r3, #8
  4083d2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4083d6:	920f      	str	r2, [sp, #60]	; 0x3c
  4083d8:	2300      	movs	r3, #0
  4083da:	e4d2      	b.n	407d82 <_svfprintf_r+0x1e6>
  4083dc:	9311      	str	r3, [sp, #68]	; 0x44
  4083de:	2a00      	cmp	r2, #0
  4083e0:	f040 85e7 	bne.w	408fb2 <_svfprintf_r+0x1416>
  4083e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4083e6:	2a00      	cmp	r2, #0
  4083e8:	f43f aca3 	beq.w	407d32 <_svfprintf_r+0x196>
  4083ec:	2300      	movs	r3, #0
  4083ee:	2101      	movs	r1, #1
  4083f0:	461f      	mov	r7, r3
  4083f2:	9108      	str	r1, [sp, #32]
  4083f4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4083f8:	f8cd b01c 	str.w	fp, [sp, #28]
  4083fc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  408400:	930a      	str	r3, [sp, #40]	; 0x28
  408402:	9312      	str	r3, [sp, #72]	; 0x48
  408404:	910e      	str	r1, [sp, #56]	; 0x38
  408406:	ae28      	add	r6, sp, #160	; 0xa0
  408408:	e4e4      	b.n	407dd4 <_svfprintf_r+0x238>
  40840a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40840c:	e534      	b.n	407e78 <_svfprintf_r+0x2dc>
  40840e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408410:	2b65      	cmp	r3, #101	; 0x65
  408412:	f340 80a7 	ble.w	408564 <_svfprintf_r+0x9c8>
  408416:	a815      	add	r0, sp, #84	; 0x54
  408418:	c80d      	ldmia	r0, {r0, r2, r3}
  40841a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40841c:	f7fe fa38 	bl	406890 <__aeabi_dcmpeq>
  408420:	2800      	cmp	r0, #0
  408422:	f000 8150 	beq.w	4086c6 <_svfprintf_r+0xb2a>
  408426:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408428:	4a20      	ldr	r2, [pc, #128]	; (4084ac <_svfprintf_r+0x910>)
  40842a:	f8c8 2000 	str.w	r2, [r8]
  40842e:	3301      	adds	r3, #1
  408430:	3401      	adds	r4, #1
  408432:	2201      	movs	r2, #1
  408434:	2b07      	cmp	r3, #7
  408436:	9427      	str	r4, [sp, #156]	; 0x9c
  408438:	9326      	str	r3, [sp, #152]	; 0x98
  40843a:	f8c8 2004 	str.w	r2, [r8, #4]
  40843e:	f300 836a 	bgt.w	408b16 <_svfprintf_r+0xf7a>
  408442:	f108 0808 	add.w	r8, r8, #8
  408446:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  408448:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40844a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40844c:	4293      	cmp	r3, r2
  40844e:	db03      	blt.n	408458 <_svfprintf_r+0x8bc>
  408450:	9b07      	ldr	r3, [sp, #28]
  408452:	07dd      	lsls	r5, r3, #31
  408454:	f57f ad82 	bpl.w	407f5c <_svfprintf_r+0x3c0>
  408458:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40845a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40845c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40845e:	f8c8 2000 	str.w	r2, [r8]
  408462:	3301      	adds	r3, #1
  408464:	440c      	add	r4, r1
  408466:	2b07      	cmp	r3, #7
  408468:	f8c8 1004 	str.w	r1, [r8, #4]
  40846c:	9427      	str	r4, [sp, #156]	; 0x9c
  40846e:	9326      	str	r3, [sp, #152]	; 0x98
  408470:	f300 839e 	bgt.w	408bb0 <_svfprintf_r+0x1014>
  408474:	f108 0808 	add.w	r8, r8, #8
  408478:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40847a:	1e5e      	subs	r6, r3, #1
  40847c:	2e00      	cmp	r6, #0
  40847e:	f77f ad6d 	ble.w	407f5c <_svfprintf_r+0x3c0>
  408482:	2e10      	cmp	r6, #16
  408484:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408486:	4d0a      	ldr	r5, [pc, #40]	; (4084b0 <_svfprintf_r+0x914>)
  408488:	f340 81f5 	ble.w	408876 <_svfprintf_r+0xcda>
  40848c:	4622      	mov	r2, r4
  40848e:	2710      	movs	r7, #16
  408490:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  408494:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  408496:	e013      	b.n	4084c0 <_svfprintf_r+0x924>
  408498:	0040dcd4 	.word	0x0040dcd4
  40849c:	0040dcc0 	.word	0x0040dcc0
  4084a0:	7fefffff 	.word	0x7fefffff
  4084a4:	0040dcb4 	.word	0x0040dcb4
  4084a8:	0040dcb0 	.word	0x0040dcb0
  4084ac:	0040dcf0 	.word	0x0040dcf0
  4084b0:	0040dd04 	.word	0x0040dd04
  4084b4:	f108 0808 	add.w	r8, r8, #8
  4084b8:	3e10      	subs	r6, #16
  4084ba:	2e10      	cmp	r6, #16
  4084bc:	f340 81da 	ble.w	408874 <_svfprintf_r+0xcd8>
  4084c0:	3301      	adds	r3, #1
  4084c2:	3210      	adds	r2, #16
  4084c4:	2b07      	cmp	r3, #7
  4084c6:	9227      	str	r2, [sp, #156]	; 0x9c
  4084c8:	9326      	str	r3, [sp, #152]	; 0x98
  4084ca:	e888 00a0 	stmia.w	r8, {r5, r7}
  4084ce:	ddf1      	ble.n	4084b4 <_svfprintf_r+0x918>
  4084d0:	aa25      	add	r2, sp, #148	; 0x94
  4084d2:	4621      	mov	r1, r4
  4084d4:	4658      	mov	r0, fp
  4084d6:	f004 fafb 	bl	40cad0 <__ssprint_r>
  4084da:	2800      	cmp	r0, #0
  4084dc:	f47f ac30 	bne.w	407d40 <_svfprintf_r+0x1a4>
  4084e0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4084e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4084e4:	46c8      	mov	r8, r9
  4084e6:	e7e7      	b.n	4084b8 <_svfprintf_r+0x91c>
  4084e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4084ea:	9a08      	ldr	r2, [sp, #32]
  4084ec:	1a9f      	subs	r7, r3, r2
  4084ee:	2f00      	cmp	r7, #0
  4084f0:	f77f ace5 	ble.w	407ebe <_svfprintf_r+0x322>
  4084f4:	2f10      	cmp	r7, #16
  4084f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4084f8:	4db6      	ldr	r5, [pc, #728]	; (4087d4 <_svfprintf_r+0xc38>)
  4084fa:	dd27      	ble.n	40854c <_svfprintf_r+0x9b0>
  4084fc:	4642      	mov	r2, r8
  4084fe:	4621      	mov	r1, r4
  408500:	46b0      	mov	r8, r6
  408502:	f04f 0b10 	mov.w	fp, #16
  408506:	462e      	mov	r6, r5
  408508:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40850a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40850c:	e004      	b.n	408518 <_svfprintf_r+0x97c>
  40850e:	3f10      	subs	r7, #16
  408510:	2f10      	cmp	r7, #16
  408512:	f102 0208 	add.w	r2, r2, #8
  408516:	dd15      	ble.n	408544 <_svfprintf_r+0x9a8>
  408518:	3301      	adds	r3, #1
  40851a:	3110      	adds	r1, #16
  40851c:	2b07      	cmp	r3, #7
  40851e:	9127      	str	r1, [sp, #156]	; 0x9c
  408520:	9326      	str	r3, [sp, #152]	; 0x98
  408522:	e882 0840 	stmia.w	r2, {r6, fp}
  408526:	ddf2      	ble.n	40850e <_svfprintf_r+0x972>
  408528:	aa25      	add	r2, sp, #148	; 0x94
  40852a:	4629      	mov	r1, r5
  40852c:	4620      	mov	r0, r4
  40852e:	f004 facf 	bl	40cad0 <__ssprint_r>
  408532:	2800      	cmp	r0, #0
  408534:	f47f ac04 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408538:	3f10      	subs	r7, #16
  40853a:	2f10      	cmp	r7, #16
  40853c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40853e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408540:	464a      	mov	r2, r9
  408542:	dce9      	bgt.n	408518 <_svfprintf_r+0x97c>
  408544:	4635      	mov	r5, r6
  408546:	460c      	mov	r4, r1
  408548:	4646      	mov	r6, r8
  40854a:	4690      	mov	r8, r2
  40854c:	3301      	adds	r3, #1
  40854e:	443c      	add	r4, r7
  408550:	2b07      	cmp	r3, #7
  408552:	9427      	str	r4, [sp, #156]	; 0x9c
  408554:	9326      	str	r3, [sp, #152]	; 0x98
  408556:	e888 00a0 	stmia.w	r8, {r5, r7}
  40855a:	f300 8232 	bgt.w	4089c2 <_svfprintf_r+0xe26>
  40855e:	f108 0808 	add.w	r8, r8, #8
  408562:	e4ac      	b.n	407ebe <_svfprintf_r+0x322>
  408564:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  408566:	9f26      	ldr	r7, [sp, #152]	; 0x98
  408568:	2b01      	cmp	r3, #1
  40856a:	f340 81fe 	ble.w	40896a <_svfprintf_r+0xdce>
  40856e:	3701      	adds	r7, #1
  408570:	3401      	adds	r4, #1
  408572:	2301      	movs	r3, #1
  408574:	2f07      	cmp	r7, #7
  408576:	9427      	str	r4, [sp, #156]	; 0x9c
  408578:	9726      	str	r7, [sp, #152]	; 0x98
  40857a:	f8c8 6000 	str.w	r6, [r8]
  40857e:	f8c8 3004 	str.w	r3, [r8, #4]
  408582:	f300 8203 	bgt.w	40898c <_svfprintf_r+0xdf0>
  408586:	f108 0808 	add.w	r8, r8, #8
  40858a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40858c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40858e:	f8c8 3000 	str.w	r3, [r8]
  408592:	3701      	adds	r7, #1
  408594:	4414      	add	r4, r2
  408596:	2f07      	cmp	r7, #7
  408598:	9427      	str	r4, [sp, #156]	; 0x9c
  40859a:	9726      	str	r7, [sp, #152]	; 0x98
  40859c:	f8c8 2004 	str.w	r2, [r8, #4]
  4085a0:	f300 8200 	bgt.w	4089a4 <_svfprintf_r+0xe08>
  4085a4:	f108 0808 	add.w	r8, r8, #8
  4085a8:	a815      	add	r0, sp, #84	; 0x54
  4085aa:	c80d      	ldmia	r0, {r0, r2, r3}
  4085ac:	9914      	ldr	r1, [sp, #80]	; 0x50
  4085ae:	f7fe f96f 	bl	406890 <__aeabi_dcmpeq>
  4085b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4085b4:	2800      	cmp	r0, #0
  4085b6:	f040 8101 	bne.w	4087bc <_svfprintf_r+0xc20>
  4085ba:	3b01      	subs	r3, #1
  4085bc:	3701      	adds	r7, #1
  4085be:	3601      	adds	r6, #1
  4085c0:	441c      	add	r4, r3
  4085c2:	2f07      	cmp	r7, #7
  4085c4:	9726      	str	r7, [sp, #152]	; 0x98
  4085c6:	9427      	str	r4, [sp, #156]	; 0x9c
  4085c8:	f8c8 6000 	str.w	r6, [r8]
  4085cc:	f8c8 3004 	str.w	r3, [r8, #4]
  4085d0:	f300 8127 	bgt.w	408822 <_svfprintf_r+0xc86>
  4085d4:	f108 0808 	add.w	r8, r8, #8
  4085d8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4085da:	f8c8 2004 	str.w	r2, [r8, #4]
  4085de:	3701      	adds	r7, #1
  4085e0:	4414      	add	r4, r2
  4085e2:	ab21      	add	r3, sp, #132	; 0x84
  4085e4:	2f07      	cmp	r7, #7
  4085e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4085e8:	9726      	str	r7, [sp, #152]	; 0x98
  4085ea:	f8c8 3000 	str.w	r3, [r8]
  4085ee:	f77f acb3 	ble.w	407f58 <_svfprintf_r+0x3bc>
  4085f2:	aa25      	add	r2, sp, #148	; 0x94
  4085f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4085f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4085f8:	f004 fa6a 	bl	40cad0 <__ssprint_r>
  4085fc:	2800      	cmp	r0, #0
  4085fe:	f47f ab9f 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408602:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408604:	46c8      	mov	r8, r9
  408606:	e4a9      	b.n	407f5c <_svfprintf_r+0x3c0>
  408608:	aa25      	add	r2, sp, #148	; 0x94
  40860a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40860c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40860e:	f004 fa5f 	bl	40cad0 <__ssprint_r>
  408612:	2800      	cmp	r0, #0
  408614:	f43f aceb 	beq.w	407fee <_svfprintf_r+0x452>
  408618:	f7ff bb92 	b.w	407d40 <_svfprintf_r+0x1a4>
  40861c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  408620:	2b01      	cmp	r3, #1
  408622:	f000 8134 	beq.w	40888e <_svfprintf_r+0xcf2>
  408626:	2b02      	cmp	r3, #2
  408628:	d125      	bne.n	408676 <_svfprintf_r+0xada>
  40862a:	f8cd b01c 	str.w	fp, [sp, #28]
  40862e:	2400      	movs	r4, #0
  408630:	2500      	movs	r5, #0
  408632:	e61e      	b.n	408272 <_svfprintf_r+0x6d6>
  408634:	aa25      	add	r2, sp, #148	; 0x94
  408636:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408638:	980c      	ldr	r0, [sp, #48]	; 0x30
  40863a:	f004 fa49 	bl	40cad0 <__ssprint_r>
  40863e:	2800      	cmp	r0, #0
  408640:	f47f ab7e 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408644:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408646:	46c8      	mov	r8, r9
  408648:	e475      	b.n	407f36 <_svfprintf_r+0x39a>
  40864a:	aa25      	add	r2, sp, #148	; 0x94
  40864c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40864e:	980c      	ldr	r0, [sp, #48]	; 0x30
  408650:	f004 fa3e 	bl	40cad0 <__ssprint_r>
  408654:	2800      	cmp	r0, #0
  408656:	f47f ab73 	bne.w	407d40 <_svfprintf_r+0x1a4>
  40865a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40865c:	46c8      	mov	r8, r9
  40865e:	e41b      	b.n	407e98 <_svfprintf_r+0x2fc>
  408660:	aa25      	add	r2, sp, #148	; 0x94
  408662:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408664:	980c      	ldr	r0, [sp, #48]	; 0x30
  408666:	f004 fa33 	bl	40cad0 <__ssprint_r>
  40866a:	2800      	cmp	r0, #0
  40866c:	f47f ab68 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408670:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408672:	46c8      	mov	r8, r9
  408674:	e420      	b.n	407eb8 <_svfprintf_r+0x31c>
  408676:	f8cd b01c 	str.w	fp, [sp, #28]
  40867a:	2400      	movs	r4, #0
  40867c:	2500      	movs	r5, #0
  40867e:	4649      	mov	r1, r9
  408680:	e000      	b.n	408684 <_svfprintf_r+0xae8>
  408682:	4631      	mov	r1, r6
  408684:	08e2      	lsrs	r2, r4, #3
  408686:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40868a:	08e8      	lsrs	r0, r5, #3
  40868c:	f004 0307 	and.w	r3, r4, #7
  408690:	4605      	mov	r5, r0
  408692:	4614      	mov	r4, r2
  408694:	3330      	adds	r3, #48	; 0x30
  408696:	ea54 0205 	orrs.w	r2, r4, r5
  40869a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40869e:	f101 36ff 	add.w	r6, r1, #4294967295
  4086a2:	d1ee      	bne.n	408682 <_svfprintf_r+0xae6>
  4086a4:	9a07      	ldr	r2, [sp, #28]
  4086a6:	07d2      	lsls	r2, r2, #31
  4086a8:	f57f adf3 	bpl.w	408292 <_svfprintf_r+0x6f6>
  4086ac:	2b30      	cmp	r3, #48	; 0x30
  4086ae:	f43f adf0 	beq.w	408292 <_svfprintf_r+0x6f6>
  4086b2:	3902      	subs	r1, #2
  4086b4:	2330      	movs	r3, #48	; 0x30
  4086b6:	f806 3c01 	strb.w	r3, [r6, #-1]
  4086ba:	eba9 0301 	sub.w	r3, r9, r1
  4086be:	930e      	str	r3, [sp, #56]	; 0x38
  4086c0:	460e      	mov	r6, r1
  4086c2:	f7ff bb7b 	b.w	407dbc <_svfprintf_r+0x220>
  4086c6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4086c8:	2900      	cmp	r1, #0
  4086ca:	f340 822e 	ble.w	408b2a <_svfprintf_r+0xf8e>
  4086ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4086d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4086d2:	4293      	cmp	r3, r2
  4086d4:	bfa8      	it	ge
  4086d6:	4613      	movge	r3, r2
  4086d8:	2b00      	cmp	r3, #0
  4086da:	461f      	mov	r7, r3
  4086dc:	dd0d      	ble.n	4086fa <_svfprintf_r+0xb5e>
  4086de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4086e0:	f8c8 6000 	str.w	r6, [r8]
  4086e4:	3301      	adds	r3, #1
  4086e6:	443c      	add	r4, r7
  4086e8:	2b07      	cmp	r3, #7
  4086ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4086ec:	f8c8 7004 	str.w	r7, [r8, #4]
  4086f0:	9326      	str	r3, [sp, #152]	; 0x98
  4086f2:	f300 831f 	bgt.w	408d34 <_svfprintf_r+0x1198>
  4086f6:	f108 0808 	add.w	r8, r8, #8
  4086fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4086fc:	2f00      	cmp	r7, #0
  4086fe:	bfa8      	it	ge
  408700:	1bdb      	subge	r3, r3, r7
  408702:	2b00      	cmp	r3, #0
  408704:	461f      	mov	r7, r3
  408706:	f340 80d6 	ble.w	4088b6 <_svfprintf_r+0xd1a>
  40870a:	2f10      	cmp	r7, #16
  40870c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40870e:	4d31      	ldr	r5, [pc, #196]	; (4087d4 <_svfprintf_r+0xc38>)
  408710:	f340 81ed 	ble.w	408aee <_svfprintf_r+0xf52>
  408714:	4642      	mov	r2, r8
  408716:	4621      	mov	r1, r4
  408718:	46b0      	mov	r8, r6
  40871a:	f04f 0b10 	mov.w	fp, #16
  40871e:	462e      	mov	r6, r5
  408720:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408722:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  408724:	e004      	b.n	408730 <_svfprintf_r+0xb94>
  408726:	3208      	adds	r2, #8
  408728:	3f10      	subs	r7, #16
  40872a:	2f10      	cmp	r7, #16
  40872c:	f340 81db 	ble.w	408ae6 <_svfprintf_r+0xf4a>
  408730:	3301      	adds	r3, #1
  408732:	3110      	adds	r1, #16
  408734:	2b07      	cmp	r3, #7
  408736:	9127      	str	r1, [sp, #156]	; 0x9c
  408738:	9326      	str	r3, [sp, #152]	; 0x98
  40873a:	e882 0840 	stmia.w	r2, {r6, fp}
  40873e:	ddf2      	ble.n	408726 <_svfprintf_r+0xb8a>
  408740:	aa25      	add	r2, sp, #148	; 0x94
  408742:	4629      	mov	r1, r5
  408744:	4620      	mov	r0, r4
  408746:	f004 f9c3 	bl	40cad0 <__ssprint_r>
  40874a:	2800      	cmp	r0, #0
  40874c:	f47f aaf8 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408750:	9927      	ldr	r1, [sp, #156]	; 0x9c
  408752:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408754:	464a      	mov	r2, r9
  408756:	e7e7      	b.n	408728 <_svfprintf_r+0xb8c>
  408758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40875a:	930e      	str	r3, [sp, #56]	; 0x38
  40875c:	464e      	mov	r6, r9
  40875e:	f7ff bb2d 	b.w	407dbc <_svfprintf_r+0x220>
  408762:	2d00      	cmp	r5, #0
  408764:	bf08      	it	eq
  408766:	2c0a      	cmpeq	r4, #10
  408768:	f0c0 808f 	bcc.w	40888a <_svfprintf_r+0xcee>
  40876c:	464e      	mov	r6, r9
  40876e:	4620      	mov	r0, r4
  408770:	4629      	mov	r1, r5
  408772:	220a      	movs	r2, #10
  408774:	2300      	movs	r3, #0
  408776:	f004 fd41 	bl	40d1fc <__aeabi_uldivmod>
  40877a:	3230      	adds	r2, #48	; 0x30
  40877c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  408780:	4620      	mov	r0, r4
  408782:	4629      	mov	r1, r5
  408784:	2300      	movs	r3, #0
  408786:	220a      	movs	r2, #10
  408788:	f004 fd38 	bl	40d1fc <__aeabi_uldivmod>
  40878c:	4604      	mov	r4, r0
  40878e:	460d      	mov	r5, r1
  408790:	ea54 0305 	orrs.w	r3, r4, r5
  408794:	d1eb      	bne.n	40876e <_svfprintf_r+0xbd2>
  408796:	eba9 0306 	sub.w	r3, r9, r6
  40879a:	930e      	str	r3, [sp, #56]	; 0x38
  40879c:	f7ff bb0e 	b.w	407dbc <_svfprintf_r+0x220>
  4087a0:	aa25      	add	r2, sp, #148	; 0x94
  4087a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4087a4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4087a6:	f004 f993 	bl	40cad0 <__ssprint_r>
  4087aa:	2800      	cmp	r0, #0
  4087ac:	f47f aac8 	bne.w	407d40 <_svfprintf_r+0x1a4>
  4087b0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4087b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4087b6:	46c8      	mov	r8, r9
  4087b8:	f7ff bb5e 	b.w	407e78 <_svfprintf_r+0x2dc>
  4087bc:	1e5e      	subs	r6, r3, #1
  4087be:	2e00      	cmp	r6, #0
  4087c0:	f77f af0a 	ble.w	4085d8 <_svfprintf_r+0xa3c>
  4087c4:	2e10      	cmp	r6, #16
  4087c6:	4d03      	ldr	r5, [pc, #12]	; (4087d4 <_svfprintf_r+0xc38>)
  4087c8:	dd22      	ble.n	408810 <_svfprintf_r+0xc74>
  4087ca:	4622      	mov	r2, r4
  4087cc:	f04f 0b10 	mov.w	fp, #16
  4087d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4087d2:	e006      	b.n	4087e2 <_svfprintf_r+0xc46>
  4087d4:	0040dd04 	.word	0x0040dd04
  4087d8:	3e10      	subs	r6, #16
  4087da:	2e10      	cmp	r6, #16
  4087dc:	f108 0808 	add.w	r8, r8, #8
  4087e0:	dd15      	ble.n	40880e <_svfprintf_r+0xc72>
  4087e2:	3701      	adds	r7, #1
  4087e4:	3210      	adds	r2, #16
  4087e6:	2f07      	cmp	r7, #7
  4087e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4087ea:	9726      	str	r7, [sp, #152]	; 0x98
  4087ec:	e888 0820 	stmia.w	r8, {r5, fp}
  4087f0:	ddf2      	ble.n	4087d8 <_svfprintf_r+0xc3c>
  4087f2:	aa25      	add	r2, sp, #148	; 0x94
  4087f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4087f6:	4620      	mov	r0, r4
  4087f8:	f004 f96a 	bl	40cad0 <__ssprint_r>
  4087fc:	2800      	cmp	r0, #0
  4087fe:	f47f aa9f 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408802:	3e10      	subs	r6, #16
  408804:	2e10      	cmp	r6, #16
  408806:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  408808:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40880a:	46c8      	mov	r8, r9
  40880c:	dce9      	bgt.n	4087e2 <_svfprintf_r+0xc46>
  40880e:	4614      	mov	r4, r2
  408810:	3701      	adds	r7, #1
  408812:	4434      	add	r4, r6
  408814:	2f07      	cmp	r7, #7
  408816:	9427      	str	r4, [sp, #156]	; 0x9c
  408818:	9726      	str	r7, [sp, #152]	; 0x98
  40881a:	e888 0060 	stmia.w	r8, {r5, r6}
  40881e:	f77f aed9 	ble.w	4085d4 <_svfprintf_r+0xa38>
  408822:	aa25      	add	r2, sp, #148	; 0x94
  408824:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408826:	980c      	ldr	r0, [sp, #48]	; 0x30
  408828:	f004 f952 	bl	40cad0 <__ssprint_r>
  40882c:	2800      	cmp	r0, #0
  40882e:	f47f aa87 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408832:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408834:	9f26      	ldr	r7, [sp, #152]	; 0x98
  408836:	46c8      	mov	r8, r9
  408838:	e6ce      	b.n	4085d8 <_svfprintf_r+0xa3c>
  40883a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40883c:	6814      	ldr	r4, [r2, #0]
  40883e:	4613      	mov	r3, r2
  408840:	3304      	adds	r3, #4
  408842:	17e5      	asrs	r5, r4, #31
  408844:	930f      	str	r3, [sp, #60]	; 0x3c
  408846:	4622      	mov	r2, r4
  408848:	462b      	mov	r3, r5
  40884a:	e4fa      	b.n	408242 <_svfprintf_r+0x6a6>
  40884c:	3204      	adds	r2, #4
  40884e:	681c      	ldr	r4, [r3, #0]
  408850:	920f      	str	r2, [sp, #60]	; 0x3c
  408852:	2301      	movs	r3, #1
  408854:	2500      	movs	r5, #0
  408856:	f7ff ba94 	b.w	407d82 <_svfprintf_r+0x1e6>
  40885a:	681c      	ldr	r4, [r3, #0]
  40885c:	3304      	adds	r3, #4
  40885e:	930f      	str	r3, [sp, #60]	; 0x3c
  408860:	2500      	movs	r5, #0
  408862:	e421      	b.n	4080a8 <_svfprintf_r+0x50c>
  408864:	990f      	ldr	r1, [sp, #60]	; 0x3c
  408866:	460a      	mov	r2, r1
  408868:	3204      	adds	r2, #4
  40886a:	680c      	ldr	r4, [r1, #0]
  40886c:	920f      	str	r2, [sp, #60]	; 0x3c
  40886e:	2500      	movs	r5, #0
  408870:	f7ff ba87 	b.w	407d82 <_svfprintf_r+0x1e6>
  408874:	4614      	mov	r4, r2
  408876:	3301      	adds	r3, #1
  408878:	4434      	add	r4, r6
  40887a:	2b07      	cmp	r3, #7
  40887c:	9427      	str	r4, [sp, #156]	; 0x9c
  40887e:	9326      	str	r3, [sp, #152]	; 0x98
  408880:	e888 0060 	stmia.w	r8, {r5, r6}
  408884:	f77f ab68 	ble.w	407f58 <_svfprintf_r+0x3bc>
  408888:	e6b3      	b.n	4085f2 <_svfprintf_r+0xa56>
  40888a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40888e:	f8cd b01c 	str.w	fp, [sp, #28]
  408892:	ae42      	add	r6, sp, #264	; 0x108
  408894:	3430      	adds	r4, #48	; 0x30
  408896:	2301      	movs	r3, #1
  408898:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40889c:	930e      	str	r3, [sp, #56]	; 0x38
  40889e:	f7ff ba8d 	b.w	407dbc <_svfprintf_r+0x220>
  4088a2:	aa25      	add	r2, sp, #148	; 0x94
  4088a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4088a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4088a8:	f004 f912 	bl	40cad0 <__ssprint_r>
  4088ac:	2800      	cmp	r0, #0
  4088ae:	f47f aa47 	bne.w	407d40 <_svfprintf_r+0x1a4>
  4088b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4088b4:	46c8      	mov	r8, r9
  4088b6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4088b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4088ba:	429a      	cmp	r2, r3
  4088bc:	db44      	blt.n	408948 <_svfprintf_r+0xdac>
  4088be:	9b07      	ldr	r3, [sp, #28]
  4088c0:	07d9      	lsls	r1, r3, #31
  4088c2:	d441      	bmi.n	408948 <_svfprintf_r+0xdac>
  4088c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4088c6:	9812      	ldr	r0, [sp, #72]	; 0x48
  4088c8:	1a9a      	subs	r2, r3, r2
  4088ca:	1a1d      	subs	r5, r3, r0
  4088cc:	4295      	cmp	r5, r2
  4088ce:	bfa8      	it	ge
  4088d0:	4615      	movge	r5, r2
  4088d2:	2d00      	cmp	r5, #0
  4088d4:	dd0e      	ble.n	4088f4 <_svfprintf_r+0xd58>
  4088d6:	9926      	ldr	r1, [sp, #152]	; 0x98
  4088d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4088dc:	3101      	adds	r1, #1
  4088de:	4406      	add	r6, r0
  4088e0:	442c      	add	r4, r5
  4088e2:	2907      	cmp	r1, #7
  4088e4:	f8c8 6000 	str.w	r6, [r8]
  4088e8:	9427      	str	r4, [sp, #156]	; 0x9c
  4088ea:	9126      	str	r1, [sp, #152]	; 0x98
  4088ec:	f300 823b 	bgt.w	408d66 <_svfprintf_r+0x11ca>
  4088f0:	f108 0808 	add.w	r8, r8, #8
  4088f4:	2d00      	cmp	r5, #0
  4088f6:	bfac      	ite	ge
  4088f8:	1b56      	subge	r6, r2, r5
  4088fa:	4616      	movlt	r6, r2
  4088fc:	2e00      	cmp	r6, #0
  4088fe:	f77f ab2d 	ble.w	407f5c <_svfprintf_r+0x3c0>
  408902:	2e10      	cmp	r6, #16
  408904:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408906:	4db0      	ldr	r5, [pc, #704]	; (408bc8 <_svfprintf_r+0x102c>)
  408908:	ddb5      	ble.n	408876 <_svfprintf_r+0xcda>
  40890a:	4622      	mov	r2, r4
  40890c:	2710      	movs	r7, #16
  40890e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  408912:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  408914:	e004      	b.n	408920 <_svfprintf_r+0xd84>
  408916:	f108 0808 	add.w	r8, r8, #8
  40891a:	3e10      	subs	r6, #16
  40891c:	2e10      	cmp	r6, #16
  40891e:	dda9      	ble.n	408874 <_svfprintf_r+0xcd8>
  408920:	3301      	adds	r3, #1
  408922:	3210      	adds	r2, #16
  408924:	2b07      	cmp	r3, #7
  408926:	9227      	str	r2, [sp, #156]	; 0x9c
  408928:	9326      	str	r3, [sp, #152]	; 0x98
  40892a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40892e:	ddf2      	ble.n	408916 <_svfprintf_r+0xd7a>
  408930:	aa25      	add	r2, sp, #148	; 0x94
  408932:	4621      	mov	r1, r4
  408934:	4658      	mov	r0, fp
  408936:	f004 f8cb 	bl	40cad0 <__ssprint_r>
  40893a:	2800      	cmp	r0, #0
  40893c:	f47f aa00 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408940:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  408942:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408944:	46c8      	mov	r8, r9
  408946:	e7e8      	b.n	40891a <_svfprintf_r+0xd7e>
  408948:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40894a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40894c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40894e:	f8c8 1000 	str.w	r1, [r8]
  408952:	3301      	adds	r3, #1
  408954:	4404      	add	r4, r0
  408956:	2b07      	cmp	r3, #7
  408958:	9427      	str	r4, [sp, #156]	; 0x9c
  40895a:	f8c8 0004 	str.w	r0, [r8, #4]
  40895e:	9326      	str	r3, [sp, #152]	; 0x98
  408960:	f300 81f5 	bgt.w	408d4e <_svfprintf_r+0x11b2>
  408964:	f108 0808 	add.w	r8, r8, #8
  408968:	e7ac      	b.n	4088c4 <_svfprintf_r+0xd28>
  40896a:	9b07      	ldr	r3, [sp, #28]
  40896c:	07da      	lsls	r2, r3, #31
  40896e:	f53f adfe 	bmi.w	40856e <_svfprintf_r+0x9d2>
  408972:	3701      	adds	r7, #1
  408974:	3401      	adds	r4, #1
  408976:	2301      	movs	r3, #1
  408978:	2f07      	cmp	r7, #7
  40897a:	9427      	str	r4, [sp, #156]	; 0x9c
  40897c:	9726      	str	r7, [sp, #152]	; 0x98
  40897e:	f8c8 6000 	str.w	r6, [r8]
  408982:	f8c8 3004 	str.w	r3, [r8, #4]
  408986:	f77f ae25 	ble.w	4085d4 <_svfprintf_r+0xa38>
  40898a:	e74a      	b.n	408822 <_svfprintf_r+0xc86>
  40898c:	aa25      	add	r2, sp, #148	; 0x94
  40898e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408990:	980c      	ldr	r0, [sp, #48]	; 0x30
  408992:	f004 f89d 	bl	40cad0 <__ssprint_r>
  408996:	2800      	cmp	r0, #0
  408998:	f47f a9d2 	bne.w	407d40 <_svfprintf_r+0x1a4>
  40899c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40899e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4089a0:	46c8      	mov	r8, r9
  4089a2:	e5f2      	b.n	40858a <_svfprintf_r+0x9ee>
  4089a4:	aa25      	add	r2, sp, #148	; 0x94
  4089a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4089a8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4089aa:	f004 f891 	bl	40cad0 <__ssprint_r>
  4089ae:	2800      	cmp	r0, #0
  4089b0:	f47f a9c6 	bne.w	407d40 <_svfprintf_r+0x1a4>
  4089b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4089b6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4089b8:	46c8      	mov	r8, r9
  4089ba:	e5f5      	b.n	4085a8 <_svfprintf_r+0xa0c>
  4089bc:	464e      	mov	r6, r9
  4089be:	f7ff b9fd 	b.w	407dbc <_svfprintf_r+0x220>
  4089c2:	aa25      	add	r2, sp, #148	; 0x94
  4089c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4089c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4089c8:	f004 f882 	bl	40cad0 <__ssprint_r>
  4089cc:	2800      	cmp	r0, #0
  4089ce:	f47f a9b7 	bne.w	407d40 <_svfprintf_r+0x1a4>
  4089d2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4089d4:	46c8      	mov	r8, r9
  4089d6:	f7ff ba72 	b.w	407ebe <_svfprintf_r+0x322>
  4089da:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4089dc:	4622      	mov	r2, r4
  4089de:	4620      	mov	r0, r4
  4089e0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4089e2:	4623      	mov	r3, r4
  4089e4:	4621      	mov	r1, r4
  4089e6:	f7fd ff85 	bl	4068f4 <__aeabi_dcmpun>
  4089ea:	2800      	cmp	r0, #0
  4089ec:	f040 8286 	bne.w	408efc <_svfprintf_r+0x1360>
  4089f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4089f2:	3301      	adds	r3, #1
  4089f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4089f6:	f023 0320 	bic.w	r3, r3, #32
  4089fa:	930e      	str	r3, [sp, #56]	; 0x38
  4089fc:	f000 81e2 	beq.w	408dc4 <_svfprintf_r+0x1228>
  408a00:	2b47      	cmp	r3, #71	; 0x47
  408a02:	f000 811e 	beq.w	408c42 <_svfprintf_r+0x10a6>
  408a06:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  408a0a:	9307      	str	r3, [sp, #28]
  408a0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408a0e:	1e1f      	subs	r7, r3, #0
  408a10:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408a12:	9308      	str	r3, [sp, #32]
  408a14:	bfbb      	ittet	lt
  408a16:	463b      	movlt	r3, r7
  408a18:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  408a1c:	2300      	movge	r3, #0
  408a1e:	232d      	movlt	r3, #45	; 0x2d
  408a20:	9310      	str	r3, [sp, #64]	; 0x40
  408a22:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408a24:	2b66      	cmp	r3, #102	; 0x66
  408a26:	f000 81bb 	beq.w	408da0 <_svfprintf_r+0x1204>
  408a2a:	2b46      	cmp	r3, #70	; 0x46
  408a2c:	f000 80df 	beq.w	408bee <_svfprintf_r+0x1052>
  408a30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408a32:	9a08      	ldr	r2, [sp, #32]
  408a34:	2b45      	cmp	r3, #69	; 0x45
  408a36:	bf0c      	ite	eq
  408a38:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  408a3a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  408a3c:	a823      	add	r0, sp, #140	; 0x8c
  408a3e:	a920      	add	r1, sp, #128	; 0x80
  408a40:	bf08      	it	eq
  408a42:	1c5d      	addeq	r5, r3, #1
  408a44:	9004      	str	r0, [sp, #16]
  408a46:	9103      	str	r1, [sp, #12]
  408a48:	a81f      	add	r0, sp, #124	; 0x7c
  408a4a:	2102      	movs	r1, #2
  408a4c:	463b      	mov	r3, r7
  408a4e:	9002      	str	r0, [sp, #8]
  408a50:	9501      	str	r5, [sp, #4]
  408a52:	9100      	str	r1, [sp, #0]
  408a54:	980c      	ldr	r0, [sp, #48]	; 0x30
  408a56:	f001 fec7 	bl	40a7e8 <_dtoa_r>
  408a5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408a5c:	2b67      	cmp	r3, #103	; 0x67
  408a5e:	4606      	mov	r6, r0
  408a60:	f040 81e0 	bne.w	408e24 <_svfprintf_r+0x1288>
  408a64:	f01b 0f01 	tst.w	fp, #1
  408a68:	f000 8246 	beq.w	408ef8 <_svfprintf_r+0x135c>
  408a6c:	1974      	adds	r4, r6, r5
  408a6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408a70:	9808      	ldr	r0, [sp, #32]
  408a72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408a74:	4639      	mov	r1, r7
  408a76:	f7fd ff0b 	bl	406890 <__aeabi_dcmpeq>
  408a7a:	2800      	cmp	r0, #0
  408a7c:	f040 8165 	bne.w	408d4a <_svfprintf_r+0x11ae>
  408a80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  408a82:	42a3      	cmp	r3, r4
  408a84:	d206      	bcs.n	408a94 <_svfprintf_r+0xef8>
  408a86:	2130      	movs	r1, #48	; 0x30
  408a88:	1c5a      	adds	r2, r3, #1
  408a8a:	9223      	str	r2, [sp, #140]	; 0x8c
  408a8c:	7019      	strb	r1, [r3, #0]
  408a8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  408a90:	429c      	cmp	r4, r3
  408a92:	d8f9      	bhi.n	408a88 <_svfprintf_r+0xeec>
  408a94:	1b9b      	subs	r3, r3, r6
  408a96:	9313      	str	r3, [sp, #76]	; 0x4c
  408a98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408a9a:	2b47      	cmp	r3, #71	; 0x47
  408a9c:	f000 80e9 	beq.w	408c72 <_svfprintf_r+0x10d6>
  408aa0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408aa2:	2b65      	cmp	r3, #101	; 0x65
  408aa4:	f340 81cd 	ble.w	408e42 <_svfprintf_r+0x12a6>
  408aa8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408aaa:	2b66      	cmp	r3, #102	; 0x66
  408aac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  408aae:	9312      	str	r3, [sp, #72]	; 0x48
  408ab0:	f000 819e 	beq.w	408df0 <_svfprintf_r+0x1254>
  408ab4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  408ab6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  408ab8:	4619      	mov	r1, r3
  408aba:	4291      	cmp	r1, r2
  408abc:	f300 818a 	bgt.w	408dd4 <_svfprintf_r+0x1238>
  408ac0:	f01b 0f01 	tst.w	fp, #1
  408ac4:	f040 8213 	bne.w	408eee <_svfprintf_r+0x1352>
  408ac8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  408acc:	9308      	str	r3, [sp, #32]
  408ace:	2367      	movs	r3, #103	; 0x67
  408ad0:	920e      	str	r2, [sp, #56]	; 0x38
  408ad2:	9311      	str	r3, [sp, #68]	; 0x44
  408ad4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408ad6:	2b00      	cmp	r3, #0
  408ad8:	f040 80c4 	bne.w	408c64 <_svfprintf_r+0x10c8>
  408adc:	930a      	str	r3, [sp, #40]	; 0x28
  408ade:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  408ae2:	f7ff b973 	b.w	407dcc <_svfprintf_r+0x230>
  408ae6:	4635      	mov	r5, r6
  408ae8:	460c      	mov	r4, r1
  408aea:	4646      	mov	r6, r8
  408aec:	4690      	mov	r8, r2
  408aee:	3301      	adds	r3, #1
  408af0:	443c      	add	r4, r7
  408af2:	2b07      	cmp	r3, #7
  408af4:	9427      	str	r4, [sp, #156]	; 0x9c
  408af6:	9326      	str	r3, [sp, #152]	; 0x98
  408af8:	e888 00a0 	stmia.w	r8, {r5, r7}
  408afc:	f73f aed1 	bgt.w	4088a2 <_svfprintf_r+0xd06>
  408b00:	f108 0808 	add.w	r8, r8, #8
  408b04:	e6d7      	b.n	4088b6 <_svfprintf_r+0xd1a>
  408b06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  408b08:	6813      	ldr	r3, [r2, #0]
  408b0a:	3204      	adds	r2, #4
  408b0c:	920f      	str	r2, [sp, #60]	; 0x3c
  408b0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  408b10:	601a      	str	r2, [r3, #0]
  408b12:	f7ff b86a 	b.w	407bea <_svfprintf_r+0x4e>
  408b16:	aa25      	add	r2, sp, #148	; 0x94
  408b18:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408b1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  408b1c:	f003 ffd8 	bl	40cad0 <__ssprint_r>
  408b20:	2800      	cmp	r0, #0
  408b22:	f47f a90d 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408b26:	46c8      	mov	r8, r9
  408b28:	e48d      	b.n	408446 <_svfprintf_r+0x8aa>
  408b2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408b2c:	4a27      	ldr	r2, [pc, #156]	; (408bcc <_svfprintf_r+0x1030>)
  408b2e:	f8c8 2000 	str.w	r2, [r8]
  408b32:	3301      	adds	r3, #1
  408b34:	3401      	adds	r4, #1
  408b36:	2201      	movs	r2, #1
  408b38:	2b07      	cmp	r3, #7
  408b3a:	9427      	str	r4, [sp, #156]	; 0x9c
  408b3c:	9326      	str	r3, [sp, #152]	; 0x98
  408b3e:	f8c8 2004 	str.w	r2, [r8, #4]
  408b42:	dc72      	bgt.n	408c2a <_svfprintf_r+0x108e>
  408b44:	f108 0808 	add.w	r8, r8, #8
  408b48:	b929      	cbnz	r1, 408b56 <_svfprintf_r+0xfba>
  408b4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  408b4c:	b91b      	cbnz	r3, 408b56 <_svfprintf_r+0xfba>
  408b4e:	9b07      	ldr	r3, [sp, #28]
  408b50:	07d8      	lsls	r0, r3, #31
  408b52:	f57f aa03 	bpl.w	407f5c <_svfprintf_r+0x3c0>
  408b56:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408b58:	9819      	ldr	r0, [sp, #100]	; 0x64
  408b5a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  408b5c:	f8c8 2000 	str.w	r2, [r8]
  408b60:	3301      	adds	r3, #1
  408b62:	4602      	mov	r2, r0
  408b64:	4422      	add	r2, r4
  408b66:	2b07      	cmp	r3, #7
  408b68:	9227      	str	r2, [sp, #156]	; 0x9c
  408b6a:	f8c8 0004 	str.w	r0, [r8, #4]
  408b6e:	9326      	str	r3, [sp, #152]	; 0x98
  408b70:	f300 818d 	bgt.w	408e8e <_svfprintf_r+0x12f2>
  408b74:	f108 0808 	add.w	r8, r8, #8
  408b78:	2900      	cmp	r1, #0
  408b7a:	f2c0 8165 	blt.w	408e48 <_svfprintf_r+0x12ac>
  408b7e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  408b80:	f8c8 6000 	str.w	r6, [r8]
  408b84:	3301      	adds	r3, #1
  408b86:	188c      	adds	r4, r1, r2
  408b88:	2b07      	cmp	r3, #7
  408b8a:	9427      	str	r4, [sp, #156]	; 0x9c
  408b8c:	9326      	str	r3, [sp, #152]	; 0x98
  408b8e:	f8c8 1004 	str.w	r1, [r8, #4]
  408b92:	f77f a9e1 	ble.w	407f58 <_svfprintf_r+0x3bc>
  408b96:	e52c      	b.n	4085f2 <_svfprintf_r+0xa56>
  408b98:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  408b9a:	9909      	ldr	r1, [sp, #36]	; 0x24
  408b9c:	6813      	ldr	r3, [r2, #0]
  408b9e:	17cd      	asrs	r5, r1, #31
  408ba0:	4608      	mov	r0, r1
  408ba2:	3204      	adds	r2, #4
  408ba4:	4629      	mov	r1, r5
  408ba6:	920f      	str	r2, [sp, #60]	; 0x3c
  408ba8:	e9c3 0100 	strd	r0, r1, [r3]
  408bac:	f7ff b81d 	b.w	407bea <_svfprintf_r+0x4e>
  408bb0:	aa25      	add	r2, sp, #148	; 0x94
  408bb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408bb4:	980c      	ldr	r0, [sp, #48]	; 0x30
  408bb6:	f003 ff8b 	bl	40cad0 <__ssprint_r>
  408bba:	2800      	cmp	r0, #0
  408bbc:	f47f a8c0 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408bc0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408bc2:	46c8      	mov	r8, r9
  408bc4:	e458      	b.n	408478 <_svfprintf_r+0x8dc>
  408bc6:	bf00      	nop
  408bc8:	0040dd04 	.word	0x0040dd04
  408bcc:	0040dcf0 	.word	0x0040dcf0
  408bd0:	2140      	movs	r1, #64	; 0x40
  408bd2:	980c      	ldr	r0, [sp, #48]	; 0x30
  408bd4:	f7fe fa42 	bl	40705c <_malloc_r>
  408bd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408bda:	6010      	str	r0, [r2, #0]
  408bdc:	6110      	str	r0, [r2, #16]
  408bde:	2800      	cmp	r0, #0
  408be0:	f000 81f2 	beq.w	408fc8 <_svfprintf_r+0x142c>
  408be4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408be6:	2340      	movs	r3, #64	; 0x40
  408be8:	6153      	str	r3, [r2, #20]
  408bea:	f7fe bfee 	b.w	407bca <_svfprintf_r+0x2e>
  408bee:	a823      	add	r0, sp, #140	; 0x8c
  408bf0:	a920      	add	r1, sp, #128	; 0x80
  408bf2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408bf4:	9004      	str	r0, [sp, #16]
  408bf6:	9103      	str	r1, [sp, #12]
  408bf8:	a81f      	add	r0, sp, #124	; 0x7c
  408bfa:	2103      	movs	r1, #3
  408bfc:	9002      	str	r0, [sp, #8]
  408bfe:	9a08      	ldr	r2, [sp, #32]
  408c00:	9401      	str	r4, [sp, #4]
  408c02:	463b      	mov	r3, r7
  408c04:	9100      	str	r1, [sp, #0]
  408c06:	980c      	ldr	r0, [sp, #48]	; 0x30
  408c08:	f001 fdee 	bl	40a7e8 <_dtoa_r>
  408c0c:	4625      	mov	r5, r4
  408c0e:	4606      	mov	r6, r0
  408c10:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408c12:	2b46      	cmp	r3, #70	; 0x46
  408c14:	eb06 0405 	add.w	r4, r6, r5
  408c18:	f47f af29 	bne.w	408a6e <_svfprintf_r+0xed2>
  408c1c:	7833      	ldrb	r3, [r6, #0]
  408c1e:	2b30      	cmp	r3, #48	; 0x30
  408c20:	f000 8178 	beq.w	408f14 <_svfprintf_r+0x1378>
  408c24:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  408c26:	442c      	add	r4, r5
  408c28:	e721      	b.n	408a6e <_svfprintf_r+0xed2>
  408c2a:	aa25      	add	r2, sp, #148	; 0x94
  408c2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408c2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  408c30:	f003 ff4e 	bl	40cad0 <__ssprint_r>
  408c34:	2800      	cmp	r0, #0
  408c36:	f47f a883 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408c3a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  408c3c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408c3e:	46c8      	mov	r8, r9
  408c40:	e782      	b.n	408b48 <_svfprintf_r+0xfac>
  408c42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408c44:	2b00      	cmp	r3, #0
  408c46:	bf08      	it	eq
  408c48:	2301      	moveq	r3, #1
  408c4a:	930a      	str	r3, [sp, #40]	; 0x28
  408c4c:	e6db      	b.n	408a06 <_svfprintf_r+0xe6a>
  408c4e:	4630      	mov	r0, r6
  408c50:	940a      	str	r4, [sp, #40]	; 0x28
  408c52:	f7fe ff35 	bl	407ac0 <strlen>
  408c56:	950f      	str	r5, [sp, #60]	; 0x3c
  408c58:	900e      	str	r0, [sp, #56]	; 0x38
  408c5a:	f8cd b01c 	str.w	fp, [sp, #28]
  408c5e:	4603      	mov	r3, r0
  408c60:	f7ff b9f9 	b.w	408056 <_svfprintf_r+0x4ba>
  408c64:	272d      	movs	r7, #45	; 0x2d
  408c66:	2300      	movs	r3, #0
  408c68:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  408c6c:	930a      	str	r3, [sp, #40]	; 0x28
  408c6e:	f7ff b8ae 	b.w	407dce <_svfprintf_r+0x232>
  408c72:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  408c74:	9312      	str	r3, [sp, #72]	; 0x48
  408c76:	461a      	mov	r2, r3
  408c78:	3303      	adds	r3, #3
  408c7a:	db04      	blt.n	408c86 <_svfprintf_r+0x10ea>
  408c7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408c7e:	4619      	mov	r1, r3
  408c80:	4291      	cmp	r1, r2
  408c82:	f6bf af17 	bge.w	408ab4 <_svfprintf_r+0xf18>
  408c86:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408c88:	3b02      	subs	r3, #2
  408c8a:	9311      	str	r3, [sp, #68]	; 0x44
  408c8c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  408c90:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  408c94:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408c96:	3b01      	subs	r3, #1
  408c98:	2b00      	cmp	r3, #0
  408c9a:	931f      	str	r3, [sp, #124]	; 0x7c
  408c9c:	bfbd      	ittte	lt
  408c9e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  408ca0:	f1c3 0301 	rsblt	r3, r3, #1
  408ca4:	222d      	movlt	r2, #45	; 0x2d
  408ca6:	222b      	movge	r2, #43	; 0x2b
  408ca8:	2b09      	cmp	r3, #9
  408caa:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  408cae:	f340 8116 	ble.w	408ede <_svfprintf_r+0x1342>
  408cb2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  408cb6:	4620      	mov	r0, r4
  408cb8:	4dab      	ldr	r5, [pc, #684]	; (408f68 <_svfprintf_r+0x13cc>)
  408cba:	e000      	b.n	408cbe <_svfprintf_r+0x1122>
  408cbc:	4610      	mov	r0, r2
  408cbe:	fb85 1203 	smull	r1, r2, r5, r3
  408cc2:	17d9      	asrs	r1, r3, #31
  408cc4:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  408cc8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  408ccc:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  408cd0:	3230      	adds	r2, #48	; 0x30
  408cd2:	2909      	cmp	r1, #9
  408cd4:	f800 2c01 	strb.w	r2, [r0, #-1]
  408cd8:	460b      	mov	r3, r1
  408cda:	f100 32ff 	add.w	r2, r0, #4294967295
  408cde:	dced      	bgt.n	408cbc <_svfprintf_r+0x1120>
  408ce0:	3330      	adds	r3, #48	; 0x30
  408ce2:	3802      	subs	r0, #2
  408ce4:	b2d9      	uxtb	r1, r3
  408ce6:	4284      	cmp	r4, r0
  408ce8:	f802 1c01 	strb.w	r1, [r2, #-1]
  408cec:	f240 8165 	bls.w	408fba <_svfprintf_r+0x141e>
  408cf0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  408cf4:	4613      	mov	r3, r2
  408cf6:	e001      	b.n	408cfc <_svfprintf_r+0x1160>
  408cf8:	f813 1b01 	ldrb.w	r1, [r3], #1
  408cfc:	f800 1b01 	strb.w	r1, [r0], #1
  408d00:	42a3      	cmp	r3, r4
  408d02:	d1f9      	bne.n	408cf8 <_svfprintf_r+0x115c>
  408d04:	3301      	adds	r3, #1
  408d06:	1a9b      	subs	r3, r3, r2
  408d08:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  408d0c:	4413      	add	r3, r2
  408d0e:	aa21      	add	r2, sp, #132	; 0x84
  408d10:	1a9b      	subs	r3, r3, r2
  408d12:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  408d14:	931b      	str	r3, [sp, #108]	; 0x6c
  408d16:	2a01      	cmp	r2, #1
  408d18:	4413      	add	r3, r2
  408d1a:	930e      	str	r3, [sp, #56]	; 0x38
  408d1c:	f340 8119 	ble.w	408f52 <_svfprintf_r+0x13b6>
  408d20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408d22:	9a19      	ldr	r2, [sp, #100]	; 0x64
  408d24:	4413      	add	r3, r2
  408d26:	930e      	str	r3, [sp, #56]	; 0x38
  408d28:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408d2c:	9308      	str	r3, [sp, #32]
  408d2e:	2300      	movs	r3, #0
  408d30:	9312      	str	r3, [sp, #72]	; 0x48
  408d32:	e6cf      	b.n	408ad4 <_svfprintf_r+0xf38>
  408d34:	aa25      	add	r2, sp, #148	; 0x94
  408d36:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408d38:	980c      	ldr	r0, [sp, #48]	; 0x30
  408d3a:	f003 fec9 	bl	40cad0 <__ssprint_r>
  408d3e:	2800      	cmp	r0, #0
  408d40:	f47e affe 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408d44:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408d46:	46c8      	mov	r8, r9
  408d48:	e4d7      	b.n	4086fa <_svfprintf_r+0xb5e>
  408d4a:	4623      	mov	r3, r4
  408d4c:	e6a2      	b.n	408a94 <_svfprintf_r+0xef8>
  408d4e:	aa25      	add	r2, sp, #148	; 0x94
  408d50:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408d52:	980c      	ldr	r0, [sp, #48]	; 0x30
  408d54:	f003 febc 	bl	40cad0 <__ssprint_r>
  408d58:	2800      	cmp	r0, #0
  408d5a:	f47e aff1 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408d5e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  408d60:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408d62:	46c8      	mov	r8, r9
  408d64:	e5ae      	b.n	4088c4 <_svfprintf_r+0xd28>
  408d66:	aa25      	add	r2, sp, #148	; 0x94
  408d68:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408d6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  408d6c:	f003 feb0 	bl	40cad0 <__ssprint_r>
  408d70:	2800      	cmp	r0, #0
  408d72:	f47e afe5 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408d76:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  408d78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  408d7a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408d7c:	1a9a      	subs	r2, r3, r2
  408d7e:	46c8      	mov	r8, r9
  408d80:	e5b8      	b.n	4088f4 <_svfprintf_r+0xd58>
  408d82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408d84:	9612      	str	r6, [sp, #72]	; 0x48
  408d86:	2b06      	cmp	r3, #6
  408d88:	bf28      	it	cs
  408d8a:	2306      	movcs	r3, #6
  408d8c:	960a      	str	r6, [sp, #40]	; 0x28
  408d8e:	4637      	mov	r7, r6
  408d90:	9308      	str	r3, [sp, #32]
  408d92:	950f      	str	r5, [sp, #60]	; 0x3c
  408d94:	f8cd b01c 	str.w	fp, [sp, #28]
  408d98:	930e      	str	r3, [sp, #56]	; 0x38
  408d9a:	4e74      	ldr	r6, [pc, #464]	; (408f6c <_svfprintf_r+0x13d0>)
  408d9c:	f7ff b816 	b.w	407dcc <_svfprintf_r+0x230>
  408da0:	a823      	add	r0, sp, #140	; 0x8c
  408da2:	a920      	add	r1, sp, #128	; 0x80
  408da4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408da6:	9004      	str	r0, [sp, #16]
  408da8:	9103      	str	r1, [sp, #12]
  408daa:	a81f      	add	r0, sp, #124	; 0x7c
  408dac:	2103      	movs	r1, #3
  408dae:	9002      	str	r0, [sp, #8]
  408db0:	9a08      	ldr	r2, [sp, #32]
  408db2:	9501      	str	r5, [sp, #4]
  408db4:	463b      	mov	r3, r7
  408db6:	9100      	str	r1, [sp, #0]
  408db8:	980c      	ldr	r0, [sp, #48]	; 0x30
  408dba:	f001 fd15 	bl	40a7e8 <_dtoa_r>
  408dbe:	4606      	mov	r6, r0
  408dc0:	1944      	adds	r4, r0, r5
  408dc2:	e72b      	b.n	408c1c <_svfprintf_r+0x1080>
  408dc4:	2306      	movs	r3, #6
  408dc6:	930a      	str	r3, [sp, #40]	; 0x28
  408dc8:	e61d      	b.n	408a06 <_svfprintf_r+0xe6a>
  408dca:	272d      	movs	r7, #45	; 0x2d
  408dcc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  408dd0:	f7ff bacd 	b.w	40836e <_svfprintf_r+0x7d2>
  408dd4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  408dd6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  408dd8:	4413      	add	r3, r2
  408dda:	9a12      	ldr	r2, [sp, #72]	; 0x48
  408ddc:	930e      	str	r3, [sp, #56]	; 0x38
  408dde:	2a00      	cmp	r2, #0
  408de0:	f340 80b0 	ble.w	408f44 <_svfprintf_r+0x13a8>
  408de4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408de8:	9308      	str	r3, [sp, #32]
  408dea:	2367      	movs	r3, #103	; 0x67
  408dec:	9311      	str	r3, [sp, #68]	; 0x44
  408dee:	e671      	b.n	408ad4 <_svfprintf_r+0xf38>
  408df0:	2b00      	cmp	r3, #0
  408df2:	f340 80c3 	ble.w	408f7c <_svfprintf_r+0x13e0>
  408df6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  408df8:	2a00      	cmp	r2, #0
  408dfa:	f040 8099 	bne.w	408f30 <_svfprintf_r+0x1394>
  408dfe:	f01b 0f01 	tst.w	fp, #1
  408e02:	f040 8095 	bne.w	408f30 <_svfprintf_r+0x1394>
  408e06:	9308      	str	r3, [sp, #32]
  408e08:	930e      	str	r3, [sp, #56]	; 0x38
  408e0a:	e663      	b.n	408ad4 <_svfprintf_r+0xf38>
  408e0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408e0e:	9308      	str	r3, [sp, #32]
  408e10:	930e      	str	r3, [sp, #56]	; 0x38
  408e12:	900a      	str	r0, [sp, #40]	; 0x28
  408e14:	950f      	str	r5, [sp, #60]	; 0x3c
  408e16:	f8cd b01c 	str.w	fp, [sp, #28]
  408e1a:	9012      	str	r0, [sp, #72]	; 0x48
  408e1c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  408e20:	f7fe bfd4 	b.w	407dcc <_svfprintf_r+0x230>
  408e24:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408e26:	2b47      	cmp	r3, #71	; 0x47
  408e28:	f47f ae20 	bne.w	408a6c <_svfprintf_r+0xed0>
  408e2c:	f01b 0f01 	tst.w	fp, #1
  408e30:	f47f aeee 	bne.w	408c10 <_svfprintf_r+0x1074>
  408e34:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  408e36:	1b9b      	subs	r3, r3, r6
  408e38:	9313      	str	r3, [sp, #76]	; 0x4c
  408e3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408e3c:	2b47      	cmp	r3, #71	; 0x47
  408e3e:	f43f af18 	beq.w	408c72 <_svfprintf_r+0x10d6>
  408e42:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  408e44:	9312      	str	r3, [sp, #72]	; 0x48
  408e46:	e721      	b.n	408c8c <_svfprintf_r+0x10f0>
  408e48:	424f      	negs	r7, r1
  408e4a:	3110      	adds	r1, #16
  408e4c:	4d48      	ldr	r5, [pc, #288]	; (408f70 <_svfprintf_r+0x13d4>)
  408e4e:	da2f      	bge.n	408eb0 <_svfprintf_r+0x1314>
  408e50:	2410      	movs	r4, #16
  408e52:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  408e56:	e004      	b.n	408e62 <_svfprintf_r+0x12c6>
  408e58:	f108 0808 	add.w	r8, r8, #8
  408e5c:	3f10      	subs	r7, #16
  408e5e:	2f10      	cmp	r7, #16
  408e60:	dd26      	ble.n	408eb0 <_svfprintf_r+0x1314>
  408e62:	3301      	adds	r3, #1
  408e64:	3210      	adds	r2, #16
  408e66:	2b07      	cmp	r3, #7
  408e68:	9227      	str	r2, [sp, #156]	; 0x9c
  408e6a:	9326      	str	r3, [sp, #152]	; 0x98
  408e6c:	f8c8 5000 	str.w	r5, [r8]
  408e70:	f8c8 4004 	str.w	r4, [r8, #4]
  408e74:	ddf0      	ble.n	408e58 <_svfprintf_r+0x12bc>
  408e76:	aa25      	add	r2, sp, #148	; 0x94
  408e78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408e7a:	4658      	mov	r0, fp
  408e7c:	f003 fe28 	bl	40cad0 <__ssprint_r>
  408e80:	2800      	cmp	r0, #0
  408e82:	f47e af5d 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408e86:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  408e88:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408e8a:	46c8      	mov	r8, r9
  408e8c:	e7e6      	b.n	408e5c <_svfprintf_r+0x12c0>
  408e8e:	aa25      	add	r2, sp, #148	; 0x94
  408e90:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408e92:	980c      	ldr	r0, [sp, #48]	; 0x30
  408e94:	f003 fe1c 	bl	40cad0 <__ssprint_r>
  408e98:	2800      	cmp	r0, #0
  408e9a:	f47e af51 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408e9e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  408ea0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  408ea2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408ea4:	46c8      	mov	r8, r9
  408ea6:	e667      	b.n	408b78 <_svfprintf_r+0xfdc>
  408ea8:	2000      	movs	r0, #0
  408eaa:	900a      	str	r0, [sp, #40]	; 0x28
  408eac:	f7fe bed0 	b.w	407c50 <_svfprintf_r+0xb4>
  408eb0:	3301      	adds	r3, #1
  408eb2:	443a      	add	r2, r7
  408eb4:	2b07      	cmp	r3, #7
  408eb6:	e888 00a0 	stmia.w	r8, {r5, r7}
  408eba:	9227      	str	r2, [sp, #156]	; 0x9c
  408ebc:	9326      	str	r3, [sp, #152]	; 0x98
  408ebe:	f108 0808 	add.w	r8, r8, #8
  408ec2:	f77f ae5c 	ble.w	408b7e <_svfprintf_r+0xfe2>
  408ec6:	aa25      	add	r2, sp, #148	; 0x94
  408ec8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408eca:	980c      	ldr	r0, [sp, #48]	; 0x30
  408ecc:	f003 fe00 	bl	40cad0 <__ssprint_r>
  408ed0:	2800      	cmp	r0, #0
  408ed2:	f47e af35 	bne.w	407d40 <_svfprintf_r+0x1a4>
  408ed6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  408ed8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408eda:	46c8      	mov	r8, r9
  408edc:	e64f      	b.n	408b7e <_svfprintf_r+0xfe2>
  408ede:	3330      	adds	r3, #48	; 0x30
  408ee0:	2230      	movs	r2, #48	; 0x30
  408ee2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  408ee6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  408eea:	ab22      	add	r3, sp, #136	; 0x88
  408eec:	e70f      	b.n	408d0e <_svfprintf_r+0x1172>
  408eee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408ef0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  408ef2:	4413      	add	r3, r2
  408ef4:	930e      	str	r3, [sp, #56]	; 0x38
  408ef6:	e775      	b.n	408de4 <_svfprintf_r+0x1248>
  408ef8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  408efa:	e5cb      	b.n	408a94 <_svfprintf_r+0xef8>
  408efc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408efe:	4e1d      	ldr	r6, [pc, #116]	; (408f74 <_svfprintf_r+0x13d8>)
  408f00:	2b00      	cmp	r3, #0
  408f02:	bfb6      	itet	lt
  408f04:	272d      	movlt	r7, #45	; 0x2d
  408f06:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  408f0a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  408f0e:	4b1a      	ldr	r3, [pc, #104]	; (408f78 <_svfprintf_r+0x13dc>)
  408f10:	f7ff ba2f 	b.w	408372 <_svfprintf_r+0x7d6>
  408f14:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408f16:	9808      	ldr	r0, [sp, #32]
  408f18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408f1a:	4639      	mov	r1, r7
  408f1c:	f7fd fcb8 	bl	406890 <__aeabi_dcmpeq>
  408f20:	2800      	cmp	r0, #0
  408f22:	f47f ae7f 	bne.w	408c24 <_svfprintf_r+0x1088>
  408f26:	f1c5 0501 	rsb	r5, r5, #1
  408f2a:	951f      	str	r5, [sp, #124]	; 0x7c
  408f2c:	442c      	add	r4, r5
  408f2e:	e59e      	b.n	408a6e <_svfprintf_r+0xed2>
  408f30:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408f32:	9a19      	ldr	r2, [sp, #100]	; 0x64
  408f34:	4413      	add	r3, r2
  408f36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  408f38:	441a      	add	r2, r3
  408f3a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  408f3e:	920e      	str	r2, [sp, #56]	; 0x38
  408f40:	9308      	str	r3, [sp, #32]
  408f42:	e5c7      	b.n	408ad4 <_svfprintf_r+0xf38>
  408f44:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408f46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  408f48:	f1c3 0301 	rsb	r3, r3, #1
  408f4c:	441a      	add	r2, r3
  408f4e:	4613      	mov	r3, r2
  408f50:	e7d0      	b.n	408ef4 <_svfprintf_r+0x1358>
  408f52:	f01b 0301 	ands.w	r3, fp, #1
  408f56:	9312      	str	r3, [sp, #72]	; 0x48
  408f58:	f47f aee2 	bne.w	408d20 <_svfprintf_r+0x1184>
  408f5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408f5e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408f62:	9308      	str	r3, [sp, #32]
  408f64:	e5b6      	b.n	408ad4 <_svfprintf_r+0xf38>
  408f66:	bf00      	nop
  408f68:	66666667 	.word	0x66666667
  408f6c:	0040dce8 	.word	0x0040dce8
  408f70:	0040dd04 	.word	0x0040dd04
  408f74:	0040dcbc 	.word	0x0040dcbc
  408f78:	0040dcb8 	.word	0x0040dcb8
  408f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408f7e:	b913      	cbnz	r3, 408f86 <_svfprintf_r+0x13ea>
  408f80:	f01b 0f01 	tst.w	fp, #1
  408f84:	d002      	beq.n	408f8c <_svfprintf_r+0x13f0>
  408f86:	9b19      	ldr	r3, [sp, #100]	; 0x64
  408f88:	3301      	adds	r3, #1
  408f8a:	e7d4      	b.n	408f36 <_svfprintf_r+0x139a>
  408f8c:	2301      	movs	r3, #1
  408f8e:	e73a      	b.n	408e06 <_svfprintf_r+0x126a>
  408f90:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408f92:	f89a 3001 	ldrb.w	r3, [sl, #1]
  408f96:	6828      	ldr	r0, [r5, #0]
  408f98:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  408f9c:	900a      	str	r0, [sp, #40]	; 0x28
  408f9e:	4628      	mov	r0, r5
  408fa0:	3004      	adds	r0, #4
  408fa2:	46a2      	mov	sl, r4
  408fa4:	900f      	str	r0, [sp, #60]	; 0x3c
  408fa6:	f7fe be51 	b.w	407c4c <_svfprintf_r+0xb0>
  408faa:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  408fae:	f7ff b867 	b.w	408080 <_svfprintf_r+0x4e4>
  408fb2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  408fb6:	f7ff ba15 	b.w	4083e4 <_svfprintf_r+0x848>
  408fba:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  408fbe:	e6a6      	b.n	408d0e <_svfprintf_r+0x1172>
  408fc0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  408fc4:	f7ff b8eb 	b.w	40819e <_svfprintf_r+0x602>
  408fc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408fca:	230c      	movs	r3, #12
  408fcc:	6013      	str	r3, [r2, #0]
  408fce:	f04f 33ff 	mov.w	r3, #4294967295
  408fd2:	9309      	str	r3, [sp, #36]	; 0x24
  408fd4:	f7fe bebd 	b.w	407d52 <_svfprintf_r+0x1b6>
  408fd8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  408fdc:	f7ff b99a 	b.w	408314 <_svfprintf_r+0x778>
  408fe0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  408fe4:	f7ff b976 	b.w	4082d4 <_svfprintf_r+0x738>
  408fe8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  408fec:	f7ff b959 	b.w	4082a2 <_svfprintf_r+0x706>
  408ff0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  408ff4:	f7ff b912 	b.w	40821c <_svfprintf_r+0x680>

00408ff8 <_vfprintf_r>:
  408ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408ffc:	b0c1      	sub	sp, #260	; 0x104
  408ffe:	461d      	mov	r5, r3
  409000:	468a      	mov	sl, r1
  409002:	4691      	mov	r9, r2
  409004:	4604      	mov	r4, r0
  409006:	9008      	str	r0, [sp, #32]
  409008:	f002 ff3a 	bl	40be80 <_localeconv_r>
  40900c:	6803      	ldr	r3, [r0, #0]
  40900e:	9315      	str	r3, [sp, #84]	; 0x54
  409010:	4618      	mov	r0, r3
  409012:	f7fe fd55 	bl	407ac0 <strlen>
  409016:	950e      	str	r5, [sp, #56]	; 0x38
  409018:	9014      	str	r0, [sp, #80]	; 0x50
  40901a:	b11c      	cbz	r4, 409024 <_vfprintf_r+0x2c>
  40901c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40901e:	2b00      	cmp	r3, #0
  409020:	f000 825f 	beq.w	4094e2 <_vfprintf_r+0x4ea>
  409024:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  409028:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  40902c:	f013 0f01 	tst.w	r3, #1
  409030:	b293      	uxth	r3, r2
  409032:	d102      	bne.n	40903a <_vfprintf_r+0x42>
  409034:	0599      	lsls	r1, r3, #22
  409036:	f140 8275 	bpl.w	409524 <_vfprintf_r+0x52c>
  40903a:	049f      	lsls	r7, r3, #18
  40903c:	d40a      	bmi.n	409054 <_vfprintf_r+0x5c>
  40903e:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  409042:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  409046:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40904a:	f8aa 300c 	strh.w	r3, [sl, #12]
  40904e:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  409052:	b29b      	uxth	r3, r3
  409054:	071e      	lsls	r6, r3, #28
  409056:	f140 8223 	bpl.w	4094a0 <_vfprintf_r+0x4a8>
  40905a:	f8da 2010 	ldr.w	r2, [sl, #16]
  40905e:	2a00      	cmp	r2, #0
  409060:	f000 821e 	beq.w	4094a0 <_vfprintf_r+0x4a8>
  409064:	f003 021a 	and.w	r2, r3, #26
  409068:	2a0a      	cmp	r2, #10
  40906a:	f000 823e 	beq.w	4094ea <_vfprintf_r+0x4f2>
  40906e:	2300      	movs	r3, #0
  409070:	4618      	mov	r0, r3
  409072:	9311      	str	r3, [sp, #68]	; 0x44
  409074:	9313      	str	r3, [sp, #76]	; 0x4c
  409076:	9312      	str	r3, [sp, #72]	; 0x48
  409078:	9325      	str	r3, [sp, #148]	; 0x94
  40907a:	9324      	str	r3, [sp, #144]	; 0x90
  40907c:	9318      	str	r3, [sp, #96]	; 0x60
  40907e:	9319      	str	r3, [sp, #100]	; 0x64
  409080:	930b      	str	r3, [sp, #44]	; 0x2c
  409082:	ab30      	add	r3, sp, #192	; 0xc0
  409084:	9323      	str	r3, [sp, #140]	; 0x8c
  409086:	4698      	mov	r8, r3
  409088:	9016      	str	r0, [sp, #88]	; 0x58
  40908a:	9017      	str	r0, [sp, #92]	; 0x5c
  40908c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  409090:	f899 3000 	ldrb.w	r3, [r9]
  409094:	464c      	mov	r4, r9
  409096:	b1eb      	cbz	r3, 4090d4 <_vfprintf_r+0xdc>
  409098:	2b25      	cmp	r3, #37	; 0x25
  40909a:	d102      	bne.n	4090a2 <_vfprintf_r+0xaa>
  40909c:	e01a      	b.n	4090d4 <_vfprintf_r+0xdc>
  40909e:	2b25      	cmp	r3, #37	; 0x25
  4090a0:	d003      	beq.n	4090aa <_vfprintf_r+0xb2>
  4090a2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4090a6:	2b00      	cmp	r3, #0
  4090a8:	d1f9      	bne.n	40909e <_vfprintf_r+0xa6>
  4090aa:	eba4 0509 	sub.w	r5, r4, r9
  4090ae:	b18d      	cbz	r5, 4090d4 <_vfprintf_r+0xdc>
  4090b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4090b2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4090b4:	f8c8 9000 	str.w	r9, [r8]
  4090b8:	3301      	adds	r3, #1
  4090ba:	442a      	add	r2, r5
  4090bc:	2b07      	cmp	r3, #7
  4090be:	f8c8 5004 	str.w	r5, [r8, #4]
  4090c2:	9225      	str	r2, [sp, #148]	; 0x94
  4090c4:	9324      	str	r3, [sp, #144]	; 0x90
  4090c6:	f300 8201 	bgt.w	4094cc <_vfprintf_r+0x4d4>
  4090ca:	f108 0808 	add.w	r8, r8, #8
  4090ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4090d0:	442b      	add	r3, r5
  4090d2:	930b      	str	r3, [sp, #44]	; 0x2c
  4090d4:	7823      	ldrb	r3, [r4, #0]
  4090d6:	2b00      	cmp	r3, #0
  4090d8:	f000 83f0 	beq.w	4098bc <_vfprintf_r+0x8c4>
  4090dc:	2300      	movs	r3, #0
  4090de:	461a      	mov	r2, r3
  4090e0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4090e4:	4619      	mov	r1, r3
  4090e6:	930c      	str	r3, [sp, #48]	; 0x30
  4090e8:	469b      	mov	fp, r3
  4090ea:	7866      	ldrb	r6, [r4, #1]
  4090ec:	f04f 33ff 	mov.w	r3, #4294967295
  4090f0:	f104 0901 	add.w	r9, r4, #1
  4090f4:	9309      	str	r3, [sp, #36]	; 0x24
  4090f6:	f109 0901 	add.w	r9, r9, #1
  4090fa:	f1a6 0320 	sub.w	r3, r6, #32
  4090fe:	2b58      	cmp	r3, #88	; 0x58
  409100:	f200 83bf 	bhi.w	409882 <_vfprintf_r+0x88a>
  409104:	e8df f013 	tbh	[pc, r3, lsl #1]
  409108:	03bd02e0 	.word	0x03bd02e0
  40910c:	034f03bd 	.word	0x034f03bd
  409110:	03bd03bd 	.word	0x03bd03bd
  409114:	03bd03bd 	.word	0x03bd03bd
  409118:	03bd03bd 	.word	0x03bd03bd
  40911c:	03080354 	.word	0x03080354
  409120:	021a03bd 	.word	0x021a03bd
  409124:	03bd02e8 	.word	0x03bd02e8
  409128:	033a0303 	.word	0x033a0303
  40912c:	033a033a 	.word	0x033a033a
  409130:	033a033a 	.word	0x033a033a
  409134:	033a033a 	.word	0x033a033a
  409138:	033a033a 	.word	0x033a033a
  40913c:	03bd03bd 	.word	0x03bd03bd
  409140:	03bd03bd 	.word	0x03bd03bd
  409144:	03bd03bd 	.word	0x03bd03bd
  409148:	03bd03bd 	.word	0x03bd03bd
  40914c:	03bd03bd 	.word	0x03bd03bd
  409150:	03620349 	.word	0x03620349
  409154:	036203bd 	.word	0x036203bd
  409158:	03bd03bd 	.word	0x03bd03bd
  40915c:	03bd03bd 	.word	0x03bd03bd
  409160:	03bd03a2 	.word	0x03bd03a2
  409164:	006f03bd 	.word	0x006f03bd
  409168:	03bd03bd 	.word	0x03bd03bd
  40916c:	03bd03bd 	.word	0x03bd03bd
  409170:	005903bd 	.word	0x005903bd
  409174:	03bd03bd 	.word	0x03bd03bd
  409178:	03bd031e 	.word	0x03bd031e
  40917c:	03bd03bd 	.word	0x03bd03bd
  409180:	03bd03bd 	.word	0x03bd03bd
  409184:	03bd03bd 	.word	0x03bd03bd
  409188:	03bd03bd 	.word	0x03bd03bd
  40918c:	032403bd 	.word	0x032403bd
  409190:	03620273 	.word	0x03620273
  409194:	03620362 	.word	0x03620362
  409198:	027302b7 	.word	0x027302b7
  40919c:	03bd03bd 	.word	0x03bd03bd
  4091a0:	03bd02bc 	.word	0x03bd02bc
  4091a4:	007102c9 	.word	0x007102c9
  4091a8:	0247030d 	.word	0x0247030d
  4091ac:	025203bd 	.word	0x025203bd
  4091b0:	005b03bd 	.word	0x005b03bd
  4091b4:	03bd03bd 	.word	0x03bd03bd
  4091b8:	021f      	.short	0x021f
  4091ba:	f04b 0b10 	orr.w	fp, fp, #16
  4091be:	f01b 0f20 	tst.w	fp, #32
  4091c2:	f040 8353 	bne.w	40986c <_vfprintf_r+0x874>
  4091c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4091c8:	f01b 0f10 	tst.w	fp, #16
  4091cc:	4613      	mov	r3, r2
  4091ce:	f040 85b4 	bne.w	409d3a <_vfprintf_r+0xd42>
  4091d2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4091d6:	f000 85b0 	beq.w	409d3a <_vfprintf_r+0xd42>
  4091da:	8814      	ldrh	r4, [r2, #0]
  4091dc:	3204      	adds	r2, #4
  4091de:	2500      	movs	r5, #0
  4091e0:	2301      	movs	r3, #1
  4091e2:	920e      	str	r2, [sp, #56]	; 0x38
  4091e4:	e014      	b.n	409210 <_vfprintf_r+0x218>
  4091e6:	f04b 0b10 	orr.w	fp, fp, #16
  4091ea:	f01b 0320 	ands.w	r3, fp, #32
  4091ee:	f040 8332 	bne.w	409856 <_vfprintf_r+0x85e>
  4091f2:	f01b 0210 	ands.w	r2, fp, #16
  4091f6:	f040 8589 	bne.w	409d0c <_vfprintf_r+0xd14>
  4091fa:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4091fe:	f000 8585 	beq.w	409d0c <_vfprintf_r+0xd14>
  409202:	990e      	ldr	r1, [sp, #56]	; 0x38
  409204:	4613      	mov	r3, r2
  409206:	460a      	mov	r2, r1
  409208:	3204      	adds	r2, #4
  40920a:	880c      	ldrh	r4, [r1, #0]
  40920c:	920e      	str	r2, [sp, #56]	; 0x38
  40920e:	2500      	movs	r5, #0
  409210:	f04f 0a00 	mov.w	sl, #0
  409214:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  409218:	9909      	ldr	r1, [sp, #36]	; 0x24
  40921a:	1c4a      	adds	r2, r1, #1
  40921c:	f000 820b 	beq.w	409636 <_vfprintf_r+0x63e>
  409220:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  409224:	9206      	str	r2, [sp, #24]
  409226:	ea54 0205 	orrs.w	r2, r4, r5
  40922a:	f040 820a 	bne.w	409642 <_vfprintf_r+0x64a>
  40922e:	2900      	cmp	r1, #0
  409230:	f040 846f 	bne.w	409b12 <_vfprintf_r+0xb1a>
  409234:	2b00      	cmp	r3, #0
  409236:	f040 852d 	bne.w	409c94 <_vfprintf_r+0xc9c>
  40923a:	f01b 0301 	ands.w	r3, fp, #1
  40923e:	930d      	str	r3, [sp, #52]	; 0x34
  409240:	f000 8668 	beq.w	409f14 <_vfprintf_r+0xf1c>
  409244:	af40      	add	r7, sp, #256	; 0x100
  409246:	2330      	movs	r3, #48	; 0x30
  409248:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40924c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40924e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  409250:	4293      	cmp	r3, r2
  409252:	bfb8      	it	lt
  409254:	4613      	movlt	r3, r2
  409256:	9307      	str	r3, [sp, #28]
  409258:	2300      	movs	r3, #0
  40925a:	9310      	str	r3, [sp, #64]	; 0x40
  40925c:	f1ba 0f00 	cmp.w	sl, #0
  409260:	d002      	beq.n	409268 <_vfprintf_r+0x270>
  409262:	9b07      	ldr	r3, [sp, #28]
  409264:	3301      	adds	r3, #1
  409266:	9307      	str	r3, [sp, #28]
  409268:	9b06      	ldr	r3, [sp, #24]
  40926a:	f013 0302 	ands.w	r3, r3, #2
  40926e:	930f      	str	r3, [sp, #60]	; 0x3c
  409270:	d002      	beq.n	409278 <_vfprintf_r+0x280>
  409272:	9b07      	ldr	r3, [sp, #28]
  409274:	3302      	adds	r3, #2
  409276:	9307      	str	r3, [sp, #28]
  409278:	9b06      	ldr	r3, [sp, #24]
  40927a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40927e:	f040 831b 	bne.w	4098b8 <_vfprintf_r+0x8c0>
  409282:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409284:	9a07      	ldr	r2, [sp, #28]
  409286:	eba3 0b02 	sub.w	fp, r3, r2
  40928a:	f1bb 0f00 	cmp.w	fp, #0
  40928e:	f340 8313 	ble.w	4098b8 <_vfprintf_r+0x8c0>
  409292:	f1bb 0f10 	cmp.w	fp, #16
  409296:	9925      	ldr	r1, [sp, #148]	; 0x94
  409298:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40929a:	dd28      	ble.n	4092ee <_vfprintf_r+0x2f6>
  40929c:	4643      	mov	r3, r8
  40929e:	2410      	movs	r4, #16
  4092a0:	46a8      	mov	r8, r5
  4092a2:	f8dd a020 	ldr.w	sl, [sp, #32]
  4092a6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4092a8:	e006      	b.n	4092b8 <_vfprintf_r+0x2c0>
  4092aa:	f1ab 0b10 	sub.w	fp, fp, #16
  4092ae:	f1bb 0f10 	cmp.w	fp, #16
  4092b2:	f103 0308 	add.w	r3, r3, #8
  4092b6:	dd18      	ble.n	4092ea <_vfprintf_r+0x2f2>
  4092b8:	3201      	adds	r2, #1
  4092ba:	48b9      	ldr	r0, [pc, #740]	; (4095a0 <_vfprintf_r+0x5a8>)
  4092bc:	9224      	str	r2, [sp, #144]	; 0x90
  4092be:	3110      	adds	r1, #16
  4092c0:	2a07      	cmp	r2, #7
  4092c2:	9125      	str	r1, [sp, #148]	; 0x94
  4092c4:	e883 0011 	stmia.w	r3, {r0, r4}
  4092c8:	ddef      	ble.n	4092aa <_vfprintf_r+0x2b2>
  4092ca:	aa23      	add	r2, sp, #140	; 0x8c
  4092cc:	4629      	mov	r1, r5
  4092ce:	4650      	mov	r0, sl
  4092d0:	f003 fcbc 	bl	40cc4c <__sprint_r>
  4092d4:	2800      	cmp	r0, #0
  4092d6:	f040 836a 	bne.w	4099ae <_vfprintf_r+0x9b6>
  4092da:	f1ab 0b10 	sub.w	fp, fp, #16
  4092de:	f1bb 0f10 	cmp.w	fp, #16
  4092e2:	9925      	ldr	r1, [sp, #148]	; 0x94
  4092e4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4092e6:	ab30      	add	r3, sp, #192	; 0xc0
  4092e8:	dce6      	bgt.n	4092b8 <_vfprintf_r+0x2c0>
  4092ea:	4645      	mov	r5, r8
  4092ec:	4698      	mov	r8, r3
  4092ee:	3201      	adds	r2, #1
  4092f0:	4bab      	ldr	r3, [pc, #684]	; (4095a0 <_vfprintf_r+0x5a8>)
  4092f2:	9224      	str	r2, [sp, #144]	; 0x90
  4092f4:	eb0b 0401 	add.w	r4, fp, r1
  4092f8:	2a07      	cmp	r2, #7
  4092fa:	9425      	str	r4, [sp, #148]	; 0x94
  4092fc:	e888 0808 	stmia.w	r8, {r3, fp}
  409300:	f300 84cd 	bgt.w	409c9e <_vfprintf_r+0xca6>
  409304:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  409308:	f108 0808 	add.w	r8, r8, #8
  40930c:	f1ba 0f00 	cmp.w	sl, #0
  409310:	d00e      	beq.n	409330 <_vfprintf_r+0x338>
  409312:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409314:	3301      	adds	r3, #1
  409316:	3401      	adds	r4, #1
  409318:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  40931c:	2201      	movs	r2, #1
  40931e:	2b07      	cmp	r3, #7
  409320:	9425      	str	r4, [sp, #148]	; 0x94
  409322:	9324      	str	r3, [sp, #144]	; 0x90
  409324:	e888 0006 	stmia.w	r8, {r1, r2}
  409328:	f300 840a 	bgt.w	409b40 <_vfprintf_r+0xb48>
  40932c:	f108 0808 	add.w	r8, r8, #8
  409330:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409332:	b16b      	cbz	r3, 409350 <_vfprintf_r+0x358>
  409334:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409336:	3301      	adds	r3, #1
  409338:	3402      	adds	r4, #2
  40933a:	a91c      	add	r1, sp, #112	; 0x70
  40933c:	2202      	movs	r2, #2
  40933e:	2b07      	cmp	r3, #7
  409340:	9425      	str	r4, [sp, #148]	; 0x94
  409342:	9324      	str	r3, [sp, #144]	; 0x90
  409344:	e888 0006 	stmia.w	r8, {r1, r2}
  409348:	f300 8406 	bgt.w	409b58 <_vfprintf_r+0xb60>
  40934c:	f108 0808 	add.w	r8, r8, #8
  409350:	2d80      	cmp	r5, #128	; 0x80
  409352:	f000 832e 	beq.w	4099b2 <_vfprintf_r+0x9ba>
  409356:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409358:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40935a:	eba3 0a02 	sub.w	sl, r3, r2
  40935e:	f1ba 0f00 	cmp.w	sl, #0
  409362:	dd3b      	ble.n	4093dc <_vfprintf_r+0x3e4>
  409364:	f1ba 0f10 	cmp.w	sl, #16
  409368:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40936a:	4d8e      	ldr	r5, [pc, #568]	; (4095a4 <_vfprintf_r+0x5ac>)
  40936c:	dd2b      	ble.n	4093c6 <_vfprintf_r+0x3ce>
  40936e:	4642      	mov	r2, r8
  409370:	4621      	mov	r1, r4
  409372:	46b0      	mov	r8, r6
  409374:	f04f 0b10 	mov.w	fp, #16
  409378:	462e      	mov	r6, r5
  40937a:	9c08      	ldr	r4, [sp, #32]
  40937c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40937e:	e006      	b.n	40938e <_vfprintf_r+0x396>
  409380:	f1aa 0a10 	sub.w	sl, sl, #16
  409384:	f1ba 0f10 	cmp.w	sl, #16
  409388:	f102 0208 	add.w	r2, r2, #8
  40938c:	dd17      	ble.n	4093be <_vfprintf_r+0x3c6>
  40938e:	3301      	adds	r3, #1
  409390:	3110      	adds	r1, #16
  409392:	2b07      	cmp	r3, #7
  409394:	9125      	str	r1, [sp, #148]	; 0x94
  409396:	9324      	str	r3, [sp, #144]	; 0x90
  409398:	e882 0840 	stmia.w	r2, {r6, fp}
  40939c:	ddf0      	ble.n	409380 <_vfprintf_r+0x388>
  40939e:	aa23      	add	r2, sp, #140	; 0x8c
  4093a0:	4629      	mov	r1, r5
  4093a2:	4620      	mov	r0, r4
  4093a4:	f003 fc52 	bl	40cc4c <__sprint_r>
  4093a8:	2800      	cmp	r0, #0
  4093aa:	f040 8300 	bne.w	4099ae <_vfprintf_r+0x9b6>
  4093ae:	f1aa 0a10 	sub.w	sl, sl, #16
  4093b2:	f1ba 0f10 	cmp.w	sl, #16
  4093b6:	9925      	ldr	r1, [sp, #148]	; 0x94
  4093b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4093ba:	aa30      	add	r2, sp, #192	; 0xc0
  4093bc:	dce7      	bgt.n	40938e <_vfprintf_r+0x396>
  4093be:	4635      	mov	r5, r6
  4093c0:	460c      	mov	r4, r1
  4093c2:	4646      	mov	r6, r8
  4093c4:	4690      	mov	r8, r2
  4093c6:	3301      	adds	r3, #1
  4093c8:	4454      	add	r4, sl
  4093ca:	2b07      	cmp	r3, #7
  4093cc:	9425      	str	r4, [sp, #148]	; 0x94
  4093ce:	9324      	str	r3, [sp, #144]	; 0x90
  4093d0:	e888 0420 	stmia.w	r8, {r5, sl}
  4093d4:	f300 83a9 	bgt.w	409b2a <_vfprintf_r+0xb32>
  4093d8:	f108 0808 	add.w	r8, r8, #8
  4093dc:	9b06      	ldr	r3, [sp, #24]
  4093de:	05db      	lsls	r3, r3, #23
  4093e0:	f100 8285 	bmi.w	4098ee <_vfprintf_r+0x8f6>
  4093e4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4093e6:	990d      	ldr	r1, [sp, #52]	; 0x34
  4093e8:	f8c8 7000 	str.w	r7, [r8]
  4093ec:	3301      	adds	r3, #1
  4093ee:	440c      	add	r4, r1
  4093f0:	2b07      	cmp	r3, #7
  4093f2:	9425      	str	r4, [sp, #148]	; 0x94
  4093f4:	f8c8 1004 	str.w	r1, [r8, #4]
  4093f8:	9324      	str	r3, [sp, #144]	; 0x90
  4093fa:	f300 8375 	bgt.w	409ae8 <_vfprintf_r+0xaf0>
  4093fe:	f108 0808 	add.w	r8, r8, #8
  409402:	9b06      	ldr	r3, [sp, #24]
  409404:	0759      	lsls	r1, r3, #29
  409406:	d53b      	bpl.n	409480 <_vfprintf_r+0x488>
  409408:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40940a:	9a07      	ldr	r2, [sp, #28]
  40940c:	1a9d      	subs	r5, r3, r2
  40940e:	2d00      	cmp	r5, #0
  409410:	dd36      	ble.n	409480 <_vfprintf_r+0x488>
  409412:	2d10      	cmp	r5, #16
  409414:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409416:	dd21      	ble.n	40945c <_vfprintf_r+0x464>
  409418:	2610      	movs	r6, #16
  40941a:	9f08      	ldr	r7, [sp, #32]
  40941c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  409420:	e004      	b.n	40942c <_vfprintf_r+0x434>
  409422:	3d10      	subs	r5, #16
  409424:	2d10      	cmp	r5, #16
  409426:	f108 0808 	add.w	r8, r8, #8
  40942a:	dd17      	ble.n	40945c <_vfprintf_r+0x464>
  40942c:	3301      	adds	r3, #1
  40942e:	4a5c      	ldr	r2, [pc, #368]	; (4095a0 <_vfprintf_r+0x5a8>)
  409430:	9324      	str	r3, [sp, #144]	; 0x90
  409432:	3410      	adds	r4, #16
  409434:	2b07      	cmp	r3, #7
  409436:	9425      	str	r4, [sp, #148]	; 0x94
  409438:	e888 0044 	stmia.w	r8, {r2, r6}
  40943c:	ddf1      	ble.n	409422 <_vfprintf_r+0x42a>
  40943e:	aa23      	add	r2, sp, #140	; 0x8c
  409440:	4651      	mov	r1, sl
  409442:	4638      	mov	r0, r7
  409444:	f003 fc02 	bl	40cc4c <__sprint_r>
  409448:	2800      	cmp	r0, #0
  40944a:	f040 823f 	bne.w	4098cc <_vfprintf_r+0x8d4>
  40944e:	3d10      	subs	r5, #16
  409450:	2d10      	cmp	r5, #16
  409452:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409454:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409456:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40945a:	dce7      	bgt.n	40942c <_vfprintf_r+0x434>
  40945c:	3301      	adds	r3, #1
  40945e:	4a50      	ldr	r2, [pc, #320]	; (4095a0 <_vfprintf_r+0x5a8>)
  409460:	9324      	str	r3, [sp, #144]	; 0x90
  409462:	442c      	add	r4, r5
  409464:	2b07      	cmp	r3, #7
  409466:	9425      	str	r4, [sp, #148]	; 0x94
  409468:	e888 0024 	stmia.w	r8, {r2, r5}
  40946c:	dd08      	ble.n	409480 <_vfprintf_r+0x488>
  40946e:	aa23      	add	r2, sp, #140	; 0x8c
  409470:	990a      	ldr	r1, [sp, #40]	; 0x28
  409472:	9808      	ldr	r0, [sp, #32]
  409474:	f003 fbea 	bl	40cc4c <__sprint_r>
  409478:	2800      	cmp	r0, #0
  40947a:	f040 8347 	bne.w	409b0c <_vfprintf_r+0xb14>
  40947e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409480:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409482:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409484:	9907      	ldr	r1, [sp, #28]
  409486:	428a      	cmp	r2, r1
  409488:	bfac      	ite	ge
  40948a:	189b      	addge	r3, r3, r2
  40948c:	185b      	addlt	r3, r3, r1
  40948e:	930b      	str	r3, [sp, #44]	; 0x2c
  409490:	2c00      	cmp	r4, #0
  409492:	f040 8333 	bne.w	409afc <_vfprintf_r+0xb04>
  409496:	2300      	movs	r3, #0
  409498:	9324      	str	r3, [sp, #144]	; 0x90
  40949a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40949e:	e5f7      	b.n	409090 <_vfprintf_r+0x98>
  4094a0:	4651      	mov	r1, sl
  4094a2:	9808      	ldr	r0, [sp, #32]
  4094a4:	f001 f896 	bl	40a5d4 <__swsetup_r>
  4094a8:	2800      	cmp	r0, #0
  4094aa:	d038      	beq.n	40951e <_vfprintf_r+0x526>
  4094ac:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  4094b0:	07dd      	lsls	r5, r3, #31
  4094b2:	d404      	bmi.n	4094be <_vfprintf_r+0x4c6>
  4094b4:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4094b8:	059c      	lsls	r4, r3, #22
  4094ba:	f140 85ca 	bpl.w	40a052 <_vfprintf_r+0x105a>
  4094be:	f04f 33ff 	mov.w	r3, #4294967295
  4094c2:	930b      	str	r3, [sp, #44]	; 0x2c
  4094c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4094c6:	b041      	add	sp, #260	; 0x104
  4094c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4094cc:	aa23      	add	r2, sp, #140	; 0x8c
  4094ce:	990a      	ldr	r1, [sp, #40]	; 0x28
  4094d0:	9808      	ldr	r0, [sp, #32]
  4094d2:	f003 fbbb 	bl	40cc4c <__sprint_r>
  4094d6:	2800      	cmp	r0, #0
  4094d8:	f040 8318 	bne.w	409b0c <_vfprintf_r+0xb14>
  4094dc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4094e0:	e5f5      	b.n	4090ce <_vfprintf_r+0xd6>
  4094e2:	9808      	ldr	r0, [sp, #32]
  4094e4:	f002 f9a2 	bl	40b82c <__sinit>
  4094e8:	e59c      	b.n	409024 <_vfprintf_r+0x2c>
  4094ea:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  4094ee:	2a00      	cmp	r2, #0
  4094f0:	f6ff adbd 	blt.w	40906e <_vfprintf_r+0x76>
  4094f4:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  4094f8:	07d0      	lsls	r0, r2, #31
  4094fa:	d405      	bmi.n	409508 <_vfprintf_r+0x510>
  4094fc:	0599      	lsls	r1, r3, #22
  4094fe:	d403      	bmi.n	409508 <_vfprintf_r+0x510>
  409500:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  409504:	f002 fcd0 	bl	40bea8 <__retarget_lock_release_recursive>
  409508:	462b      	mov	r3, r5
  40950a:	464a      	mov	r2, r9
  40950c:	4651      	mov	r1, sl
  40950e:	9808      	ldr	r0, [sp, #32]
  409510:	f001 f81e 	bl	40a550 <__sbprintf>
  409514:	900b      	str	r0, [sp, #44]	; 0x2c
  409516:	980b      	ldr	r0, [sp, #44]	; 0x2c
  409518:	b041      	add	sp, #260	; 0x104
  40951a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40951e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  409522:	e59f      	b.n	409064 <_vfprintf_r+0x6c>
  409524:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  409528:	f002 fcbc 	bl	40bea4 <__retarget_lock_acquire_recursive>
  40952c:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  409530:	b293      	uxth	r3, r2
  409532:	e582      	b.n	40903a <_vfprintf_r+0x42>
  409534:	980c      	ldr	r0, [sp, #48]	; 0x30
  409536:	930e      	str	r3, [sp, #56]	; 0x38
  409538:	4240      	negs	r0, r0
  40953a:	900c      	str	r0, [sp, #48]	; 0x30
  40953c:	f04b 0b04 	orr.w	fp, fp, #4
  409540:	f899 6000 	ldrb.w	r6, [r9]
  409544:	e5d7      	b.n	4090f6 <_vfprintf_r+0xfe>
  409546:	2a00      	cmp	r2, #0
  409548:	f040 87df 	bne.w	40a50a <_vfprintf_r+0x1512>
  40954c:	4b16      	ldr	r3, [pc, #88]	; (4095a8 <_vfprintf_r+0x5b0>)
  40954e:	9318      	str	r3, [sp, #96]	; 0x60
  409550:	f01b 0f20 	tst.w	fp, #32
  409554:	f040 84b9 	bne.w	409eca <_vfprintf_r+0xed2>
  409558:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40955a:	f01b 0f10 	tst.w	fp, #16
  40955e:	4613      	mov	r3, r2
  409560:	f040 83dc 	bne.w	409d1c <_vfprintf_r+0xd24>
  409564:	f01b 0f40 	tst.w	fp, #64	; 0x40
  409568:	f000 83d8 	beq.w	409d1c <_vfprintf_r+0xd24>
  40956c:	3304      	adds	r3, #4
  40956e:	8814      	ldrh	r4, [r2, #0]
  409570:	930e      	str	r3, [sp, #56]	; 0x38
  409572:	2500      	movs	r5, #0
  409574:	f01b 0f01 	tst.w	fp, #1
  409578:	f000 8322 	beq.w	409bc0 <_vfprintf_r+0xbc8>
  40957c:	ea54 0305 	orrs.w	r3, r4, r5
  409580:	f000 831e 	beq.w	409bc0 <_vfprintf_r+0xbc8>
  409584:	2330      	movs	r3, #48	; 0x30
  409586:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40958a:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  40958e:	f04b 0b02 	orr.w	fp, fp, #2
  409592:	2302      	movs	r3, #2
  409594:	e63c      	b.n	409210 <_vfprintf_r+0x218>
  409596:	f04b 0b20 	orr.w	fp, fp, #32
  40959a:	f899 6000 	ldrb.w	r6, [r9]
  40959e:	e5aa      	b.n	4090f6 <_vfprintf_r+0xfe>
  4095a0:	0040dd14 	.word	0x0040dd14
  4095a4:	0040dd24 	.word	0x0040dd24
  4095a8:	0040dcd4 	.word	0x0040dcd4
  4095ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4095ae:	6817      	ldr	r7, [r2, #0]
  4095b0:	2400      	movs	r4, #0
  4095b2:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  4095b6:	1d15      	adds	r5, r2, #4
  4095b8:	2f00      	cmp	r7, #0
  4095ba:	f000 864e 	beq.w	40a25a <_vfprintf_r+0x1262>
  4095be:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4095c0:	1c53      	adds	r3, r2, #1
  4095c2:	f000 85cc 	beq.w	40a15e <_vfprintf_r+0x1166>
  4095c6:	4621      	mov	r1, r4
  4095c8:	4638      	mov	r0, r7
  4095ca:	f002 fce9 	bl	40bfa0 <memchr>
  4095ce:	2800      	cmp	r0, #0
  4095d0:	f000 8697 	beq.w	40a302 <_vfprintf_r+0x130a>
  4095d4:	1bc3      	subs	r3, r0, r7
  4095d6:	930d      	str	r3, [sp, #52]	; 0x34
  4095d8:	9409      	str	r4, [sp, #36]	; 0x24
  4095da:	950e      	str	r5, [sp, #56]	; 0x38
  4095dc:	f8cd b018 	str.w	fp, [sp, #24]
  4095e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4095e4:	9307      	str	r3, [sp, #28]
  4095e6:	9410      	str	r4, [sp, #64]	; 0x40
  4095e8:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4095ec:	e636      	b.n	40925c <_vfprintf_r+0x264>
  4095ee:	2a00      	cmp	r2, #0
  4095f0:	f040 8796 	bne.w	40a520 <_vfprintf_r+0x1528>
  4095f4:	f01b 0f20 	tst.w	fp, #32
  4095f8:	f040 845a 	bne.w	409eb0 <_vfprintf_r+0xeb8>
  4095fc:	f01b 0f10 	tst.w	fp, #16
  409600:	f040 83a2 	bne.w	409d48 <_vfprintf_r+0xd50>
  409604:	f01b 0f40 	tst.w	fp, #64	; 0x40
  409608:	f000 839e 	beq.w	409d48 <_vfprintf_r+0xd50>
  40960c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40960e:	f9b1 4000 	ldrsh.w	r4, [r1]
  409612:	3104      	adds	r1, #4
  409614:	17e5      	asrs	r5, r4, #31
  409616:	4622      	mov	r2, r4
  409618:	462b      	mov	r3, r5
  40961a:	910e      	str	r1, [sp, #56]	; 0x38
  40961c:	2a00      	cmp	r2, #0
  40961e:	f173 0300 	sbcs.w	r3, r3, #0
  409622:	f2c0 8487 	blt.w	409f34 <_vfprintf_r+0xf3c>
  409626:	9909      	ldr	r1, [sp, #36]	; 0x24
  409628:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  40962c:	1c4a      	adds	r2, r1, #1
  40962e:	f04f 0301 	mov.w	r3, #1
  409632:	f47f adf5 	bne.w	409220 <_vfprintf_r+0x228>
  409636:	ea54 0205 	orrs.w	r2, r4, r5
  40963a:	f000 826c 	beq.w	409b16 <_vfprintf_r+0xb1e>
  40963e:	f8cd b018 	str.w	fp, [sp, #24]
  409642:	2b01      	cmp	r3, #1
  409644:	f000 8308 	beq.w	409c58 <_vfprintf_r+0xc60>
  409648:	2b02      	cmp	r3, #2
  40964a:	f040 8295 	bne.w	409b78 <_vfprintf_r+0xb80>
  40964e:	9818      	ldr	r0, [sp, #96]	; 0x60
  409650:	af30      	add	r7, sp, #192	; 0xc0
  409652:	0923      	lsrs	r3, r4, #4
  409654:	f004 010f 	and.w	r1, r4, #15
  409658:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40965c:	092a      	lsrs	r2, r5, #4
  40965e:	461c      	mov	r4, r3
  409660:	4615      	mov	r5, r2
  409662:	5c43      	ldrb	r3, [r0, r1]
  409664:	f807 3d01 	strb.w	r3, [r7, #-1]!
  409668:	ea54 0305 	orrs.w	r3, r4, r5
  40966c:	d1f1      	bne.n	409652 <_vfprintf_r+0x65a>
  40966e:	ab30      	add	r3, sp, #192	; 0xc0
  409670:	1bdb      	subs	r3, r3, r7
  409672:	930d      	str	r3, [sp, #52]	; 0x34
  409674:	e5ea      	b.n	40924c <_vfprintf_r+0x254>
  409676:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40967a:	f899 6000 	ldrb.w	r6, [r9]
  40967e:	e53a      	b.n	4090f6 <_vfprintf_r+0xfe>
  409680:	f899 6000 	ldrb.w	r6, [r9]
  409684:	2e6c      	cmp	r6, #108	; 0x6c
  409686:	bf03      	ittte	eq
  409688:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  40968c:	f04b 0b20 	orreq.w	fp, fp, #32
  409690:	f109 0901 	addeq.w	r9, r9, #1
  409694:	f04b 0b10 	orrne.w	fp, fp, #16
  409698:	e52d      	b.n	4090f6 <_vfprintf_r+0xfe>
  40969a:	2a00      	cmp	r2, #0
  40969c:	f040 874c 	bne.w	40a538 <_vfprintf_r+0x1540>
  4096a0:	f01b 0f20 	tst.w	fp, #32
  4096a4:	f040 853f 	bne.w	40a126 <_vfprintf_r+0x112e>
  4096a8:	f01b 0f10 	tst.w	fp, #16
  4096ac:	f040 80fc 	bne.w	4098a8 <_vfprintf_r+0x8b0>
  4096b0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4096b4:	f000 80f8 	beq.w	4098a8 <_vfprintf_r+0x8b0>
  4096b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4096ba:	6813      	ldr	r3, [r2, #0]
  4096bc:	3204      	adds	r2, #4
  4096be:	920e      	str	r2, [sp, #56]	; 0x38
  4096c0:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  4096c4:	801a      	strh	r2, [r3, #0]
  4096c6:	e4e3      	b.n	409090 <_vfprintf_r+0x98>
  4096c8:	f899 6000 	ldrb.w	r6, [r9]
  4096cc:	2900      	cmp	r1, #0
  4096ce:	f47f ad12 	bne.w	4090f6 <_vfprintf_r+0xfe>
  4096d2:	2201      	movs	r2, #1
  4096d4:	2120      	movs	r1, #32
  4096d6:	e50e      	b.n	4090f6 <_vfprintf_r+0xfe>
  4096d8:	f899 6000 	ldrb.w	r6, [r9]
  4096dc:	2e2a      	cmp	r6, #42	; 0x2a
  4096de:	f109 0001 	add.w	r0, r9, #1
  4096e2:	f000 86f1 	beq.w	40a4c8 <_vfprintf_r+0x14d0>
  4096e6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  4096ea:	2b09      	cmp	r3, #9
  4096ec:	4681      	mov	r9, r0
  4096ee:	bf98      	it	ls
  4096f0:	2000      	movls	r0, #0
  4096f2:	f200 863d 	bhi.w	40a370 <_vfprintf_r+0x1378>
  4096f6:	f819 6b01 	ldrb.w	r6, [r9], #1
  4096fa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4096fe:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  409702:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  409706:	2b09      	cmp	r3, #9
  409708:	d9f5      	bls.n	4096f6 <_vfprintf_r+0x6fe>
  40970a:	9009      	str	r0, [sp, #36]	; 0x24
  40970c:	e4f5      	b.n	4090fa <_vfprintf_r+0x102>
  40970e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  409712:	f899 6000 	ldrb.w	r6, [r9]
  409716:	e4ee      	b.n	4090f6 <_vfprintf_r+0xfe>
  409718:	f899 6000 	ldrb.w	r6, [r9]
  40971c:	2201      	movs	r2, #1
  40971e:	212b      	movs	r1, #43	; 0x2b
  409720:	e4e9      	b.n	4090f6 <_vfprintf_r+0xfe>
  409722:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  409724:	4bae      	ldr	r3, [pc, #696]	; (4099e0 <_vfprintf_r+0x9e8>)
  409726:	6814      	ldr	r4, [r2, #0]
  409728:	9318      	str	r3, [sp, #96]	; 0x60
  40972a:	2678      	movs	r6, #120	; 0x78
  40972c:	2330      	movs	r3, #48	; 0x30
  40972e:	3204      	adds	r2, #4
  409730:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  409734:	f04b 0b02 	orr.w	fp, fp, #2
  409738:	920e      	str	r2, [sp, #56]	; 0x38
  40973a:	2500      	movs	r5, #0
  40973c:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  409740:	2302      	movs	r3, #2
  409742:	e565      	b.n	409210 <_vfprintf_r+0x218>
  409744:	2a00      	cmp	r2, #0
  409746:	f040 86e4 	bne.w	40a512 <_vfprintf_r+0x151a>
  40974a:	4ba6      	ldr	r3, [pc, #664]	; (4099e4 <_vfprintf_r+0x9ec>)
  40974c:	9318      	str	r3, [sp, #96]	; 0x60
  40974e:	e6ff      	b.n	409550 <_vfprintf_r+0x558>
  409750:	990e      	ldr	r1, [sp, #56]	; 0x38
  409752:	f8cd b018 	str.w	fp, [sp, #24]
  409756:	680a      	ldr	r2, [r1, #0]
  409758:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40975c:	2300      	movs	r3, #0
  40975e:	460a      	mov	r2, r1
  409760:	469a      	mov	sl, r3
  409762:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  409766:	3204      	adds	r2, #4
  409768:	2301      	movs	r3, #1
  40976a:	9307      	str	r3, [sp, #28]
  40976c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  409770:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  409774:	920e      	str	r2, [sp, #56]	; 0x38
  409776:	930d      	str	r3, [sp, #52]	; 0x34
  409778:	af26      	add	r7, sp, #152	; 0x98
  40977a:	e575      	b.n	409268 <_vfprintf_r+0x270>
  40977c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  409780:	2000      	movs	r0, #0
  409782:	f819 6b01 	ldrb.w	r6, [r9], #1
  409786:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40978a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  40978e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  409792:	2b09      	cmp	r3, #9
  409794:	d9f5      	bls.n	409782 <_vfprintf_r+0x78a>
  409796:	900c      	str	r0, [sp, #48]	; 0x30
  409798:	e4af      	b.n	4090fa <_vfprintf_r+0x102>
  40979a:	2a00      	cmp	r2, #0
  40979c:	f040 86c8 	bne.w	40a530 <_vfprintf_r+0x1538>
  4097a0:	f04b 0b10 	orr.w	fp, fp, #16
  4097a4:	e726      	b.n	4095f4 <_vfprintf_r+0x5fc>
  4097a6:	f04b 0b01 	orr.w	fp, fp, #1
  4097aa:	f899 6000 	ldrb.w	r6, [r9]
  4097ae:	e4a2      	b.n	4090f6 <_vfprintf_r+0xfe>
  4097b0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4097b2:	6823      	ldr	r3, [r4, #0]
  4097b4:	930c      	str	r3, [sp, #48]	; 0x30
  4097b6:	4618      	mov	r0, r3
  4097b8:	2800      	cmp	r0, #0
  4097ba:	4623      	mov	r3, r4
  4097bc:	f103 0304 	add.w	r3, r3, #4
  4097c0:	f6ff aeb8 	blt.w	409534 <_vfprintf_r+0x53c>
  4097c4:	930e      	str	r3, [sp, #56]	; 0x38
  4097c6:	f899 6000 	ldrb.w	r6, [r9]
  4097ca:	e494      	b.n	4090f6 <_vfprintf_r+0xfe>
  4097cc:	2a00      	cmp	r2, #0
  4097ce:	f040 86b7 	bne.w	40a540 <_vfprintf_r+0x1548>
  4097d2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4097d4:	3507      	adds	r5, #7
  4097d6:	f025 0307 	bic.w	r3, r5, #7
  4097da:	f103 0208 	add.w	r2, r3, #8
  4097de:	920e      	str	r2, [sp, #56]	; 0x38
  4097e0:	681a      	ldr	r2, [r3, #0]
  4097e2:	9213      	str	r2, [sp, #76]	; 0x4c
  4097e4:	685b      	ldr	r3, [r3, #4]
  4097e6:	9312      	str	r3, [sp, #72]	; 0x48
  4097e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4097ea:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  4097ec:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4097f0:	4628      	mov	r0, r5
  4097f2:	4621      	mov	r1, r4
  4097f4:	f04f 32ff 	mov.w	r2, #4294967295
  4097f8:	4b7b      	ldr	r3, [pc, #492]	; (4099e8 <_vfprintf_r+0x9f0>)
  4097fa:	f7fd f87b 	bl	4068f4 <__aeabi_dcmpun>
  4097fe:	2800      	cmp	r0, #0
  409800:	f040 83a2 	bne.w	409f48 <_vfprintf_r+0xf50>
  409804:	4628      	mov	r0, r5
  409806:	4621      	mov	r1, r4
  409808:	f04f 32ff 	mov.w	r2, #4294967295
  40980c:	4b76      	ldr	r3, [pc, #472]	; (4099e8 <_vfprintf_r+0x9f0>)
  40980e:	f7fd f853 	bl	4068b8 <__aeabi_dcmple>
  409812:	2800      	cmp	r0, #0
  409814:	f040 8398 	bne.w	409f48 <_vfprintf_r+0xf50>
  409818:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40981a:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40981c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40981e:	9912      	ldr	r1, [sp, #72]	; 0x48
  409820:	f7fd f840 	bl	4068a4 <__aeabi_dcmplt>
  409824:	2800      	cmp	r0, #0
  409826:	f040 8435 	bne.w	40a094 <_vfprintf_r+0x109c>
  40982a:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  40982e:	4f6f      	ldr	r7, [pc, #444]	; (4099ec <_vfprintf_r+0x9f4>)
  409830:	4b6f      	ldr	r3, [pc, #444]	; (4099f0 <_vfprintf_r+0x9f8>)
  409832:	2203      	movs	r2, #3
  409834:	2100      	movs	r1, #0
  409836:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40983a:	9207      	str	r2, [sp, #28]
  40983c:	9109      	str	r1, [sp, #36]	; 0x24
  40983e:	9006      	str	r0, [sp, #24]
  409840:	2e47      	cmp	r6, #71	; 0x47
  409842:	bfd8      	it	le
  409844:	461f      	movle	r7, r3
  409846:	920d      	str	r2, [sp, #52]	; 0x34
  409848:	9110      	str	r1, [sp, #64]	; 0x40
  40984a:	e507      	b.n	40925c <_vfprintf_r+0x264>
  40984c:	f04b 0b08 	orr.w	fp, fp, #8
  409850:	f899 6000 	ldrb.w	r6, [r9]
  409854:	e44f      	b.n	4090f6 <_vfprintf_r+0xfe>
  409856:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  409858:	3507      	adds	r5, #7
  40985a:	f025 0307 	bic.w	r3, r5, #7
  40985e:	f103 0208 	add.w	r2, r3, #8
  409862:	e9d3 4500 	ldrd	r4, r5, [r3]
  409866:	920e      	str	r2, [sp, #56]	; 0x38
  409868:	2300      	movs	r3, #0
  40986a:	e4d1      	b.n	409210 <_vfprintf_r+0x218>
  40986c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40986e:	3507      	adds	r5, #7
  409870:	f025 0307 	bic.w	r3, r5, #7
  409874:	f103 0208 	add.w	r2, r3, #8
  409878:	e9d3 4500 	ldrd	r4, r5, [r3]
  40987c:	920e      	str	r2, [sp, #56]	; 0x38
  40987e:	2301      	movs	r3, #1
  409880:	e4c6      	b.n	409210 <_vfprintf_r+0x218>
  409882:	2a00      	cmp	r2, #0
  409884:	f040 8650 	bne.w	40a528 <_vfprintf_r+0x1530>
  409888:	b1c6      	cbz	r6, 4098bc <_vfprintf_r+0x8c4>
  40988a:	2300      	movs	r3, #0
  40988c:	2201      	movs	r2, #1
  40988e:	469a      	mov	sl, r3
  409890:	9207      	str	r2, [sp, #28]
  409892:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  409896:	f8cd b018 	str.w	fp, [sp, #24]
  40989a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40989e:	9309      	str	r3, [sp, #36]	; 0x24
  4098a0:	9310      	str	r3, [sp, #64]	; 0x40
  4098a2:	920d      	str	r2, [sp, #52]	; 0x34
  4098a4:	af26      	add	r7, sp, #152	; 0x98
  4098a6:	e4df      	b.n	409268 <_vfprintf_r+0x270>
  4098a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4098aa:	6813      	ldr	r3, [r2, #0]
  4098ac:	3204      	adds	r2, #4
  4098ae:	920e      	str	r2, [sp, #56]	; 0x38
  4098b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4098b2:	601a      	str	r2, [r3, #0]
  4098b4:	f7ff bbec 	b.w	409090 <_vfprintf_r+0x98>
  4098b8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4098ba:	e527      	b.n	40930c <_vfprintf_r+0x314>
  4098bc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4098be:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  4098c2:	2b00      	cmp	r3, #0
  4098c4:	f040 8594 	bne.w	40a3f0 <_vfprintf_r+0x13f8>
  4098c8:	2300      	movs	r3, #0
  4098ca:	9324      	str	r3, [sp, #144]	; 0x90
  4098cc:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  4098d0:	f013 0f01 	tst.w	r3, #1
  4098d4:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4098d8:	d102      	bne.n	4098e0 <_vfprintf_r+0x8e8>
  4098da:	059a      	lsls	r2, r3, #22
  4098dc:	f140 8249 	bpl.w	409d72 <_vfprintf_r+0xd7a>
  4098e0:	065b      	lsls	r3, r3, #25
  4098e2:	f53f adec 	bmi.w	4094be <_vfprintf_r+0x4c6>
  4098e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4098e8:	b041      	add	sp, #260	; 0x104
  4098ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4098ee:	2e65      	cmp	r6, #101	; 0x65
  4098f0:	f340 80b2 	ble.w	409a58 <_vfprintf_r+0xa60>
  4098f4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4098f6:	9813      	ldr	r0, [sp, #76]	; 0x4c
  4098f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4098fa:	9912      	ldr	r1, [sp, #72]	; 0x48
  4098fc:	f7fc ffc8 	bl	406890 <__aeabi_dcmpeq>
  409900:	2800      	cmp	r0, #0
  409902:	f000 8160 	beq.w	409bc6 <_vfprintf_r+0xbce>
  409906:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409908:	4a3a      	ldr	r2, [pc, #232]	; (4099f4 <_vfprintf_r+0x9fc>)
  40990a:	f8c8 2000 	str.w	r2, [r8]
  40990e:	3301      	adds	r3, #1
  409910:	3401      	adds	r4, #1
  409912:	2201      	movs	r2, #1
  409914:	2b07      	cmp	r3, #7
  409916:	9425      	str	r4, [sp, #148]	; 0x94
  409918:	9324      	str	r3, [sp, #144]	; 0x90
  40991a:	f8c8 2004 	str.w	r2, [r8, #4]
  40991e:	f300 83bf 	bgt.w	40a0a0 <_vfprintf_r+0x10a8>
  409922:	f108 0808 	add.w	r8, r8, #8
  409926:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  409928:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40992a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40992c:	4293      	cmp	r3, r2
  40992e:	db03      	blt.n	409938 <_vfprintf_r+0x940>
  409930:	9b06      	ldr	r3, [sp, #24]
  409932:	07df      	lsls	r7, r3, #31
  409934:	f57f ad65 	bpl.w	409402 <_vfprintf_r+0x40a>
  409938:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40993a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40993c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40993e:	f8c8 2000 	str.w	r2, [r8]
  409942:	3301      	adds	r3, #1
  409944:	440c      	add	r4, r1
  409946:	2b07      	cmp	r3, #7
  409948:	f8c8 1004 	str.w	r1, [r8, #4]
  40994c:	9425      	str	r4, [sp, #148]	; 0x94
  40994e:	9324      	str	r3, [sp, #144]	; 0x90
  409950:	f300 83f8 	bgt.w	40a144 <_vfprintf_r+0x114c>
  409954:	f108 0808 	add.w	r8, r8, #8
  409958:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40995a:	1e5e      	subs	r6, r3, #1
  40995c:	2e00      	cmp	r6, #0
  40995e:	f77f ad50 	ble.w	409402 <_vfprintf_r+0x40a>
  409962:	2e10      	cmp	r6, #16
  409964:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409966:	4d24      	ldr	r5, [pc, #144]	; (4099f8 <_vfprintf_r+0xa00>)
  409968:	f340 81dd 	ble.w	409d26 <_vfprintf_r+0xd2e>
  40996c:	2710      	movs	r7, #16
  40996e:	f8dd a020 	ldr.w	sl, [sp, #32]
  409972:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  409976:	e005      	b.n	409984 <_vfprintf_r+0x98c>
  409978:	f108 0808 	add.w	r8, r8, #8
  40997c:	3e10      	subs	r6, #16
  40997e:	2e10      	cmp	r6, #16
  409980:	f340 81d1 	ble.w	409d26 <_vfprintf_r+0xd2e>
  409984:	3301      	adds	r3, #1
  409986:	3410      	adds	r4, #16
  409988:	2b07      	cmp	r3, #7
  40998a:	9425      	str	r4, [sp, #148]	; 0x94
  40998c:	9324      	str	r3, [sp, #144]	; 0x90
  40998e:	e888 00a0 	stmia.w	r8, {r5, r7}
  409992:	ddf1      	ble.n	409978 <_vfprintf_r+0x980>
  409994:	aa23      	add	r2, sp, #140	; 0x8c
  409996:	4659      	mov	r1, fp
  409998:	4650      	mov	r0, sl
  40999a:	f003 f957 	bl	40cc4c <__sprint_r>
  40999e:	2800      	cmp	r0, #0
  4099a0:	f040 83cd 	bne.w	40a13e <_vfprintf_r+0x1146>
  4099a4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4099a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4099a8:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4099ac:	e7e6      	b.n	40997c <_vfprintf_r+0x984>
  4099ae:	46aa      	mov	sl, r5
  4099b0:	e78c      	b.n	4098cc <_vfprintf_r+0x8d4>
  4099b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4099b4:	9a07      	ldr	r2, [sp, #28]
  4099b6:	eba3 0a02 	sub.w	sl, r3, r2
  4099ba:	f1ba 0f00 	cmp.w	sl, #0
  4099be:	f77f acca 	ble.w	409356 <_vfprintf_r+0x35e>
  4099c2:	f1ba 0f10 	cmp.w	sl, #16
  4099c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4099c8:	4d0b      	ldr	r5, [pc, #44]	; (4099f8 <_vfprintf_r+0xa00>)
  4099ca:	dd39      	ble.n	409a40 <_vfprintf_r+0xa48>
  4099cc:	4642      	mov	r2, r8
  4099ce:	4621      	mov	r1, r4
  4099d0:	46b0      	mov	r8, r6
  4099d2:	f04f 0b10 	mov.w	fp, #16
  4099d6:	462e      	mov	r6, r5
  4099d8:	9c08      	ldr	r4, [sp, #32]
  4099da:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4099dc:	e015      	b.n	409a0a <_vfprintf_r+0xa12>
  4099de:	bf00      	nop
  4099e0:	0040dcd4 	.word	0x0040dcd4
  4099e4:	0040dcc0 	.word	0x0040dcc0
  4099e8:	7fefffff 	.word	0x7fefffff
  4099ec:	0040dcb4 	.word	0x0040dcb4
  4099f0:	0040dcb0 	.word	0x0040dcb0
  4099f4:	0040dcf0 	.word	0x0040dcf0
  4099f8:	0040dd24 	.word	0x0040dd24
  4099fc:	f1aa 0a10 	sub.w	sl, sl, #16
  409a00:	f1ba 0f10 	cmp.w	sl, #16
  409a04:	f102 0208 	add.w	r2, r2, #8
  409a08:	dd16      	ble.n	409a38 <_vfprintf_r+0xa40>
  409a0a:	3301      	adds	r3, #1
  409a0c:	3110      	adds	r1, #16
  409a0e:	2b07      	cmp	r3, #7
  409a10:	9125      	str	r1, [sp, #148]	; 0x94
  409a12:	9324      	str	r3, [sp, #144]	; 0x90
  409a14:	e882 0840 	stmia.w	r2, {r6, fp}
  409a18:	ddf0      	ble.n	4099fc <_vfprintf_r+0xa04>
  409a1a:	aa23      	add	r2, sp, #140	; 0x8c
  409a1c:	4629      	mov	r1, r5
  409a1e:	4620      	mov	r0, r4
  409a20:	f003 f914 	bl	40cc4c <__sprint_r>
  409a24:	2800      	cmp	r0, #0
  409a26:	d1c2      	bne.n	4099ae <_vfprintf_r+0x9b6>
  409a28:	f1aa 0a10 	sub.w	sl, sl, #16
  409a2c:	f1ba 0f10 	cmp.w	sl, #16
  409a30:	9925      	ldr	r1, [sp, #148]	; 0x94
  409a32:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409a34:	aa30      	add	r2, sp, #192	; 0xc0
  409a36:	dce8      	bgt.n	409a0a <_vfprintf_r+0xa12>
  409a38:	4635      	mov	r5, r6
  409a3a:	460c      	mov	r4, r1
  409a3c:	4646      	mov	r6, r8
  409a3e:	4690      	mov	r8, r2
  409a40:	3301      	adds	r3, #1
  409a42:	4454      	add	r4, sl
  409a44:	2b07      	cmp	r3, #7
  409a46:	9425      	str	r4, [sp, #148]	; 0x94
  409a48:	9324      	str	r3, [sp, #144]	; 0x90
  409a4a:	e888 0420 	stmia.w	r8, {r5, sl}
  409a4e:	f300 8264 	bgt.w	409f1a <_vfprintf_r+0xf22>
  409a52:	f108 0808 	add.w	r8, r8, #8
  409a56:	e47e      	b.n	409356 <_vfprintf_r+0x35e>
  409a58:	9b11      	ldr	r3, [sp, #68]	; 0x44
  409a5a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  409a5c:	2b01      	cmp	r3, #1
  409a5e:	f340 81fd 	ble.w	409e5c <_vfprintf_r+0xe64>
  409a62:	3601      	adds	r6, #1
  409a64:	3401      	adds	r4, #1
  409a66:	2301      	movs	r3, #1
  409a68:	2e07      	cmp	r6, #7
  409a6a:	9425      	str	r4, [sp, #148]	; 0x94
  409a6c:	9624      	str	r6, [sp, #144]	; 0x90
  409a6e:	f8c8 7000 	str.w	r7, [r8]
  409a72:	f8c8 3004 	str.w	r3, [r8, #4]
  409a76:	f300 820e 	bgt.w	409e96 <_vfprintf_r+0xe9e>
  409a7a:	f108 0808 	add.w	r8, r8, #8
  409a7e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  409a80:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409a82:	f8c8 3000 	str.w	r3, [r8]
  409a86:	3601      	adds	r6, #1
  409a88:	4414      	add	r4, r2
  409a8a:	2e07      	cmp	r6, #7
  409a8c:	9425      	str	r4, [sp, #148]	; 0x94
  409a8e:	9624      	str	r6, [sp, #144]	; 0x90
  409a90:	f8c8 2004 	str.w	r2, [r8, #4]
  409a94:	f300 822e 	bgt.w	409ef4 <_vfprintf_r+0xefc>
  409a98:	f108 0808 	add.w	r8, r8, #8
  409a9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  409a9e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  409aa0:	9813      	ldr	r0, [sp, #76]	; 0x4c
  409aa2:	9912      	ldr	r1, [sp, #72]	; 0x48
  409aa4:	f7fc fef4 	bl	406890 <__aeabi_dcmpeq>
  409aa8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  409aaa:	2800      	cmp	r0, #0
  409aac:	f040 8106 	bne.w	409cbc <_vfprintf_r+0xcc4>
  409ab0:	3b01      	subs	r3, #1
  409ab2:	3601      	adds	r6, #1
  409ab4:	3701      	adds	r7, #1
  409ab6:	441c      	add	r4, r3
  409ab8:	2e07      	cmp	r6, #7
  409aba:	9624      	str	r6, [sp, #144]	; 0x90
  409abc:	9425      	str	r4, [sp, #148]	; 0x94
  409abe:	f8c8 7000 	str.w	r7, [r8]
  409ac2:	f8c8 3004 	str.w	r3, [r8, #4]
  409ac6:	f300 81d9 	bgt.w	409e7c <_vfprintf_r+0xe84>
  409aca:	f108 0808 	add.w	r8, r8, #8
  409ace:	9a19      	ldr	r2, [sp, #100]	; 0x64
  409ad0:	f8c8 2004 	str.w	r2, [r8, #4]
  409ad4:	3601      	adds	r6, #1
  409ad6:	4414      	add	r4, r2
  409ad8:	ab1f      	add	r3, sp, #124	; 0x7c
  409ada:	2e07      	cmp	r6, #7
  409adc:	9425      	str	r4, [sp, #148]	; 0x94
  409ade:	9624      	str	r6, [sp, #144]	; 0x90
  409ae0:	f8c8 3000 	str.w	r3, [r8]
  409ae4:	f77f ac8b 	ble.w	4093fe <_vfprintf_r+0x406>
  409ae8:	aa23      	add	r2, sp, #140	; 0x8c
  409aea:	990a      	ldr	r1, [sp, #40]	; 0x28
  409aec:	9808      	ldr	r0, [sp, #32]
  409aee:	f003 f8ad 	bl	40cc4c <__sprint_r>
  409af2:	b958      	cbnz	r0, 409b0c <_vfprintf_r+0xb14>
  409af4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409af6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409afa:	e482      	b.n	409402 <_vfprintf_r+0x40a>
  409afc:	aa23      	add	r2, sp, #140	; 0x8c
  409afe:	990a      	ldr	r1, [sp, #40]	; 0x28
  409b00:	9808      	ldr	r0, [sp, #32]
  409b02:	f003 f8a3 	bl	40cc4c <__sprint_r>
  409b06:	2800      	cmp	r0, #0
  409b08:	f43f acc5 	beq.w	409496 <_vfprintf_r+0x49e>
  409b0c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  409b10:	e6dc      	b.n	4098cc <_vfprintf_r+0x8d4>
  409b12:	f8dd b018 	ldr.w	fp, [sp, #24]
  409b16:	2b01      	cmp	r3, #1
  409b18:	f000 8121 	beq.w	409d5e <_vfprintf_r+0xd66>
  409b1c:	2b02      	cmp	r3, #2
  409b1e:	d127      	bne.n	409b70 <_vfprintf_r+0xb78>
  409b20:	f8cd b018 	str.w	fp, [sp, #24]
  409b24:	2400      	movs	r4, #0
  409b26:	2500      	movs	r5, #0
  409b28:	e591      	b.n	40964e <_vfprintf_r+0x656>
  409b2a:	aa23      	add	r2, sp, #140	; 0x8c
  409b2c:	990a      	ldr	r1, [sp, #40]	; 0x28
  409b2e:	9808      	ldr	r0, [sp, #32]
  409b30:	f003 f88c 	bl	40cc4c <__sprint_r>
  409b34:	2800      	cmp	r0, #0
  409b36:	d1e9      	bne.n	409b0c <_vfprintf_r+0xb14>
  409b38:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409b3a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409b3e:	e44d      	b.n	4093dc <_vfprintf_r+0x3e4>
  409b40:	aa23      	add	r2, sp, #140	; 0x8c
  409b42:	990a      	ldr	r1, [sp, #40]	; 0x28
  409b44:	9808      	ldr	r0, [sp, #32]
  409b46:	f003 f881 	bl	40cc4c <__sprint_r>
  409b4a:	2800      	cmp	r0, #0
  409b4c:	d1de      	bne.n	409b0c <_vfprintf_r+0xb14>
  409b4e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409b50:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409b54:	f7ff bbec 	b.w	409330 <_vfprintf_r+0x338>
  409b58:	aa23      	add	r2, sp, #140	; 0x8c
  409b5a:	990a      	ldr	r1, [sp, #40]	; 0x28
  409b5c:	9808      	ldr	r0, [sp, #32]
  409b5e:	f003 f875 	bl	40cc4c <__sprint_r>
  409b62:	2800      	cmp	r0, #0
  409b64:	d1d2      	bne.n	409b0c <_vfprintf_r+0xb14>
  409b66:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409b68:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409b6c:	f7ff bbf0 	b.w	409350 <_vfprintf_r+0x358>
  409b70:	f8cd b018 	str.w	fp, [sp, #24]
  409b74:	2400      	movs	r4, #0
  409b76:	2500      	movs	r5, #0
  409b78:	a930      	add	r1, sp, #192	; 0xc0
  409b7a:	e000      	b.n	409b7e <_vfprintf_r+0xb86>
  409b7c:	4639      	mov	r1, r7
  409b7e:	08e2      	lsrs	r2, r4, #3
  409b80:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  409b84:	08e8      	lsrs	r0, r5, #3
  409b86:	f004 0307 	and.w	r3, r4, #7
  409b8a:	4605      	mov	r5, r0
  409b8c:	4614      	mov	r4, r2
  409b8e:	3330      	adds	r3, #48	; 0x30
  409b90:	ea54 0205 	orrs.w	r2, r4, r5
  409b94:	f801 3c01 	strb.w	r3, [r1, #-1]
  409b98:	f101 37ff 	add.w	r7, r1, #4294967295
  409b9c:	d1ee      	bne.n	409b7c <_vfprintf_r+0xb84>
  409b9e:	9a06      	ldr	r2, [sp, #24]
  409ba0:	07d2      	lsls	r2, r2, #31
  409ba2:	f57f ad64 	bpl.w	40966e <_vfprintf_r+0x676>
  409ba6:	2b30      	cmp	r3, #48	; 0x30
  409ba8:	f43f ad61 	beq.w	40966e <_vfprintf_r+0x676>
  409bac:	2330      	movs	r3, #48	; 0x30
  409bae:	3902      	subs	r1, #2
  409bb0:	f807 3c01 	strb.w	r3, [r7, #-1]
  409bb4:	ab30      	add	r3, sp, #192	; 0xc0
  409bb6:	1a5b      	subs	r3, r3, r1
  409bb8:	930d      	str	r3, [sp, #52]	; 0x34
  409bba:	460f      	mov	r7, r1
  409bbc:	f7ff bb46 	b.w	40924c <_vfprintf_r+0x254>
  409bc0:	2302      	movs	r3, #2
  409bc2:	f7ff bb25 	b.w	409210 <_vfprintf_r+0x218>
  409bc6:	991d      	ldr	r1, [sp, #116]	; 0x74
  409bc8:	2900      	cmp	r1, #0
  409bca:	f340 8274 	ble.w	40a0b6 <_vfprintf_r+0x10be>
  409bce:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409bd0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  409bd2:	4293      	cmp	r3, r2
  409bd4:	bfa8      	it	ge
  409bd6:	4613      	movge	r3, r2
  409bd8:	2b00      	cmp	r3, #0
  409bda:	461e      	mov	r6, r3
  409bdc:	dd0d      	ble.n	409bfa <_vfprintf_r+0xc02>
  409bde:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409be0:	f8c8 7000 	str.w	r7, [r8]
  409be4:	3301      	adds	r3, #1
  409be6:	4434      	add	r4, r6
  409be8:	2b07      	cmp	r3, #7
  409bea:	9425      	str	r4, [sp, #148]	; 0x94
  409bec:	f8c8 6004 	str.w	r6, [r8, #4]
  409bf0:	9324      	str	r3, [sp, #144]	; 0x90
  409bf2:	f300 8324 	bgt.w	40a23e <_vfprintf_r+0x1246>
  409bf6:	f108 0808 	add.w	r8, r8, #8
  409bfa:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409bfc:	2e00      	cmp	r6, #0
  409bfe:	bfa8      	it	ge
  409c00:	1b9b      	subge	r3, r3, r6
  409c02:	2b00      	cmp	r3, #0
  409c04:	461e      	mov	r6, r3
  409c06:	f340 80d0 	ble.w	409daa <_vfprintf_r+0xdb2>
  409c0a:	2e10      	cmp	r6, #16
  409c0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409c0e:	4dc0      	ldr	r5, [pc, #768]	; (409f10 <_vfprintf_r+0xf18>)
  409c10:	f340 80b7 	ble.w	409d82 <_vfprintf_r+0xd8a>
  409c14:	4622      	mov	r2, r4
  409c16:	f04f 0a10 	mov.w	sl, #16
  409c1a:	f8dd b020 	ldr.w	fp, [sp, #32]
  409c1e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  409c20:	e005      	b.n	409c2e <_vfprintf_r+0xc36>
  409c22:	f108 0808 	add.w	r8, r8, #8
  409c26:	3e10      	subs	r6, #16
  409c28:	2e10      	cmp	r6, #16
  409c2a:	f340 80a9 	ble.w	409d80 <_vfprintf_r+0xd88>
  409c2e:	3301      	adds	r3, #1
  409c30:	3210      	adds	r2, #16
  409c32:	2b07      	cmp	r3, #7
  409c34:	9225      	str	r2, [sp, #148]	; 0x94
  409c36:	9324      	str	r3, [sp, #144]	; 0x90
  409c38:	e888 0420 	stmia.w	r8, {r5, sl}
  409c3c:	ddf1      	ble.n	409c22 <_vfprintf_r+0xc2a>
  409c3e:	aa23      	add	r2, sp, #140	; 0x8c
  409c40:	4621      	mov	r1, r4
  409c42:	4658      	mov	r0, fp
  409c44:	f003 f802 	bl	40cc4c <__sprint_r>
  409c48:	2800      	cmp	r0, #0
  409c4a:	f040 8324 	bne.w	40a296 <_vfprintf_r+0x129e>
  409c4e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  409c50:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409c52:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409c56:	e7e6      	b.n	409c26 <_vfprintf_r+0xc2e>
  409c58:	2d00      	cmp	r5, #0
  409c5a:	bf08      	it	eq
  409c5c:	2c0a      	cmpeq	r4, #10
  409c5e:	d37c      	bcc.n	409d5a <_vfprintf_r+0xd62>
  409c60:	af30      	add	r7, sp, #192	; 0xc0
  409c62:	4620      	mov	r0, r4
  409c64:	4629      	mov	r1, r5
  409c66:	220a      	movs	r2, #10
  409c68:	2300      	movs	r3, #0
  409c6a:	f003 fac7 	bl	40d1fc <__aeabi_uldivmod>
  409c6e:	3230      	adds	r2, #48	; 0x30
  409c70:	f807 2d01 	strb.w	r2, [r7, #-1]!
  409c74:	4620      	mov	r0, r4
  409c76:	4629      	mov	r1, r5
  409c78:	2300      	movs	r3, #0
  409c7a:	220a      	movs	r2, #10
  409c7c:	f003 fabe 	bl	40d1fc <__aeabi_uldivmod>
  409c80:	4604      	mov	r4, r0
  409c82:	460d      	mov	r5, r1
  409c84:	ea54 0305 	orrs.w	r3, r4, r5
  409c88:	d1eb      	bne.n	409c62 <_vfprintf_r+0xc6a>
  409c8a:	ab30      	add	r3, sp, #192	; 0xc0
  409c8c:	1bdb      	subs	r3, r3, r7
  409c8e:	930d      	str	r3, [sp, #52]	; 0x34
  409c90:	f7ff badc 	b.w	40924c <_vfprintf_r+0x254>
  409c94:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409c96:	930d      	str	r3, [sp, #52]	; 0x34
  409c98:	af30      	add	r7, sp, #192	; 0xc0
  409c9a:	f7ff bad7 	b.w	40924c <_vfprintf_r+0x254>
  409c9e:	aa23      	add	r2, sp, #140	; 0x8c
  409ca0:	990a      	ldr	r1, [sp, #40]	; 0x28
  409ca2:	9808      	ldr	r0, [sp, #32]
  409ca4:	f002 ffd2 	bl	40cc4c <__sprint_r>
  409ca8:	2800      	cmp	r0, #0
  409caa:	f47f af2f 	bne.w	409b0c <_vfprintf_r+0xb14>
  409cae:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  409cb2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409cb4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409cb8:	f7ff bb28 	b.w	40930c <_vfprintf_r+0x314>
  409cbc:	1e5f      	subs	r7, r3, #1
  409cbe:	2f00      	cmp	r7, #0
  409cc0:	f77f af05 	ble.w	409ace <_vfprintf_r+0xad6>
  409cc4:	2f10      	cmp	r7, #16
  409cc6:	4d92      	ldr	r5, [pc, #584]	; (409f10 <_vfprintf_r+0xf18>)
  409cc8:	f340 810a 	ble.w	409ee0 <_vfprintf_r+0xee8>
  409ccc:	f04f 0a10 	mov.w	sl, #16
  409cd0:	f8dd b020 	ldr.w	fp, [sp, #32]
  409cd4:	e005      	b.n	409ce2 <_vfprintf_r+0xcea>
  409cd6:	f108 0808 	add.w	r8, r8, #8
  409cda:	3f10      	subs	r7, #16
  409cdc:	2f10      	cmp	r7, #16
  409cde:	f340 80ff 	ble.w	409ee0 <_vfprintf_r+0xee8>
  409ce2:	3601      	adds	r6, #1
  409ce4:	3410      	adds	r4, #16
  409ce6:	2e07      	cmp	r6, #7
  409ce8:	9425      	str	r4, [sp, #148]	; 0x94
  409cea:	9624      	str	r6, [sp, #144]	; 0x90
  409cec:	e888 0420 	stmia.w	r8, {r5, sl}
  409cf0:	ddf1      	ble.n	409cd6 <_vfprintf_r+0xcde>
  409cf2:	aa23      	add	r2, sp, #140	; 0x8c
  409cf4:	990a      	ldr	r1, [sp, #40]	; 0x28
  409cf6:	4658      	mov	r0, fp
  409cf8:	f002 ffa8 	bl	40cc4c <__sprint_r>
  409cfc:	2800      	cmp	r0, #0
  409cfe:	f47f af05 	bne.w	409b0c <_vfprintf_r+0xb14>
  409d02:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409d04:	9e24      	ldr	r6, [sp, #144]	; 0x90
  409d06:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409d0a:	e7e6      	b.n	409cda <_vfprintf_r+0xce2>
  409d0c:	990e      	ldr	r1, [sp, #56]	; 0x38
  409d0e:	460a      	mov	r2, r1
  409d10:	3204      	adds	r2, #4
  409d12:	680c      	ldr	r4, [r1, #0]
  409d14:	920e      	str	r2, [sp, #56]	; 0x38
  409d16:	2500      	movs	r5, #0
  409d18:	f7ff ba7a 	b.w	409210 <_vfprintf_r+0x218>
  409d1c:	681c      	ldr	r4, [r3, #0]
  409d1e:	3304      	adds	r3, #4
  409d20:	930e      	str	r3, [sp, #56]	; 0x38
  409d22:	2500      	movs	r5, #0
  409d24:	e426      	b.n	409574 <_vfprintf_r+0x57c>
  409d26:	3301      	adds	r3, #1
  409d28:	4434      	add	r4, r6
  409d2a:	2b07      	cmp	r3, #7
  409d2c:	9425      	str	r4, [sp, #148]	; 0x94
  409d2e:	9324      	str	r3, [sp, #144]	; 0x90
  409d30:	e888 0060 	stmia.w	r8, {r5, r6}
  409d34:	f77f ab63 	ble.w	4093fe <_vfprintf_r+0x406>
  409d38:	e6d6      	b.n	409ae8 <_vfprintf_r+0xaf0>
  409d3a:	3204      	adds	r2, #4
  409d3c:	681c      	ldr	r4, [r3, #0]
  409d3e:	920e      	str	r2, [sp, #56]	; 0x38
  409d40:	2301      	movs	r3, #1
  409d42:	2500      	movs	r5, #0
  409d44:	f7ff ba64 	b.w	409210 <_vfprintf_r+0x218>
  409d48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  409d4a:	6814      	ldr	r4, [r2, #0]
  409d4c:	4613      	mov	r3, r2
  409d4e:	3304      	adds	r3, #4
  409d50:	17e5      	asrs	r5, r4, #31
  409d52:	930e      	str	r3, [sp, #56]	; 0x38
  409d54:	4622      	mov	r2, r4
  409d56:	462b      	mov	r3, r5
  409d58:	e460      	b.n	40961c <_vfprintf_r+0x624>
  409d5a:	f8dd b018 	ldr.w	fp, [sp, #24]
  409d5e:	f8cd b018 	str.w	fp, [sp, #24]
  409d62:	af40      	add	r7, sp, #256	; 0x100
  409d64:	3430      	adds	r4, #48	; 0x30
  409d66:	2301      	movs	r3, #1
  409d68:	f807 4d41 	strb.w	r4, [r7, #-65]!
  409d6c:	930d      	str	r3, [sp, #52]	; 0x34
  409d6e:	f7ff ba6d 	b.w	40924c <_vfprintf_r+0x254>
  409d72:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  409d76:	f002 f897 	bl	40bea8 <__retarget_lock_release_recursive>
  409d7a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  409d7e:	e5af      	b.n	4098e0 <_vfprintf_r+0x8e8>
  409d80:	4614      	mov	r4, r2
  409d82:	3301      	adds	r3, #1
  409d84:	4434      	add	r4, r6
  409d86:	2b07      	cmp	r3, #7
  409d88:	9425      	str	r4, [sp, #148]	; 0x94
  409d8a:	9324      	str	r3, [sp, #144]	; 0x90
  409d8c:	e888 0060 	stmia.w	r8, {r5, r6}
  409d90:	f340 816d 	ble.w	40a06e <_vfprintf_r+0x1076>
  409d94:	aa23      	add	r2, sp, #140	; 0x8c
  409d96:	990a      	ldr	r1, [sp, #40]	; 0x28
  409d98:	9808      	ldr	r0, [sp, #32]
  409d9a:	f002 ff57 	bl	40cc4c <__sprint_r>
  409d9e:	2800      	cmp	r0, #0
  409da0:	f47f aeb4 	bne.w	409b0c <_vfprintf_r+0xb14>
  409da4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409da6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409daa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  409dac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  409dae:	4293      	cmp	r3, r2
  409db0:	f280 8158 	bge.w	40a064 <_vfprintf_r+0x106c>
  409db4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  409db6:	9814      	ldr	r0, [sp, #80]	; 0x50
  409db8:	9915      	ldr	r1, [sp, #84]	; 0x54
  409dba:	f8c8 1000 	str.w	r1, [r8]
  409dbe:	3201      	adds	r2, #1
  409dc0:	4404      	add	r4, r0
  409dc2:	2a07      	cmp	r2, #7
  409dc4:	9425      	str	r4, [sp, #148]	; 0x94
  409dc6:	f8c8 0004 	str.w	r0, [r8, #4]
  409dca:	9224      	str	r2, [sp, #144]	; 0x90
  409dcc:	f300 8152 	bgt.w	40a074 <_vfprintf_r+0x107c>
  409dd0:	f108 0808 	add.w	r8, r8, #8
  409dd4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  409dd6:	9910      	ldr	r1, [sp, #64]	; 0x40
  409dd8:	1ad3      	subs	r3, r2, r3
  409dda:	1a56      	subs	r6, r2, r1
  409ddc:	429e      	cmp	r6, r3
  409dde:	bfa8      	it	ge
  409de0:	461e      	movge	r6, r3
  409de2:	2e00      	cmp	r6, #0
  409de4:	dd0e      	ble.n	409e04 <_vfprintf_r+0xe0c>
  409de6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  409de8:	f8c8 6004 	str.w	r6, [r8, #4]
  409dec:	3201      	adds	r2, #1
  409dee:	440f      	add	r7, r1
  409df0:	4434      	add	r4, r6
  409df2:	2a07      	cmp	r2, #7
  409df4:	f8c8 7000 	str.w	r7, [r8]
  409df8:	9425      	str	r4, [sp, #148]	; 0x94
  409dfa:	9224      	str	r2, [sp, #144]	; 0x90
  409dfc:	f300 823c 	bgt.w	40a278 <_vfprintf_r+0x1280>
  409e00:	f108 0808 	add.w	r8, r8, #8
  409e04:	2e00      	cmp	r6, #0
  409e06:	bfac      	ite	ge
  409e08:	1b9e      	subge	r6, r3, r6
  409e0a:	461e      	movlt	r6, r3
  409e0c:	2e00      	cmp	r6, #0
  409e0e:	f77f aaf8 	ble.w	409402 <_vfprintf_r+0x40a>
  409e12:	2e10      	cmp	r6, #16
  409e14:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409e16:	4d3e      	ldr	r5, [pc, #248]	; (409f10 <_vfprintf_r+0xf18>)
  409e18:	dd85      	ble.n	409d26 <_vfprintf_r+0xd2e>
  409e1a:	2710      	movs	r7, #16
  409e1c:	f8dd a020 	ldr.w	sl, [sp, #32]
  409e20:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  409e24:	e005      	b.n	409e32 <_vfprintf_r+0xe3a>
  409e26:	f108 0808 	add.w	r8, r8, #8
  409e2a:	3e10      	subs	r6, #16
  409e2c:	2e10      	cmp	r6, #16
  409e2e:	f77f af7a 	ble.w	409d26 <_vfprintf_r+0xd2e>
  409e32:	3301      	adds	r3, #1
  409e34:	3410      	adds	r4, #16
  409e36:	2b07      	cmp	r3, #7
  409e38:	9425      	str	r4, [sp, #148]	; 0x94
  409e3a:	9324      	str	r3, [sp, #144]	; 0x90
  409e3c:	e888 00a0 	stmia.w	r8, {r5, r7}
  409e40:	ddf1      	ble.n	409e26 <_vfprintf_r+0xe2e>
  409e42:	aa23      	add	r2, sp, #140	; 0x8c
  409e44:	4659      	mov	r1, fp
  409e46:	4650      	mov	r0, sl
  409e48:	f002 ff00 	bl	40cc4c <__sprint_r>
  409e4c:	2800      	cmp	r0, #0
  409e4e:	f040 8176 	bne.w	40a13e <_vfprintf_r+0x1146>
  409e52:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409e54:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409e56:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409e5a:	e7e6      	b.n	409e2a <_vfprintf_r+0xe32>
  409e5c:	9b06      	ldr	r3, [sp, #24]
  409e5e:	07d8      	lsls	r0, r3, #31
  409e60:	f53f adff 	bmi.w	409a62 <_vfprintf_r+0xa6a>
  409e64:	3601      	adds	r6, #1
  409e66:	3401      	adds	r4, #1
  409e68:	2301      	movs	r3, #1
  409e6a:	2e07      	cmp	r6, #7
  409e6c:	9425      	str	r4, [sp, #148]	; 0x94
  409e6e:	9624      	str	r6, [sp, #144]	; 0x90
  409e70:	f8c8 7000 	str.w	r7, [r8]
  409e74:	f8c8 3004 	str.w	r3, [r8, #4]
  409e78:	f77f ae27 	ble.w	409aca <_vfprintf_r+0xad2>
  409e7c:	aa23      	add	r2, sp, #140	; 0x8c
  409e7e:	990a      	ldr	r1, [sp, #40]	; 0x28
  409e80:	9808      	ldr	r0, [sp, #32]
  409e82:	f002 fee3 	bl	40cc4c <__sprint_r>
  409e86:	2800      	cmp	r0, #0
  409e88:	f47f ae40 	bne.w	409b0c <_vfprintf_r+0xb14>
  409e8c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409e8e:	9e24      	ldr	r6, [sp, #144]	; 0x90
  409e90:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409e94:	e61b      	b.n	409ace <_vfprintf_r+0xad6>
  409e96:	aa23      	add	r2, sp, #140	; 0x8c
  409e98:	990a      	ldr	r1, [sp, #40]	; 0x28
  409e9a:	9808      	ldr	r0, [sp, #32]
  409e9c:	f002 fed6 	bl	40cc4c <__sprint_r>
  409ea0:	2800      	cmp	r0, #0
  409ea2:	f47f ae33 	bne.w	409b0c <_vfprintf_r+0xb14>
  409ea6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409ea8:	9e24      	ldr	r6, [sp, #144]	; 0x90
  409eaa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409eae:	e5e6      	b.n	409a7e <_vfprintf_r+0xa86>
  409eb0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  409eb2:	3507      	adds	r5, #7
  409eb4:	f025 0507 	bic.w	r5, r5, #7
  409eb8:	e9d5 2300 	ldrd	r2, r3, [r5]
  409ebc:	f105 0108 	add.w	r1, r5, #8
  409ec0:	910e      	str	r1, [sp, #56]	; 0x38
  409ec2:	4614      	mov	r4, r2
  409ec4:	461d      	mov	r5, r3
  409ec6:	f7ff bba9 	b.w	40961c <_vfprintf_r+0x624>
  409eca:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  409ecc:	3507      	adds	r5, #7
  409ece:	f025 0307 	bic.w	r3, r5, #7
  409ed2:	f103 0208 	add.w	r2, r3, #8
  409ed6:	920e      	str	r2, [sp, #56]	; 0x38
  409ed8:	e9d3 4500 	ldrd	r4, r5, [r3]
  409edc:	f7ff bb4a 	b.w	409574 <_vfprintf_r+0x57c>
  409ee0:	3601      	adds	r6, #1
  409ee2:	443c      	add	r4, r7
  409ee4:	2e07      	cmp	r6, #7
  409ee6:	9425      	str	r4, [sp, #148]	; 0x94
  409ee8:	9624      	str	r6, [sp, #144]	; 0x90
  409eea:	e888 00a0 	stmia.w	r8, {r5, r7}
  409eee:	f77f adec 	ble.w	409aca <_vfprintf_r+0xad2>
  409ef2:	e7c3      	b.n	409e7c <_vfprintf_r+0xe84>
  409ef4:	aa23      	add	r2, sp, #140	; 0x8c
  409ef6:	990a      	ldr	r1, [sp, #40]	; 0x28
  409ef8:	9808      	ldr	r0, [sp, #32]
  409efa:	f002 fea7 	bl	40cc4c <__sprint_r>
  409efe:	2800      	cmp	r0, #0
  409f00:	f47f ae04 	bne.w	409b0c <_vfprintf_r+0xb14>
  409f04:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409f06:	9e24      	ldr	r6, [sp, #144]	; 0x90
  409f08:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409f0c:	e5c6      	b.n	409a9c <_vfprintf_r+0xaa4>
  409f0e:	bf00      	nop
  409f10:	0040dd24 	.word	0x0040dd24
  409f14:	af30      	add	r7, sp, #192	; 0xc0
  409f16:	f7ff b999 	b.w	40924c <_vfprintf_r+0x254>
  409f1a:	aa23      	add	r2, sp, #140	; 0x8c
  409f1c:	990a      	ldr	r1, [sp, #40]	; 0x28
  409f1e:	9808      	ldr	r0, [sp, #32]
  409f20:	f002 fe94 	bl	40cc4c <__sprint_r>
  409f24:	2800      	cmp	r0, #0
  409f26:	f47f adf1 	bne.w	409b0c <_vfprintf_r+0xb14>
  409f2a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409f2c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409f30:	f7ff ba11 	b.w	409356 <_vfprintf_r+0x35e>
  409f34:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  409f38:	4264      	negs	r4, r4
  409f3a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  409f3e:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  409f42:	2301      	movs	r3, #1
  409f44:	f7ff b968 	b.w	409218 <_vfprintf_r+0x220>
  409f48:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  409f4a:	4622      	mov	r2, r4
  409f4c:	4620      	mov	r0, r4
  409f4e:	9c12      	ldr	r4, [sp, #72]	; 0x48
  409f50:	4623      	mov	r3, r4
  409f52:	4621      	mov	r1, r4
  409f54:	f7fc fcce 	bl	4068f4 <__aeabi_dcmpun>
  409f58:	2800      	cmp	r0, #0
  409f5a:	f040 828c 	bne.w	40a476 <_vfprintf_r+0x147e>
  409f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409f60:	3301      	adds	r3, #1
  409f62:	f026 0320 	bic.w	r3, r6, #32
  409f66:	930d      	str	r3, [sp, #52]	; 0x34
  409f68:	f000 8091 	beq.w	40a08e <_vfprintf_r+0x1096>
  409f6c:	2b47      	cmp	r3, #71	; 0x47
  409f6e:	d104      	bne.n	409f7a <_vfprintf_r+0xf82>
  409f70:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409f72:	2b00      	cmp	r3, #0
  409f74:	bf08      	it	eq
  409f76:	2301      	moveq	r3, #1
  409f78:	9309      	str	r3, [sp, #36]	; 0x24
  409f7a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  409f7e:	9306      	str	r3, [sp, #24]
  409f80:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409f82:	f1b3 0a00 	subs.w	sl, r3, #0
  409f86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  409f88:	9307      	str	r3, [sp, #28]
  409f8a:	bfbb      	ittet	lt
  409f8c:	4653      	movlt	r3, sl
  409f8e:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  409f92:	2300      	movge	r3, #0
  409f94:	232d      	movlt	r3, #45	; 0x2d
  409f96:	2e66      	cmp	r6, #102	; 0x66
  409f98:	930f      	str	r3, [sp, #60]	; 0x3c
  409f9a:	f000 817f 	beq.w	40a29c <_vfprintf_r+0x12a4>
  409f9e:	2e46      	cmp	r6, #70	; 0x46
  409fa0:	f000 81d4 	beq.w	40a34c <_vfprintf_r+0x1354>
  409fa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409fa6:	9a07      	ldr	r2, [sp, #28]
  409fa8:	2b45      	cmp	r3, #69	; 0x45
  409faa:	bf0c      	ite	eq
  409fac:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  409fae:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  409fb0:	a821      	add	r0, sp, #132	; 0x84
  409fb2:	a91e      	add	r1, sp, #120	; 0x78
  409fb4:	bf08      	it	eq
  409fb6:	1c5d      	addeq	r5, r3, #1
  409fb8:	9004      	str	r0, [sp, #16]
  409fba:	9103      	str	r1, [sp, #12]
  409fbc:	a81d      	add	r0, sp, #116	; 0x74
  409fbe:	2102      	movs	r1, #2
  409fc0:	9002      	str	r0, [sp, #8]
  409fc2:	4653      	mov	r3, sl
  409fc4:	9501      	str	r5, [sp, #4]
  409fc6:	9100      	str	r1, [sp, #0]
  409fc8:	9808      	ldr	r0, [sp, #32]
  409fca:	f000 fc0d 	bl	40a7e8 <_dtoa_r>
  409fce:	2e67      	cmp	r6, #103	; 0x67
  409fd0:	4607      	mov	r7, r0
  409fd2:	f040 81af 	bne.w	40a334 <_vfprintf_r+0x133c>
  409fd6:	f01b 0f01 	tst.w	fp, #1
  409fda:	f000 8213 	beq.w	40a404 <_vfprintf_r+0x140c>
  409fde:	197c      	adds	r4, r7, r5
  409fe0:	9a16      	ldr	r2, [sp, #88]	; 0x58
  409fe2:	9807      	ldr	r0, [sp, #28]
  409fe4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  409fe6:	4651      	mov	r1, sl
  409fe8:	f7fc fc52 	bl	406890 <__aeabi_dcmpeq>
  409fec:	2800      	cmp	r0, #0
  409fee:	f040 8132 	bne.w	40a256 <_vfprintf_r+0x125e>
  409ff2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  409ff4:	42a3      	cmp	r3, r4
  409ff6:	d206      	bcs.n	40a006 <_vfprintf_r+0x100e>
  409ff8:	2130      	movs	r1, #48	; 0x30
  409ffa:	1c5a      	adds	r2, r3, #1
  409ffc:	9221      	str	r2, [sp, #132]	; 0x84
  409ffe:	7019      	strb	r1, [r3, #0]
  40a000:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40a002:	429c      	cmp	r4, r3
  40a004:	d8f9      	bhi.n	409ffa <_vfprintf_r+0x1002>
  40a006:	1bdb      	subs	r3, r3, r7
  40a008:	9311      	str	r3, [sp, #68]	; 0x44
  40a00a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40a00c:	2b47      	cmp	r3, #71	; 0x47
  40a00e:	f000 80b9 	beq.w	40a184 <_vfprintf_r+0x118c>
  40a012:	2e65      	cmp	r6, #101	; 0x65
  40a014:	f340 8276 	ble.w	40a504 <_vfprintf_r+0x150c>
  40a018:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40a01a:	9310      	str	r3, [sp, #64]	; 0x40
  40a01c:	2e66      	cmp	r6, #102	; 0x66
  40a01e:	f000 8162 	beq.w	40a2e6 <_vfprintf_r+0x12ee>
  40a022:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40a024:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40a026:	4619      	mov	r1, r3
  40a028:	4291      	cmp	r1, r2
  40a02a:	f300 814f 	bgt.w	40a2cc <_vfprintf_r+0x12d4>
  40a02e:	f01b 0f01 	tst.w	fp, #1
  40a032:	f040 8209 	bne.w	40a448 <_vfprintf_r+0x1450>
  40a036:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40a03a:	9307      	str	r3, [sp, #28]
  40a03c:	920d      	str	r2, [sp, #52]	; 0x34
  40a03e:	2667      	movs	r6, #103	; 0x67
  40a040:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a042:	2b00      	cmp	r3, #0
  40a044:	f040 8096 	bne.w	40a174 <_vfprintf_r+0x117c>
  40a048:	9309      	str	r3, [sp, #36]	; 0x24
  40a04a:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  40a04e:	f7ff b905 	b.w	40925c <_vfprintf_r+0x264>
  40a052:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  40a056:	f001 ff27 	bl	40bea8 <__retarget_lock_release_recursive>
  40a05a:	f04f 33ff 	mov.w	r3, #4294967295
  40a05e:	930b      	str	r3, [sp, #44]	; 0x2c
  40a060:	f7ff ba30 	b.w	4094c4 <_vfprintf_r+0x4cc>
  40a064:	9a06      	ldr	r2, [sp, #24]
  40a066:	07d5      	lsls	r5, r2, #31
  40a068:	f57f aeb4 	bpl.w	409dd4 <_vfprintf_r+0xddc>
  40a06c:	e6a2      	b.n	409db4 <_vfprintf_r+0xdbc>
  40a06e:	f108 0808 	add.w	r8, r8, #8
  40a072:	e69a      	b.n	409daa <_vfprintf_r+0xdb2>
  40a074:	aa23      	add	r2, sp, #140	; 0x8c
  40a076:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a078:	9808      	ldr	r0, [sp, #32]
  40a07a:	f002 fde7 	bl	40cc4c <__sprint_r>
  40a07e:	2800      	cmp	r0, #0
  40a080:	f47f ad44 	bne.w	409b0c <_vfprintf_r+0xb14>
  40a084:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40a086:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40a088:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40a08c:	e6a2      	b.n	409dd4 <_vfprintf_r+0xddc>
  40a08e:	2306      	movs	r3, #6
  40a090:	9309      	str	r3, [sp, #36]	; 0x24
  40a092:	e772      	b.n	409f7a <_vfprintf_r+0xf82>
  40a094:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40a098:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  40a09c:	f7ff bbc7 	b.w	40982e <_vfprintf_r+0x836>
  40a0a0:	aa23      	add	r2, sp, #140	; 0x8c
  40a0a2:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a0a4:	9808      	ldr	r0, [sp, #32]
  40a0a6:	f002 fdd1 	bl	40cc4c <__sprint_r>
  40a0aa:	2800      	cmp	r0, #0
  40a0ac:	f47f ad2e 	bne.w	409b0c <_vfprintf_r+0xb14>
  40a0b0:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40a0b4:	e437      	b.n	409926 <_vfprintf_r+0x92e>
  40a0b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a0b8:	4ab4      	ldr	r2, [pc, #720]	; (40a38c <_vfprintf_r+0x1394>)
  40a0ba:	f8c8 2000 	str.w	r2, [r8]
  40a0be:	3301      	adds	r3, #1
  40a0c0:	3401      	adds	r4, #1
  40a0c2:	2201      	movs	r2, #1
  40a0c4:	2b07      	cmp	r3, #7
  40a0c6:	9425      	str	r4, [sp, #148]	; 0x94
  40a0c8:	9324      	str	r3, [sp, #144]	; 0x90
  40a0ca:	f8c8 2004 	str.w	r2, [r8, #4]
  40a0ce:	f300 8124 	bgt.w	40a31a <_vfprintf_r+0x1322>
  40a0d2:	f108 0808 	add.w	r8, r8, #8
  40a0d6:	b929      	cbnz	r1, 40a0e4 <_vfprintf_r+0x10ec>
  40a0d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40a0da:	b91b      	cbnz	r3, 40a0e4 <_vfprintf_r+0x10ec>
  40a0dc:	9b06      	ldr	r3, [sp, #24]
  40a0de:	07de      	lsls	r6, r3, #31
  40a0e0:	f57f a98f 	bpl.w	409402 <_vfprintf_r+0x40a>
  40a0e4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a0e6:	9814      	ldr	r0, [sp, #80]	; 0x50
  40a0e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a0ea:	f8c8 2000 	str.w	r2, [r8]
  40a0ee:	3301      	adds	r3, #1
  40a0f0:	4602      	mov	r2, r0
  40a0f2:	4422      	add	r2, r4
  40a0f4:	2b07      	cmp	r3, #7
  40a0f6:	9225      	str	r2, [sp, #148]	; 0x94
  40a0f8:	f8c8 0004 	str.w	r0, [r8, #4]
  40a0fc:	9324      	str	r3, [sp, #144]	; 0x90
  40a0fe:	f300 8169 	bgt.w	40a3d4 <_vfprintf_r+0x13dc>
  40a102:	f108 0808 	add.w	r8, r8, #8
  40a106:	2900      	cmp	r1, #0
  40a108:	f2c0 8136 	blt.w	40a378 <_vfprintf_r+0x1380>
  40a10c:	9911      	ldr	r1, [sp, #68]	; 0x44
  40a10e:	f8c8 7000 	str.w	r7, [r8]
  40a112:	3301      	adds	r3, #1
  40a114:	188c      	adds	r4, r1, r2
  40a116:	2b07      	cmp	r3, #7
  40a118:	9425      	str	r4, [sp, #148]	; 0x94
  40a11a:	9324      	str	r3, [sp, #144]	; 0x90
  40a11c:	f8c8 1004 	str.w	r1, [r8, #4]
  40a120:	f77f a96d 	ble.w	4093fe <_vfprintf_r+0x406>
  40a124:	e4e0      	b.n	409ae8 <_vfprintf_r+0xaf0>
  40a126:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40a128:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40a12a:	6813      	ldr	r3, [r2, #0]
  40a12c:	17cd      	asrs	r5, r1, #31
  40a12e:	4608      	mov	r0, r1
  40a130:	3204      	adds	r2, #4
  40a132:	4629      	mov	r1, r5
  40a134:	920e      	str	r2, [sp, #56]	; 0x38
  40a136:	e9c3 0100 	strd	r0, r1, [r3]
  40a13a:	f7fe bfa9 	b.w	409090 <_vfprintf_r+0x98>
  40a13e:	46da      	mov	sl, fp
  40a140:	f7ff bbc4 	b.w	4098cc <_vfprintf_r+0x8d4>
  40a144:	aa23      	add	r2, sp, #140	; 0x8c
  40a146:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a148:	9808      	ldr	r0, [sp, #32]
  40a14a:	f002 fd7f 	bl	40cc4c <__sprint_r>
  40a14e:	2800      	cmp	r0, #0
  40a150:	f47f acdc 	bne.w	409b0c <_vfprintf_r+0xb14>
  40a154:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40a156:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40a15a:	f7ff bbfd 	b.w	409958 <_vfprintf_r+0x960>
  40a15e:	4638      	mov	r0, r7
  40a160:	9409      	str	r4, [sp, #36]	; 0x24
  40a162:	f7fd fcad 	bl	407ac0 <strlen>
  40a166:	950e      	str	r5, [sp, #56]	; 0x38
  40a168:	900d      	str	r0, [sp, #52]	; 0x34
  40a16a:	f8cd b018 	str.w	fp, [sp, #24]
  40a16e:	4603      	mov	r3, r0
  40a170:	f7ff ba36 	b.w	4095e0 <_vfprintf_r+0x5e8>
  40a174:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40a178:	2300      	movs	r3, #0
  40a17a:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  40a17e:	9309      	str	r3, [sp, #36]	; 0x24
  40a180:	f7ff b86f 	b.w	409262 <_vfprintf_r+0x26a>
  40a184:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40a186:	9310      	str	r3, [sp, #64]	; 0x40
  40a188:	461a      	mov	r2, r3
  40a18a:	3303      	adds	r3, #3
  40a18c:	db04      	blt.n	40a198 <_vfprintf_r+0x11a0>
  40a18e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a190:	4619      	mov	r1, r3
  40a192:	4291      	cmp	r1, r2
  40a194:	f6bf af45 	bge.w	40a022 <_vfprintf_r+0x102a>
  40a198:	3e02      	subs	r6, #2
  40a19a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40a19c:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  40a1a0:	3b01      	subs	r3, #1
  40a1a2:	2b00      	cmp	r3, #0
  40a1a4:	931d      	str	r3, [sp, #116]	; 0x74
  40a1a6:	bfbd      	ittte	lt
  40a1a8:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  40a1aa:	f1c3 0301 	rsblt	r3, r3, #1
  40a1ae:	222d      	movlt	r2, #45	; 0x2d
  40a1b0:	222b      	movge	r2, #43	; 0x2b
  40a1b2:	2b09      	cmp	r3, #9
  40a1b4:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40a1b8:	f340 813e 	ble.w	40a438 <_vfprintf_r+0x1440>
  40a1bc:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  40a1c0:	4620      	mov	r0, r4
  40a1c2:	4d73      	ldr	r5, [pc, #460]	; (40a390 <_vfprintf_r+0x1398>)
  40a1c4:	e000      	b.n	40a1c8 <_vfprintf_r+0x11d0>
  40a1c6:	4610      	mov	r0, r2
  40a1c8:	fb85 1203 	smull	r1, r2, r5, r3
  40a1cc:	17d9      	asrs	r1, r3, #31
  40a1ce:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40a1d2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40a1d6:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40a1da:	3230      	adds	r2, #48	; 0x30
  40a1dc:	2909      	cmp	r1, #9
  40a1de:	f800 2c01 	strb.w	r2, [r0, #-1]
  40a1e2:	460b      	mov	r3, r1
  40a1e4:	f100 32ff 	add.w	r2, r0, #4294967295
  40a1e8:	dced      	bgt.n	40a1c6 <_vfprintf_r+0x11ce>
  40a1ea:	3330      	adds	r3, #48	; 0x30
  40a1ec:	3802      	subs	r0, #2
  40a1ee:	b2d9      	uxtb	r1, r3
  40a1f0:	4284      	cmp	r4, r0
  40a1f2:	f802 1c01 	strb.w	r1, [r2, #-1]
  40a1f6:	f240 8190 	bls.w	40a51a <_vfprintf_r+0x1522>
  40a1fa:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  40a1fe:	4613      	mov	r3, r2
  40a200:	e001      	b.n	40a206 <_vfprintf_r+0x120e>
  40a202:	f813 1b01 	ldrb.w	r1, [r3], #1
  40a206:	f800 1b01 	strb.w	r1, [r0], #1
  40a20a:	42a3      	cmp	r3, r4
  40a20c:	d1f9      	bne.n	40a202 <_vfprintf_r+0x120a>
  40a20e:	3301      	adds	r3, #1
  40a210:	1a9b      	subs	r3, r3, r2
  40a212:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40a216:	4413      	add	r3, r2
  40a218:	aa1f      	add	r2, sp, #124	; 0x7c
  40a21a:	1a9b      	subs	r3, r3, r2
  40a21c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a21e:	9319      	str	r3, [sp, #100]	; 0x64
  40a220:	2a01      	cmp	r2, #1
  40a222:	4413      	add	r3, r2
  40a224:	930d      	str	r3, [sp, #52]	; 0x34
  40a226:	f340 8145 	ble.w	40a4b4 <_vfprintf_r+0x14bc>
  40a22a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40a22c:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40a22e:	4413      	add	r3, r2
  40a230:	930d      	str	r3, [sp, #52]	; 0x34
  40a232:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40a236:	9307      	str	r3, [sp, #28]
  40a238:	2300      	movs	r3, #0
  40a23a:	9310      	str	r3, [sp, #64]	; 0x40
  40a23c:	e700      	b.n	40a040 <_vfprintf_r+0x1048>
  40a23e:	aa23      	add	r2, sp, #140	; 0x8c
  40a240:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a242:	9808      	ldr	r0, [sp, #32]
  40a244:	f002 fd02 	bl	40cc4c <__sprint_r>
  40a248:	2800      	cmp	r0, #0
  40a24a:	f47f ac5f 	bne.w	409b0c <_vfprintf_r+0xb14>
  40a24e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40a250:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40a254:	e4d1      	b.n	409bfa <_vfprintf_r+0xc02>
  40a256:	4623      	mov	r3, r4
  40a258:	e6d5      	b.n	40a006 <_vfprintf_r+0x100e>
  40a25a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a25c:	9710      	str	r7, [sp, #64]	; 0x40
  40a25e:	2b06      	cmp	r3, #6
  40a260:	bf28      	it	cs
  40a262:	2306      	movcs	r3, #6
  40a264:	9709      	str	r7, [sp, #36]	; 0x24
  40a266:	46ba      	mov	sl, r7
  40a268:	9307      	str	r3, [sp, #28]
  40a26a:	950e      	str	r5, [sp, #56]	; 0x38
  40a26c:	f8cd b018 	str.w	fp, [sp, #24]
  40a270:	930d      	str	r3, [sp, #52]	; 0x34
  40a272:	4f48      	ldr	r7, [pc, #288]	; (40a394 <_vfprintf_r+0x139c>)
  40a274:	f7fe bff2 	b.w	40925c <_vfprintf_r+0x264>
  40a278:	aa23      	add	r2, sp, #140	; 0x8c
  40a27a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a27c:	9808      	ldr	r0, [sp, #32]
  40a27e:	f002 fce5 	bl	40cc4c <__sprint_r>
  40a282:	2800      	cmp	r0, #0
  40a284:	f47f ac42 	bne.w	409b0c <_vfprintf_r+0xb14>
  40a288:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40a28a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a28c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40a28e:	1ad3      	subs	r3, r2, r3
  40a290:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40a294:	e5b6      	b.n	409e04 <_vfprintf_r+0xe0c>
  40a296:	46a2      	mov	sl, r4
  40a298:	f7ff bb18 	b.w	4098cc <_vfprintf_r+0x8d4>
  40a29c:	a821      	add	r0, sp, #132	; 0x84
  40a29e:	a91e      	add	r1, sp, #120	; 0x78
  40a2a0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a2a2:	9004      	str	r0, [sp, #16]
  40a2a4:	9103      	str	r1, [sp, #12]
  40a2a6:	a81d      	add	r0, sp, #116	; 0x74
  40a2a8:	2103      	movs	r1, #3
  40a2aa:	9002      	str	r0, [sp, #8]
  40a2ac:	9a07      	ldr	r2, [sp, #28]
  40a2ae:	9501      	str	r5, [sp, #4]
  40a2b0:	4653      	mov	r3, sl
  40a2b2:	9100      	str	r1, [sp, #0]
  40a2b4:	9808      	ldr	r0, [sp, #32]
  40a2b6:	f000 fa97 	bl	40a7e8 <_dtoa_r>
  40a2ba:	4607      	mov	r7, r0
  40a2bc:	1944      	adds	r4, r0, r5
  40a2be:	783b      	ldrb	r3, [r7, #0]
  40a2c0:	2b30      	cmp	r3, #48	; 0x30
  40a2c2:	f000 80ca 	beq.w	40a45a <_vfprintf_r+0x1462>
  40a2c6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40a2c8:	442c      	add	r4, r5
  40a2ca:	e689      	b.n	409fe0 <_vfprintf_r+0xfe8>
  40a2cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40a2ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40a2d0:	4413      	add	r3, r2
  40a2d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40a2d4:	930d      	str	r3, [sp, #52]	; 0x34
  40a2d6:	2a00      	cmp	r2, #0
  40a2d8:	f340 80e4 	ble.w	40a4a4 <_vfprintf_r+0x14ac>
  40a2dc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40a2e0:	9307      	str	r3, [sp, #28]
  40a2e2:	2667      	movs	r6, #103	; 0x67
  40a2e4:	e6ac      	b.n	40a040 <_vfprintf_r+0x1048>
  40a2e6:	2b00      	cmp	r3, #0
  40a2e8:	f340 80fb 	ble.w	40a4e2 <_vfprintf_r+0x14ea>
  40a2ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40a2ee:	2a00      	cmp	r2, #0
  40a2f0:	f040 80ce 	bne.w	40a490 <_vfprintf_r+0x1498>
  40a2f4:	f01b 0f01 	tst.w	fp, #1
  40a2f8:	f040 80ca 	bne.w	40a490 <_vfprintf_r+0x1498>
  40a2fc:	9307      	str	r3, [sp, #28]
  40a2fe:	930d      	str	r3, [sp, #52]	; 0x34
  40a300:	e69e      	b.n	40a040 <_vfprintf_r+0x1048>
  40a302:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a304:	9307      	str	r3, [sp, #28]
  40a306:	930d      	str	r3, [sp, #52]	; 0x34
  40a308:	9009      	str	r0, [sp, #36]	; 0x24
  40a30a:	950e      	str	r5, [sp, #56]	; 0x38
  40a30c:	f8cd b018 	str.w	fp, [sp, #24]
  40a310:	9010      	str	r0, [sp, #64]	; 0x40
  40a312:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  40a316:	f7fe bfa1 	b.w	40925c <_vfprintf_r+0x264>
  40a31a:	aa23      	add	r2, sp, #140	; 0x8c
  40a31c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a31e:	9808      	ldr	r0, [sp, #32]
  40a320:	f002 fc94 	bl	40cc4c <__sprint_r>
  40a324:	2800      	cmp	r0, #0
  40a326:	f47f abf1 	bne.w	409b0c <_vfprintf_r+0xb14>
  40a32a:	991d      	ldr	r1, [sp, #116]	; 0x74
  40a32c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40a32e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40a332:	e6d0      	b.n	40a0d6 <_vfprintf_r+0x10de>
  40a334:	2e47      	cmp	r6, #71	; 0x47
  40a336:	f47f ae52 	bne.w	409fde <_vfprintf_r+0xfe6>
  40a33a:	f01b 0f01 	tst.w	fp, #1
  40a33e:	f000 80da 	beq.w	40a4f6 <_vfprintf_r+0x14fe>
  40a342:	2e46      	cmp	r6, #70	; 0x46
  40a344:	eb07 0405 	add.w	r4, r7, r5
  40a348:	d0b9      	beq.n	40a2be <_vfprintf_r+0x12c6>
  40a34a:	e649      	b.n	409fe0 <_vfprintf_r+0xfe8>
  40a34c:	a821      	add	r0, sp, #132	; 0x84
  40a34e:	a91e      	add	r1, sp, #120	; 0x78
  40a350:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a352:	9004      	str	r0, [sp, #16]
  40a354:	9103      	str	r1, [sp, #12]
  40a356:	a81d      	add	r0, sp, #116	; 0x74
  40a358:	2103      	movs	r1, #3
  40a35a:	9002      	str	r0, [sp, #8]
  40a35c:	9a07      	ldr	r2, [sp, #28]
  40a35e:	9401      	str	r4, [sp, #4]
  40a360:	4653      	mov	r3, sl
  40a362:	9100      	str	r1, [sp, #0]
  40a364:	9808      	ldr	r0, [sp, #32]
  40a366:	f000 fa3f 	bl	40a7e8 <_dtoa_r>
  40a36a:	4625      	mov	r5, r4
  40a36c:	4607      	mov	r7, r0
  40a36e:	e7e8      	b.n	40a342 <_vfprintf_r+0x134a>
  40a370:	2300      	movs	r3, #0
  40a372:	9309      	str	r3, [sp, #36]	; 0x24
  40a374:	f7fe bec1 	b.w	4090fa <_vfprintf_r+0x102>
  40a378:	424e      	negs	r6, r1
  40a37a:	3110      	adds	r1, #16
  40a37c:	4d06      	ldr	r5, [pc, #24]	; (40a398 <_vfprintf_r+0x13a0>)
  40a37e:	da43      	bge.n	40a408 <_vfprintf_r+0x1410>
  40a380:	2410      	movs	r4, #16
  40a382:	f8dd a020 	ldr.w	sl, [sp, #32]
  40a386:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40a38a:	e00c      	b.n	40a3a6 <_vfprintf_r+0x13ae>
  40a38c:	0040dcf0 	.word	0x0040dcf0
  40a390:	66666667 	.word	0x66666667
  40a394:	0040dce8 	.word	0x0040dce8
  40a398:	0040dd24 	.word	0x0040dd24
  40a39c:	f108 0808 	add.w	r8, r8, #8
  40a3a0:	3e10      	subs	r6, #16
  40a3a2:	2e10      	cmp	r6, #16
  40a3a4:	dd30      	ble.n	40a408 <_vfprintf_r+0x1410>
  40a3a6:	3301      	adds	r3, #1
  40a3a8:	3210      	adds	r2, #16
  40a3aa:	2b07      	cmp	r3, #7
  40a3ac:	9225      	str	r2, [sp, #148]	; 0x94
  40a3ae:	9324      	str	r3, [sp, #144]	; 0x90
  40a3b0:	f8c8 5000 	str.w	r5, [r8]
  40a3b4:	f8c8 4004 	str.w	r4, [r8, #4]
  40a3b8:	ddf0      	ble.n	40a39c <_vfprintf_r+0x13a4>
  40a3ba:	aa23      	add	r2, sp, #140	; 0x8c
  40a3bc:	4659      	mov	r1, fp
  40a3be:	4650      	mov	r0, sl
  40a3c0:	f002 fc44 	bl	40cc4c <__sprint_r>
  40a3c4:	2800      	cmp	r0, #0
  40a3c6:	f47f aeba 	bne.w	40a13e <_vfprintf_r+0x1146>
  40a3ca:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40a3cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a3ce:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40a3d2:	e7e5      	b.n	40a3a0 <_vfprintf_r+0x13a8>
  40a3d4:	aa23      	add	r2, sp, #140	; 0x8c
  40a3d6:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a3d8:	9808      	ldr	r0, [sp, #32]
  40a3da:	f002 fc37 	bl	40cc4c <__sprint_r>
  40a3de:	2800      	cmp	r0, #0
  40a3e0:	f47f ab94 	bne.w	409b0c <_vfprintf_r+0xb14>
  40a3e4:	991d      	ldr	r1, [sp, #116]	; 0x74
  40a3e6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40a3e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a3ea:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40a3ee:	e68a      	b.n	40a106 <_vfprintf_r+0x110e>
  40a3f0:	9808      	ldr	r0, [sp, #32]
  40a3f2:	aa23      	add	r2, sp, #140	; 0x8c
  40a3f4:	4651      	mov	r1, sl
  40a3f6:	f002 fc29 	bl	40cc4c <__sprint_r>
  40a3fa:	2800      	cmp	r0, #0
  40a3fc:	f43f aa64 	beq.w	4098c8 <_vfprintf_r+0x8d0>
  40a400:	f7ff ba64 	b.w	4098cc <_vfprintf_r+0x8d4>
  40a404:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40a406:	e5fe      	b.n	40a006 <_vfprintf_r+0x100e>
  40a408:	3301      	adds	r3, #1
  40a40a:	4432      	add	r2, r6
  40a40c:	2b07      	cmp	r3, #7
  40a40e:	e888 0060 	stmia.w	r8, {r5, r6}
  40a412:	9225      	str	r2, [sp, #148]	; 0x94
  40a414:	9324      	str	r3, [sp, #144]	; 0x90
  40a416:	f108 0808 	add.w	r8, r8, #8
  40a41a:	f77f ae77 	ble.w	40a10c <_vfprintf_r+0x1114>
  40a41e:	aa23      	add	r2, sp, #140	; 0x8c
  40a420:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a422:	9808      	ldr	r0, [sp, #32]
  40a424:	f002 fc12 	bl	40cc4c <__sprint_r>
  40a428:	2800      	cmp	r0, #0
  40a42a:	f47f ab6f 	bne.w	409b0c <_vfprintf_r+0xb14>
  40a42e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40a430:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a432:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40a436:	e669      	b.n	40a10c <_vfprintf_r+0x1114>
  40a438:	3330      	adds	r3, #48	; 0x30
  40a43a:	2230      	movs	r2, #48	; 0x30
  40a43c:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  40a440:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  40a444:	ab20      	add	r3, sp, #128	; 0x80
  40a446:	e6e7      	b.n	40a218 <_vfprintf_r+0x1220>
  40a448:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40a44a:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40a44c:	4413      	add	r3, r2
  40a44e:	930d      	str	r3, [sp, #52]	; 0x34
  40a450:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40a454:	9307      	str	r3, [sp, #28]
  40a456:	2667      	movs	r6, #103	; 0x67
  40a458:	e5f2      	b.n	40a040 <_vfprintf_r+0x1048>
  40a45a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40a45c:	9807      	ldr	r0, [sp, #28]
  40a45e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40a460:	4651      	mov	r1, sl
  40a462:	f7fc fa15 	bl	406890 <__aeabi_dcmpeq>
  40a466:	2800      	cmp	r0, #0
  40a468:	f47f af2d 	bne.w	40a2c6 <_vfprintf_r+0x12ce>
  40a46c:	f1c5 0501 	rsb	r5, r5, #1
  40a470:	951d      	str	r5, [sp, #116]	; 0x74
  40a472:	442c      	add	r4, r5
  40a474:	e5b4      	b.n	409fe0 <_vfprintf_r+0xfe8>
  40a476:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40a478:	4f33      	ldr	r7, [pc, #204]	; (40a548 <_vfprintf_r+0x1550>)
  40a47a:	2b00      	cmp	r3, #0
  40a47c:	bfb6      	itet	lt
  40a47e:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  40a482:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  40a486:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  40a48a:	4b30      	ldr	r3, [pc, #192]	; (40a54c <_vfprintf_r+0x1554>)
  40a48c:	f7ff b9d1 	b.w	409832 <_vfprintf_r+0x83a>
  40a490:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40a492:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40a494:	4413      	add	r3, r2
  40a496:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40a498:	441a      	add	r2, r3
  40a49a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40a49e:	920d      	str	r2, [sp, #52]	; 0x34
  40a4a0:	9307      	str	r3, [sp, #28]
  40a4a2:	e5cd      	b.n	40a040 <_vfprintf_r+0x1048>
  40a4a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40a4a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40a4a8:	f1c3 0301 	rsb	r3, r3, #1
  40a4ac:	441a      	add	r2, r3
  40a4ae:	4613      	mov	r3, r2
  40a4b0:	920d      	str	r2, [sp, #52]	; 0x34
  40a4b2:	e713      	b.n	40a2dc <_vfprintf_r+0x12e4>
  40a4b4:	f01b 0301 	ands.w	r3, fp, #1
  40a4b8:	9310      	str	r3, [sp, #64]	; 0x40
  40a4ba:	f47f aeb6 	bne.w	40a22a <_vfprintf_r+0x1232>
  40a4be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40a4c0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40a4c4:	9307      	str	r3, [sp, #28]
  40a4c6:	e5bb      	b.n	40a040 <_vfprintf_r+0x1048>
  40a4c8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40a4ca:	f899 6001 	ldrb.w	r6, [r9, #1]
  40a4ce:	6823      	ldr	r3, [r4, #0]
  40a4d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  40a4d4:	9309      	str	r3, [sp, #36]	; 0x24
  40a4d6:	4623      	mov	r3, r4
  40a4d8:	3304      	adds	r3, #4
  40a4da:	4681      	mov	r9, r0
  40a4dc:	930e      	str	r3, [sp, #56]	; 0x38
  40a4de:	f7fe be0a 	b.w	4090f6 <_vfprintf_r+0xfe>
  40a4e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a4e4:	b913      	cbnz	r3, 40a4ec <_vfprintf_r+0x14f4>
  40a4e6:	f01b 0f01 	tst.w	fp, #1
  40a4ea:	d002      	beq.n	40a4f2 <_vfprintf_r+0x14fa>
  40a4ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a4ee:	3301      	adds	r3, #1
  40a4f0:	e7d1      	b.n	40a496 <_vfprintf_r+0x149e>
  40a4f2:	2301      	movs	r3, #1
  40a4f4:	e702      	b.n	40a2fc <_vfprintf_r+0x1304>
  40a4f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40a4f8:	1bdb      	subs	r3, r3, r7
  40a4fa:	9311      	str	r3, [sp, #68]	; 0x44
  40a4fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40a4fe:	2b47      	cmp	r3, #71	; 0x47
  40a500:	f43f ae40 	beq.w	40a184 <_vfprintf_r+0x118c>
  40a504:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40a506:	9310      	str	r3, [sp, #64]	; 0x40
  40a508:	e647      	b.n	40a19a <_vfprintf_r+0x11a2>
  40a50a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40a50e:	f7ff b81d 	b.w	40954c <_vfprintf_r+0x554>
  40a512:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40a516:	f7ff b918 	b.w	40974a <_vfprintf_r+0x752>
  40a51a:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  40a51e:	e67b      	b.n	40a218 <_vfprintf_r+0x1220>
  40a520:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40a524:	f7ff b866 	b.w	4095f4 <_vfprintf_r+0x5fc>
  40a528:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40a52c:	f7ff b9ac 	b.w	409888 <_vfprintf_r+0x890>
  40a530:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40a534:	f7ff b934 	b.w	4097a0 <_vfprintf_r+0x7a8>
  40a538:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40a53c:	f7ff b8b0 	b.w	4096a0 <_vfprintf_r+0x6a8>
  40a540:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40a544:	f7ff b945 	b.w	4097d2 <_vfprintf_r+0x7da>
  40a548:	0040dcbc 	.word	0x0040dcbc
  40a54c:	0040dcb8 	.word	0x0040dcb8

0040a550 <__sbprintf>:
  40a550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a554:	460c      	mov	r4, r1
  40a556:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40a55a:	8989      	ldrh	r1, [r1, #12]
  40a55c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40a55e:	89e5      	ldrh	r5, [r4, #14]
  40a560:	9619      	str	r6, [sp, #100]	; 0x64
  40a562:	f021 0102 	bic.w	r1, r1, #2
  40a566:	4606      	mov	r6, r0
  40a568:	69e0      	ldr	r0, [r4, #28]
  40a56a:	f8ad 100c 	strh.w	r1, [sp, #12]
  40a56e:	4617      	mov	r7, r2
  40a570:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40a574:	6a62      	ldr	r2, [r4, #36]	; 0x24
  40a576:	f8ad 500e 	strh.w	r5, [sp, #14]
  40a57a:	4698      	mov	r8, r3
  40a57c:	ad1a      	add	r5, sp, #104	; 0x68
  40a57e:	2300      	movs	r3, #0
  40a580:	9007      	str	r0, [sp, #28]
  40a582:	a816      	add	r0, sp, #88	; 0x58
  40a584:	9209      	str	r2, [sp, #36]	; 0x24
  40a586:	9306      	str	r3, [sp, #24]
  40a588:	9500      	str	r5, [sp, #0]
  40a58a:	9504      	str	r5, [sp, #16]
  40a58c:	9102      	str	r1, [sp, #8]
  40a58e:	9105      	str	r1, [sp, #20]
  40a590:	f001 fc84 	bl	40be9c <__retarget_lock_init_recursive>
  40a594:	4643      	mov	r3, r8
  40a596:	463a      	mov	r2, r7
  40a598:	4669      	mov	r1, sp
  40a59a:	4630      	mov	r0, r6
  40a59c:	f7fe fd2c 	bl	408ff8 <_vfprintf_r>
  40a5a0:	1e05      	subs	r5, r0, #0
  40a5a2:	db07      	blt.n	40a5b4 <__sbprintf+0x64>
  40a5a4:	4630      	mov	r0, r6
  40a5a6:	4669      	mov	r1, sp
  40a5a8:	f001 f8e8 	bl	40b77c <_fflush_r>
  40a5ac:	2800      	cmp	r0, #0
  40a5ae:	bf18      	it	ne
  40a5b0:	f04f 35ff 	movne.w	r5, #4294967295
  40a5b4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40a5b8:	065b      	lsls	r3, r3, #25
  40a5ba:	d503      	bpl.n	40a5c4 <__sbprintf+0x74>
  40a5bc:	89a3      	ldrh	r3, [r4, #12]
  40a5be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a5c2:	81a3      	strh	r3, [r4, #12]
  40a5c4:	9816      	ldr	r0, [sp, #88]	; 0x58
  40a5c6:	f001 fc6b 	bl	40bea0 <__retarget_lock_close_recursive>
  40a5ca:	4628      	mov	r0, r5
  40a5cc:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40a5d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040a5d4 <__swsetup_r>:
  40a5d4:	b538      	push	{r3, r4, r5, lr}
  40a5d6:	4b30      	ldr	r3, [pc, #192]	; (40a698 <__swsetup_r+0xc4>)
  40a5d8:	681b      	ldr	r3, [r3, #0]
  40a5da:	4605      	mov	r5, r0
  40a5dc:	460c      	mov	r4, r1
  40a5de:	b113      	cbz	r3, 40a5e6 <__swsetup_r+0x12>
  40a5e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40a5e2:	2a00      	cmp	r2, #0
  40a5e4:	d038      	beq.n	40a658 <__swsetup_r+0x84>
  40a5e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40a5ea:	b293      	uxth	r3, r2
  40a5ec:	0718      	lsls	r0, r3, #28
  40a5ee:	d50c      	bpl.n	40a60a <__swsetup_r+0x36>
  40a5f0:	6920      	ldr	r0, [r4, #16]
  40a5f2:	b1a8      	cbz	r0, 40a620 <__swsetup_r+0x4c>
  40a5f4:	f013 0201 	ands.w	r2, r3, #1
  40a5f8:	d01e      	beq.n	40a638 <__swsetup_r+0x64>
  40a5fa:	6963      	ldr	r3, [r4, #20]
  40a5fc:	2200      	movs	r2, #0
  40a5fe:	425b      	negs	r3, r3
  40a600:	61a3      	str	r3, [r4, #24]
  40a602:	60a2      	str	r2, [r4, #8]
  40a604:	b1f0      	cbz	r0, 40a644 <__swsetup_r+0x70>
  40a606:	2000      	movs	r0, #0
  40a608:	bd38      	pop	{r3, r4, r5, pc}
  40a60a:	06d9      	lsls	r1, r3, #27
  40a60c:	d53c      	bpl.n	40a688 <__swsetup_r+0xb4>
  40a60e:	0758      	lsls	r0, r3, #29
  40a610:	d426      	bmi.n	40a660 <__swsetup_r+0x8c>
  40a612:	6920      	ldr	r0, [r4, #16]
  40a614:	f042 0308 	orr.w	r3, r2, #8
  40a618:	81a3      	strh	r3, [r4, #12]
  40a61a:	b29b      	uxth	r3, r3
  40a61c:	2800      	cmp	r0, #0
  40a61e:	d1e9      	bne.n	40a5f4 <__swsetup_r+0x20>
  40a620:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40a624:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40a628:	d0e4      	beq.n	40a5f4 <__swsetup_r+0x20>
  40a62a:	4628      	mov	r0, r5
  40a62c:	4621      	mov	r1, r4
  40a62e:	f001 fc6b 	bl	40bf08 <__smakebuf_r>
  40a632:	89a3      	ldrh	r3, [r4, #12]
  40a634:	6920      	ldr	r0, [r4, #16]
  40a636:	e7dd      	b.n	40a5f4 <__swsetup_r+0x20>
  40a638:	0799      	lsls	r1, r3, #30
  40a63a:	bf58      	it	pl
  40a63c:	6962      	ldrpl	r2, [r4, #20]
  40a63e:	60a2      	str	r2, [r4, #8]
  40a640:	2800      	cmp	r0, #0
  40a642:	d1e0      	bne.n	40a606 <__swsetup_r+0x32>
  40a644:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a648:	061a      	lsls	r2, r3, #24
  40a64a:	d5dd      	bpl.n	40a608 <__swsetup_r+0x34>
  40a64c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a650:	81a3      	strh	r3, [r4, #12]
  40a652:	f04f 30ff 	mov.w	r0, #4294967295
  40a656:	bd38      	pop	{r3, r4, r5, pc}
  40a658:	4618      	mov	r0, r3
  40a65a:	f001 f8e7 	bl	40b82c <__sinit>
  40a65e:	e7c2      	b.n	40a5e6 <__swsetup_r+0x12>
  40a660:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a662:	b151      	cbz	r1, 40a67a <__swsetup_r+0xa6>
  40a664:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a668:	4299      	cmp	r1, r3
  40a66a:	d004      	beq.n	40a676 <__swsetup_r+0xa2>
  40a66c:	4628      	mov	r0, r5
  40a66e:	f001 f97f 	bl	40b970 <_free_r>
  40a672:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40a676:	2300      	movs	r3, #0
  40a678:	6323      	str	r3, [r4, #48]	; 0x30
  40a67a:	2300      	movs	r3, #0
  40a67c:	6920      	ldr	r0, [r4, #16]
  40a67e:	6063      	str	r3, [r4, #4]
  40a680:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40a684:	6020      	str	r0, [r4, #0]
  40a686:	e7c5      	b.n	40a614 <__swsetup_r+0x40>
  40a688:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40a68c:	2309      	movs	r3, #9
  40a68e:	602b      	str	r3, [r5, #0]
  40a690:	f04f 30ff 	mov.w	r0, #4294967295
  40a694:	81a2      	strh	r2, [r4, #12]
  40a696:	bd38      	pop	{r3, r4, r5, pc}
  40a698:	20400028 	.word	0x20400028

0040a69c <register_fini>:
  40a69c:	4b02      	ldr	r3, [pc, #8]	; (40a6a8 <register_fini+0xc>)
  40a69e:	b113      	cbz	r3, 40a6a6 <register_fini+0xa>
  40a6a0:	4802      	ldr	r0, [pc, #8]	; (40a6ac <register_fini+0x10>)
  40a6a2:	f000 b805 	b.w	40a6b0 <atexit>
  40a6a6:	4770      	bx	lr
  40a6a8:	00000000 	.word	0x00000000
  40a6ac:	0040b89d 	.word	0x0040b89d

0040a6b0 <atexit>:
  40a6b0:	2300      	movs	r3, #0
  40a6b2:	4601      	mov	r1, r0
  40a6b4:	461a      	mov	r2, r3
  40a6b6:	4618      	mov	r0, r3
  40a6b8:	f002 bae8 	b.w	40cc8c <__register_exitproc>

0040a6bc <quorem>:
  40a6bc:	6902      	ldr	r2, [r0, #16]
  40a6be:	690b      	ldr	r3, [r1, #16]
  40a6c0:	4293      	cmp	r3, r2
  40a6c2:	f300 808d 	bgt.w	40a7e0 <quorem+0x124>
  40a6c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a6ca:	f103 38ff 	add.w	r8, r3, #4294967295
  40a6ce:	f101 0714 	add.w	r7, r1, #20
  40a6d2:	f100 0b14 	add.w	fp, r0, #20
  40a6d6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40a6da:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40a6de:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40a6e2:	b083      	sub	sp, #12
  40a6e4:	3201      	adds	r2, #1
  40a6e6:	fbb3 f9f2 	udiv	r9, r3, r2
  40a6ea:	eb0b 0304 	add.w	r3, fp, r4
  40a6ee:	9400      	str	r4, [sp, #0]
  40a6f0:	eb07 0a04 	add.w	sl, r7, r4
  40a6f4:	9301      	str	r3, [sp, #4]
  40a6f6:	f1b9 0f00 	cmp.w	r9, #0
  40a6fa:	d039      	beq.n	40a770 <quorem+0xb4>
  40a6fc:	2500      	movs	r5, #0
  40a6fe:	462e      	mov	r6, r5
  40a700:	46bc      	mov	ip, r7
  40a702:	46de      	mov	lr, fp
  40a704:	f85c 4b04 	ldr.w	r4, [ip], #4
  40a708:	f8de 3000 	ldr.w	r3, [lr]
  40a70c:	b2a2      	uxth	r2, r4
  40a70e:	fb09 5502 	mla	r5, r9, r2, r5
  40a712:	0c22      	lsrs	r2, r4, #16
  40a714:	0c2c      	lsrs	r4, r5, #16
  40a716:	fb09 4202 	mla	r2, r9, r2, r4
  40a71a:	b2ad      	uxth	r5, r5
  40a71c:	1b75      	subs	r5, r6, r5
  40a71e:	b296      	uxth	r6, r2
  40a720:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40a724:	fa15 f383 	uxtah	r3, r5, r3
  40a728:	eb06 4623 	add.w	r6, r6, r3, asr #16
  40a72c:	b29b      	uxth	r3, r3
  40a72e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40a732:	45e2      	cmp	sl, ip
  40a734:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40a738:	f84e 3b04 	str.w	r3, [lr], #4
  40a73c:	ea4f 4626 	mov.w	r6, r6, asr #16
  40a740:	d2e0      	bcs.n	40a704 <quorem+0x48>
  40a742:	9b00      	ldr	r3, [sp, #0]
  40a744:	f85b 3003 	ldr.w	r3, [fp, r3]
  40a748:	b993      	cbnz	r3, 40a770 <quorem+0xb4>
  40a74a:	9c01      	ldr	r4, [sp, #4]
  40a74c:	1f23      	subs	r3, r4, #4
  40a74e:	459b      	cmp	fp, r3
  40a750:	d20c      	bcs.n	40a76c <quorem+0xb0>
  40a752:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40a756:	b94b      	cbnz	r3, 40a76c <quorem+0xb0>
  40a758:	f1a4 0308 	sub.w	r3, r4, #8
  40a75c:	e002      	b.n	40a764 <quorem+0xa8>
  40a75e:	681a      	ldr	r2, [r3, #0]
  40a760:	3b04      	subs	r3, #4
  40a762:	b91a      	cbnz	r2, 40a76c <quorem+0xb0>
  40a764:	459b      	cmp	fp, r3
  40a766:	f108 38ff 	add.w	r8, r8, #4294967295
  40a76a:	d3f8      	bcc.n	40a75e <quorem+0xa2>
  40a76c:	f8c0 8010 	str.w	r8, [r0, #16]
  40a770:	4604      	mov	r4, r0
  40a772:	f001 fec7 	bl	40c504 <__mcmp>
  40a776:	2800      	cmp	r0, #0
  40a778:	db2e      	blt.n	40a7d8 <quorem+0x11c>
  40a77a:	f109 0901 	add.w	r9, r9, #1
  40a77e:	465d      	mov	r5, fp
  40a780:	2300      	movs	r3, #0
  40a782:	f857 1b04 	ldr.w	r1, [r7], #4
  40a786:	6828      	ldr	r0, [r5, #0]
  40a788:	b28a      	uxth	r2, r1
  40a78a:	1a9a      	subs	r2, r3, r2
  40a78c:	0c0b      	lsrs	r3, r1, #16
  40a78e:	fa12 f280 	uxtah	r2, r2, r0
  40a792:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40a796:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40a79a:	b292      	uxth	r2, r2
  40a79c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40a7a0:	45ba      	cmp	sl, r7
  40a7a2:	f845 2b04 	str.w	r2, [r5], #4
  40a7a6:	ea4f 4323 	mov.w	r3, r3, asr #16
  40a7aa:	d2ea      	bcs.n	40a782 <quorem+0xc6>
  40a7ac:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40a7b0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40a7b4:	b982      	cbnz	r2, 40a7d8 <quorem+0x11c>
  40a7b6:	1f1a      	subs	r2, r3, #4
  40a7b8:	4593      	cmp	fp, r2
  40a7ba:	d20b      	bcs.n	40a7d4 <quorem+0x118>
  40a7bc:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40a7c0:	b942      	cbnz	r2, 40a7d4 <quorem+0x118>
  40a7c2:	3b08      	subs	r3, #8
  40a7c4:	e002      	b.n	40a7cc <quorem+0x110>
  40a7c6:	681a      	ldr	r2, [r3, #0]
  40a7c8:	3b04      	subs	r3, #4
  40a7ca:	b91a      	cbnz	r2, 40a7d4 <quorem+0x118>
  40a7cc:	459b      	cmp	fp, r3
  40a7ce:	f108 38ff 	add.w	r8, r8, #4294967295
  40a7d2:	d3f8      	bcc.n	40a7c6 <quorem+0x10a>
  40a7d4:	f8c4 8010 	str.w	r8, [r4, #16]
  40a7d8:	4648      	mov	r0, r9
  40a7da:	b003      	add	sp, #12
  40a7dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a7e0:	2000      	movs	r0, #0
  40a7e2:	4770      	bx	lr
  40a7e4:	0000      	movs	r0, r0
	...

0040a7e8 <_dtoa_r>:
  40a7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a7ec:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40a7ee:	b09b      	sub	sp, #108	; 0x6c
  40a7f0:	4604      	mov	r4, r0
  40a7f2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40a7f4:	4692      	mov	sl, r2
  40a7f6:	469b      	mov	fp, r3
  40a7f8:	b141      	cbz	r1, 40a80c <_dtoa_r+0x24>
  40a7fa:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40a7fc:	604a      	str	r2, [r1, #4]
  40a7fe:	2301      	movs	r3, #1
  40a800:	4093      	lsls	r3, r2
  40a802:	608b      	str	r3, [r1, #8]
  40a804:	f001 fca6 	bl	40c154 <_Bfree>
  40a808:	2300      	movs	r3, #0
  40a80a:	6423      	str	r3, [r4, #64]	; 0x40
  40a80c:	f1bb 0f00 	cmp.w	fp, #0
  40a810:	465d      	mov	r5, fp
  40a812:	db35      	blt.n	40a880 <_dtoa_r+0x98>
  40a814:	2300      	movs	r3, #0
  40a816:	6033      	str	r3, [r6, #0]
  40a818:	4b9d      	ldr	r3, [pc, #628]	; (40aa90 <_dtoa_r+0x2a8>)
  40a81a:	43ab      	bics	r3, r5
  40a81c:	d015      	beq.n	40a84a <_dtoa_r+0x62>
  40a81e:	4650      	mov	r0, sl
  40a820:	4659      	mov	r1, fp
  40a822:	2200      	movs	r2, #0
  40a824:	2300      	movs	r3, #0
  40a826:	f7fc f833 	bl	406890 <__aeabi_dcmpeq>
  40a82a:	4680      	mov	r8, r0
  40a82c:	2800      	cmp	r0, #0
  40a82e:	d02d      	beq.n	40a88c <_dtoa_r+0xa4>
  40a830:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40a832:	2301      	movs	r3, #1
  40a834:	6013      	str	r3, [r2, #0]
  40a836:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40a838:	2b00      	cmp	r3, #0
  40a83a:	f000 80bd 	beq.w	40a9b8 <_dtoa_r+0x1d0>
  40a83e:	4895      	ldr	r0, [pc, #596]	; (40aa94 <_dtoa_r+0x2ac>)
  40a840:	6018      	str	r0, [r3, #0]
  40a842:	3801      	subs	r0, #1
  40a844:	b01b      	add	sp, #108	; 0x6c
  40a846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a84a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40a84c:	f242 730f 	movw	r3, #9999	; 0x270f
  40a850:	6013      	str	r3, [r2, #0]
  40a852:	f1ba 0f00 	cmp.w	sl, #0
  40a856:	d10d      	bne.n	40a874 <_dtoa_r+0x8c>
  40a858:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40a85c:	b955      	cbnz	r5, 40a874 <_dtoa_r+0x8c>
  40a85e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40a860:	488d      	ldr	r0, [pc, #564]	; (40aa98 <_dtoa_r+0x2b0>)
  40a862:	2b00      	cmp	r3, #0
  40a864:	d0ee      	beq.n	40a844 <_dtoa_r+0x5c>
  40a866:	f100 0308 	add.w	r3, r0, #8
  40a86a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40a86c:	6013      	str	r3, [r2, #0]
  40a86e:	b01b      	add	sp, #108	; 0x6c
  40a870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a874:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40a876:	4889      	ldr	r0, [pc, #548]	; (40aa9c <_dtoa_r+0x2b4>)
  40a878:	2b00      	cmp	r3, #0
  40a87a:	d0e3      	beq.n	40a844 <_dtoa_r+0x5c>
  40a87c:	1cc3      	adds	r3, r0, #3
  40a87e:	e7f4      	b.n	40a86a <_dtoa_r+0x82>
  40a880:	2301      	movs	r3, #1
  40a882:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40a886:	6033      	str	r3, [r6, #0]
  40a888:	46ab      	mov	fp, r5
  40a88a:	e7c5      	b.n	40a818 <_dtoa_r+0x30>
  40a88c:	aa18      	add	r2, sp, #96	; 0x60
  40a88e:	ab19      	add	r3, sp, #100	; 0x64
  40a890:	9201      	str	r2, [sp, #4]
  40a892:	9300      	str	r3, [sp, #0]
  40a894:	4652      	mov	r2, sl
  40a896:	465b      	mov	r3, fp
  40a898:	4620      	mov	r0, r4
  40a89a:	f001 fed3 	bl	40c644 <__d2b>
  40a89e:	0d2b      	lsrs	r3, r5, #20
  40a8a0:	4681      	mov	r9, r0
  40a8a2:	d071      	beq.n	40a988 <_dtoa_r+0x1a0>
  40a8a4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  40a8a8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40a8ac:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40a8ae:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40a8b2:	4650      	mov	r0, sl
  40a8b4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  40a8b8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40a8bc:	2200      	movs	r2, #0
  40a8be:	4b78      	ldr	r3, [pc, #480]	; (40aaa0 <_dtoa_r+0x2b8>)
  40a8c0:	f7fb fbca 	bl	406058 <__aeabi_dsub>
  40a8c4:	a36c      	add	r3, pc, #432	; (adr r3, 40aa78 <_dtoa_r+0x290>)
  40a8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a8ca:	f7fb fd79 	bl	4063c0 <__aeabi_dmul>
  40a8ce:	a36c      	add	r3, pc, #432	; (adr r3, 40aa80 <_dtoa_r+0x298>)
  40a8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a8d4:	f7fb fbc2 	bl	40605c <__adddf3>
  40a8d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40a8dc:	4630      	mov	r0, r6
  40a8de:	f7fb fd09 	bl	4062f4 <__aeabi_i2d>
  40a8e2:	a369      	add	r3, pc, #420	; (adr r3, 40aa88 <_dtoa_r+0x2a0>)
  40a8e4:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a8e8:	f7fb fd6a 	bl	4063c0 <__aeabi_dmul>
  40a8ec:	4602      	mov	r2, r0
  40a8ee:	460b      	mov	r3, r1
  40a8f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40a8f4:	f7fb fbb2 	bl	40605c <__adddf3>
  40a8f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40a8fc:	f002 fc56 	bl	40d1ac <__aeabi_d2iz>
  40a900:	2200      	movs	r2, #0
  40a902:	9002      	str	r0, [sp, #8]
  40a904:	2300      	movs	r3, #0
  40a906:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40a90a:	f7fb ffcb 	bl	4068a4 <__aeabi_dcmplt>
  40a90e:	2800      	cmp	r0, #0
  40a910:	f040 8173 	bne.w	40abfa <_dtoa_r+0x412>
  40a914:	9d02      	ldr	r5, [sp, #8]
  40a916:	2d16      	cmp	r5, #22
  40a918:	f200 815d 	bhi.w	40abd6 <_dtoa_r+0x3ee>
  40a91c:	4b61      	ldr	r3, [pc, #388]	; (40aaa4 <_dtoa_r+0x2bc>)
  40a91e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40a922:	e9d3 0100 	ldrd	r0, r1, [r3]
  40a926:	4652      	mov	r2, sl
  40a928:	465b      	mov	r3, fp
  40a92a:	f7fb ffd9 	bl	4068e0 <__aeabi_dcmpgt>
  40a92e:	2800      	cmp	r0, #0
  40a930:	f000 81c5 	beq.w	40acbe <_dtoa_r+0x4d6>
  40a934:	1e6b      	subs	r3, r5, #1
  40a936:	9302      	str	r3, [sp, #8]
  40a938:	2300      	movs	r3, #0
  40a93a:	930e      	str	r3, [sp, #56]	; 0x38
  40a93c:	1bbf      	subs	r7, r7, r6
  40a93e:	1e7b      	subs	r3, r7, #1
  40a940:	9306      	str	r3, [sp, #24]
  40a942:	f100 8154 	bmi.w	40abee <_dtoa_r+0x406>
  40a946:	2300      	movs	r3, #0
  40a948:	9308      	str	r3, [sp, #32]
  40a94a:	9b02      	ldr	r3, [sp, #8]
  40a94c:	2b00      	cmp	r3, #0
  40a94e:	f2c0 8145 	blt.w	40abdc <_dtoa_r+0x3f4>
  40a952:	9a06      	ldr	r2, [sp, #24]
  40a954:	930d      	str	r3, [sp, #52]	; 0x34
  40a956:	4611      	mov	r1, r2
  40a958:	4419      	add	r1, r3
  40a95a:	2300      	movs	r3, #0
  40a95c:	9106      	str	r1, [sp, #24]
  40a95e:	930c      	str	r3, [sp, #48]	; 0x30
  40a960:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a962:	2b09      	cmp	r3, #9
  40a964:	d82a      	bhi.n	40a9bc <_dtoa_r+0x1d4>
  40a966:	2b05      	cmp	r3, #5
  40a968:	f340 865b 	ble.w	40b622 <_dtoa_r+0xe3a>
  40a96c:	3b04      	subs	r3, #4
  40a96e:	9324      	str	r3, [sp, #144]	; 0x90
  40a970:	2500      	movs	r5, #0
  40a972:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a974:	3b02      	subs	r3, #2
  40a976:	2b03      	cmp	r3, #3
  40a978:	f200 8642 	bhi.w	40b600 <_dtoa_r+0xe18>
  40a97c:	e8df f013 	tbh	[pc, r3, lsl #1]
  40a980:	02c903d4 	.word	0x02c903d4
  40a984:	046103df 	.word	0x046103df
  40a988:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40a98a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40a98c:	443e      	add	r6, r7
  40a98e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40a992:	2b20      	cmp	r3, #32
  40a994:	f340 818e 	ble.w	40acb4 <_dtoa_r+0x4cc>
  40a998:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40a99c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  40a9a0:	409d      	lsls	r5, r3
  40a9a2:	fa2a f000 	lsr.w	r0, sl, r0
  40a9a6:	4328      	orrs	r0, r5
  40a9a8:	f7fb fc94 	bl	4062d4 <__aeabi_ui2d>
  40a9ac:	2301      	movs	r3, #1
  40a9ae:	3e01      	subs	r6, #1
  40a9b0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40a9b4:	9314      	str	r3, [sp, #80]	; 0x50
  40a9b6:	e781      	b.n	40a8bc <_dtoa_r+0xd4>
  40a9b8:	483b      	ldr	r0, [pc, #236]	; (40aaa8 <_dtoa_r+0x2c0>)
  40a9ba:	e743      	b.n	40a844 <_dtoa_r+0x5c>
  40a9bc:	2100      	movs	r1, #0
  40a9be:	6461      	str	r1, [r4, #68]	; 0x44
  40a9c0:	4620      	mov	r0, r4
  40a9c2:	9125      	str	r1, [sp, #148]	; 0x94
  40a9c4:	f001 fba0 	bl	40c108 <_Balloc>
  40a9c8:	f04f 33ff 	mov.w	r3, #4294967295
  40a9cc:	930a      	str	r3, [sp, #40]	; 0x28
  40a9ce:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40a9d0:	930f      	str	r3, [sp, #60]	; 0x3c
  40a9d2:	2301      	movs	r3, #1
  40a9d4:	9004      	str	r0, [sp, #16]
  40a9d6:	6420      	str	r0, [r4, #64]	; 0x40
  40a9d8:	9224      	str	r2, [sp, #144]	; 0x90
  40a9da:	930b      	str	r3, [sp, #44]	; 0x2c
  40a9dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40a9de:	2b00      	cmp	r3, #0
  40a9e0:	f2c0 80d9 	blt.w	40ab96 <_dtoa_r+0x3ae>
  40a9e4:	9a02      	ldr	r2, [sp, #8]
  40a9e6:	2a0e      	cmp	r2, #14
  40a9e8:	f300 80d5 	bgt.w	40ab96 <_dtoa_r+0x3ae>
  40a9ec:	4b2d      	ldr	r3, [pc, #180]	; (40aaa4 <_dtoa_r+0x2bc>)
  40a9ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40a9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a9f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40a9fa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40a9fc:	2b00      	cmp	r3, #0
  40a9fe:	f2c0 83ba 	blt.w	40b176 <_dtoa_r+0x98e>
  40aa02:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40aa06:	4650      	mov	r0, sl
  40aa08:	462a      	mov	r2, r5
  40aa0a:	4633      	mov	r3, r6
  40aa0c:	4659      	mov	r1, fp
  40aa0e:	f7fb fe01 	bl	406614 <__aeabi_ddiv>
  40aa12:	f002 fbcb 	bl	40d1ac <__aeabi_d2iz>
  40aa16:	4680      	mov	r8, r0
  40aa18:	f7fb fc6c 	bl	4062f4 <__aeabi_i2d>
  40aa1c:	462a      	mov	r2, r5
  40aa1e:	4633      	mov	r3, r6
  40aa20:	f7fb fcce 	bl	4063c0 <__aeabi_dmul>
  40aa24:	460b      	mov	r3, r1
  40aa26:	4602      	mov	r2, r0
  40aa28:	4659      	mov	r1, fp
  40aa2a:	4650      	mov	r0, sl
  40aa2c:	f7fb fb14 	bl	406058 <__aeabi_dsub>
  40aa30:	9d04      	ldr	r5, [sp, #16]
  40aa32:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40aa36:	702b      	strb	r3, [r5, #0]
  40aa38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40aa3a:	2b01      	cmp	r3, #1
  40aa3c:	4606      	mov	r6, r0
  40aa3e:	460f      	mov	r7, r1
  40aa40:	f105 0501 	add.w	r5, r5, #1
  40aa44:	d068      	beq.n	40ab18 <_dtoa_r+0x330>
  40aa46:	2200      	movs	r2, #0
  40aa48:	4b18      	ldr	r3, [pc, #96]	; (40aaac <_dtoa_r+0x2c4>)
  40aa4a:	f7fb fcb9 	bl	4063c0 <__aeabi_dmul>
  40aa4e:	2200      	movs	r2, #0
  40aa50:	2300      	movs	r3, #0
  40aa52:	4606      	mov	r6, r0
  40aa54:	460f      	mov	r7, r1
  40aa56:	f7fb ff1b 	bl	406890 <__aeabi_dcmpeq>
  40aa5a:	2800      	cmp	r0, #0
  40aa5c:	f040 8088 	bne.w	40ab70 <_dtoa_r+0x388>
  40aa60:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40aa64:	f04f 0a00 	mov.w	sl, #0
  40aa68:	f8df b040 	ldr.w	fp, [pc, #64]	; 40aaac <_dtoa_r+0x2c4>
  40aa6c:	940c      	str	r4, [sp, #48]	; 0x30
  40aa6e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40aa72:	e028      	b.n	40aac6 <_dtoa_r+0x2de>
  40aa74:	f3af 8000 	nop.w
  40aa78:	636f4361 	.word	0x636f4361
  40aa7c:	3fd287a7 	.word	0x3fd287a7
  40aa80:	8b60c8b3 	.word	0x8b60c8b3
  40aa84:	3fc68a28 	.word	0x3fc68a28
  40aa88:	509f79fb 	.word	0x509f79fb
  40aa8c:	3fd34413 	.word	0x3fd34413
  40aa90:	7ff00000 	.word	0x7ff00000
  40aa94:	0040dcf1 	.word	0x0040dcf1
  40aa98:	0040dd34 	.word	0x0040dd34
  40aa9c:	0040dd40 	.word	0x0040dd40
  40aaa0:	3ff80000 	.word	0x3ff80000
  40aaa4:	0040dd70 	.word	0x0040dd70
  40aaa8:	0040dcf0 	.word	0x0040dcf0
  40aaac:	40240000 	.word	0x40240000
  40aab0:	f7fb fc86 	bl	4063c0 <__aeabi_dmul>
  40aab4:	2200      	movs	r2, #0
  40aab6:	2300      	movs	r3, #0
  40aab8:	4606      	mov	r6, r0
  40aaba:	460f      	mov	r7, r1
  40aabc:	f7fb fee8 	bl	406890 <__aeabi_dcmpeq>
  40aac0:	2800      	cmp	r0, #0
  40aac2:	f040 83c1 	bne.w	40b248 <_dtoa_r+0xa60>
  40aac6:	4642      	mov	r2, r8
  40aac8:	464b      	mov	r3, r9
  40aaca:	4630      	mov	r0, r6
  40aacc:	4639      	mov	r1, r7
  40aace:	f7fb fda1 	bl	406614 <__aeabi_ddiv>
  40aad2:	f002 fb6b 	bl	40d1ac <__aeabi_d2iz>
  40aad6:	4604      	mov	r4, r0
  40aad8:	f7fb fc0c 	bl	4062f4 <__aeabi_i2d>
  40aadc:	4642      	mov	r2, r8
  40aade:	464b      	mov	r3, r9
  40aae0:	f7fb fc6e 	bl	4063c0 <__aeabi_dmul>
  40aae4:	4602      	mov	r2, r0
  40aae6:	460b      	mov	r3, r1
  40aae8:	4630      	mov	r0, r6
  40aaea:	4639      	mov	r1, r7
  40aaec:	f7fb fab4 	bl	406058 <__aeabi_dsub>
  40aaf0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40aaf4:	9e04      	ldr	r6, [sp, #16]
  40aaf6:	f805 eb01 	strb.w	lr, [r5], #1
  40aafa:	eba5 0e06 	sub.w	lr, r5, r6
  40aafe:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40ab00:	45b6      	cmp	lr, r6
  40ab02:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40ab06:	4652      	mov	r2, sl
  40ab08:	465b      	mov	r3, fp
  40ab0a:	d1d1      	bne.n	40aab0 <_dtoa_r+0x2c8>
  40ab0c:	46a0      	mov	r8, r4
  40ab0e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40ab12:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40ab14:	4606      	mov	r6, r0
  40ab16:	460f      	mov	r7, r1
  40ab18:	4632      	mov	r2, r6
  40ab1a:	463b      	mov	r3, r7
  40ab1c:	4630      	mov	r0, r6
  40ab1e:	4639      	mov	r1, r7
  40ab20:	f7fb fa9c 	bl	40605c <__adddf3>
  40ab24:	4606      	mov	r6, r0
  40ab26:	460f      	mov	r7, r1
  40ab28:	4602      	mov	r2, r0
  40ab2a:	460b      	mov	r3, r1
  40ab2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40ab30:	f7fb feb8 	bl	4068a4 <__aeabi_dcmplt>
  40ab34:	b948      	cbnz	r0, 40ab4a <_dtoa_r+0x362>
  40ab36:	4632      	mov	r2, r6
  40ab38:	463b      	mov	r3, r7
  40ab3a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40ab3e:	f7fb fea7 	bl	406890 <__aeabi_dcmpeq>
  40ab42:	b1a8      	cbz	r0, 40ab70 <_dtoa_r+0x388>
  40ab44:	f018 0f01 	tst.w	r8, #1
  40ab48:	d012      	beq.n	40ab70 <_dtoa_r+0x388>
  40ab4a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40ab4e:	9a04      	ldr	r2, [sp, #16]
  40ab50:	1e6b      	subs	r3, r5, #1
  40ab52:	e004      	b.n	40ab5e <_dtoa_r+0x376>
  40ab54:	429a      	cmp	r2, r3
  40ab56:	f000 8401 	beq.w	40b35c <_dtoa_r+0xb74>
  40ab5a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40ab5e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40ab62:	f103 0501 	add.w	r5, r3, #1
  40ab66:	d0f5      	beq.n	40ab54 <_dtoa_r+0x36c>
  40ab68:	f108 0801 	add.w	r8, r8, #1
  40ab6c:	f883 8000 	strb.w	r8, [r3]
  40ab70:	4649      	mov	r1, r9
  40ab72:	4620      	mov	r0, r4
  40ab74:	f001 faee 	bl	40c154 <_Bfree>
  40ab78:	2200      	movs	r2, #0
  40ab7a:	9b02      	ldr	r3, [sp, #8]
  40ab7c:	702a      	strb	r2, [r5, #0]
  40ab7e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40ab80:	3301      	adds	r3, #1
  40ab82:	6013      	str	r3, [r2, #0]
  40ab84:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40ab86:	2b00      	cmp	r3, #0
  40ab88:	f000 839e 	beq.w	40b2c8 <_dtoa_r+0xae0>
  40ab8c:	9804      	ldr	r0, [sp, #16]
  40ab8e:	601d      	str	r5, [r3, #0]
  40ab90:	b01b      	add	sp, #108	; 0x6c
  40ab92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ab96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40ab98:	2a00      	cmp	r2, #0
  40ab9a:	d03e      	beq.n	40ac1a <_dtoa_r+0x432>
  40ab9c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40ab9e:	2a01      	cmp	r2, #1
  40aba0:	f340 8311 	ble.w	40b1c6 <_dtoa_r+0x9de>
  40aba4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40aba6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40aba8:	1e5f      	subs	r7, r3, #1
  40abaa:	42ba      	cmp	r2, r7
  40abac:	f2c0 838f 	blt.w	40b2ce <_dtoa_r+0xae6>
  40abb0:	1bd7      	subs	r7, r2, r7
  40abb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40abb4:	2b00      	cmp	r3, #0
  40abb6:	f2c0 848b 	blt.w	40b4d0 <_dtoa_r+0xce8>
  40abba:	9d08      	ldr	r5, [sp, #32]
  40abbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40abbe:	9a08      	ldr	r2, [sp, #32]
  40abc0:	441a      	add	r2, r3
  40abc2:	9208      	str	r2, [sp, #32]
  40abc4:	9a06      	ldr	r2, [sp, #24]
  40abc6:	2101      	movs	r1, #1
  40abc8:	441a      	add	r2, r3
  40abca:	4620      	mov	r0, r4
  40abcc:	9206      	str	r2, [sp, #24]
  40abce:	f001 fb5b 	bl	40c288 <__i2b>
  40abd2:	4606      	mov	r6, r0
  40abd4:	e024      	b.n	40ac20 <_dtoa_r+0x438>
  40abd6:	2301      	movs	r3, #1
  40abd8:	930e      	str	r3, [sp, #56]	; 0x38
  40abda:	e6af      	b.n	40a93c <_dtoa_r+0x154>
  40abdc:	9a08      	ldr	r2, [sp, #32]
  40abde:	9b02      	ldr	r3, [sp, #8]
  40abe0:	1ad2      	subs	r2, r2, r3
  40abe2:	425b      	negs	r3, r3
  40abe4:	930c      	str	r3, [sp, #48]	; 0x30
  40abe6:	2300      	movs	r3, #0
  40abe8:	9208      	str	r2, [sp, #32]
  40abea:	930d      	str	r3, [sp, #52]	; 0x34
  40abec:	e6b8      	b.n	40a960 <_dtoa_r+0x178>
  40abee:	f1c7 0301 	rsb	r3, r7, #1
  40abf2:	9308      	str	r3, [sp, #32]
  40abf4:	2300      	movs	r3, #0
  40abf6:	9306      	str	r3, [sp, #24]
  40abf8:	e6a7      	b.n	40a94a <_dtoa_r+0x162>
  40abfa:	9d02      	ldr	r5, [sp, #8]
  40abfc:	4628      	mov	r0, r5
  40abfe:	f7fb fb79 	bl	4062f4 <__aeabi_i2d>
  40ac02:	4602      	mov	r2, r0
  40ac04:	460b      	mov	r3, r1
  40ac06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40ac0a:	f7fb fe41 	bl	406890 <__aeabi_dcmpeq>
  40ac0e:	2800      	cmp	r0, #0
  40ac10:	f47f ae80 	bne.w	40a914 <_dtoa_r+0x12c>
  40ac14:	1e6b      	subs	r3, r5, #1
  40ac16:	9302      	str	r3, [sp, #8]
  40ac18:	e67c      	b.n	40a914 <_dtoa_r+0x12c>
  40ac1a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40ac1c:	9d08      	ldr	r5, [sp, #32]
  40ac1e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40ac20:	2d00      	cmp	r5, #0
  40ac22:	dd0c      	ble.n	40ac3e <_dtoa_r+0x456>
  40ac24:	9906      	ldr	r1, [sp, #24]
  40ac26:	2900      	cmp	r1, #0
  40ac28:	460b      	mov	r3, r1
  40ac2a:	dd08      	ble.n	40ac3e <_dtoa_r+0x456>
  40ac2c:	42a9      	cmp	r1, r5
  40ac2e:	9a08      	ldr	r2, [sp, #32]
  40ac30:	bfa8      	it	ge
  40ac32:	462b      	movge	r3, r5
  40ac34:	1ad2      	subs	r2, r2, r3
  40ac36:	1aed      	subs	r5, r5, r3
  40ac38:	1acb      	subs	r3, r1, r3
  40ac3a:	9208      	str	r2, [sp, #32]
  40ac3c:	9306      	str	r3, [sp, #24]
  40ac3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40ac40:	b1d3      	cbz	r3, 40ac78 <_dtoa_r+0x490>
  40ac42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40ac44:	2b00      	cmp	r3, #0
  40ac46:	f000 82b7 	beq.w	40b1b8 <_dtoa_r+0x9d0>
  40ac4a:	2f00      	cmp	r7, #0
  40ac4c:	dd10      	ble.n	40ac70 <_dtoa_r+0x488>
  40ac4e:	4631      	mov	r1, r6
  40ac50:	463a      	mov	r2, r7
  40ac52:	4620      	mov	r0, r4
  40ac54:	f001 fbb4 	bl	40c3c0 <__pow5mult>
  40ac58:	464a      	mov	r2, r9
  40ac5a:	4601      	mov	r1, r0
  40ac5c:	4606      	mov	r6, r0
  40ac5e:	4620      	mov	r0, r4
  40ac60:	f001 fb1c 	bl	40c29c <__multiply>
  40ac64:	4649      	mov	r1, r9
  40ac66:	4680      	mov	r8, r0
  40ac68:	4620      	mov	r0, r4
  40ac6a:	f001 fa73 	bl	40c154 <_Bfree>
  40ac6e:	46c1      	mov	r9, r8
  40ac70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40ac72:	1bda      	subs	r2, r3, r7
  40ac74:	f040 82a1 	bne.w	40b1ba <_dtoa_r+0x9d2>
  40ac78:	2101      	movs	r1, #1
  40ac7a:	4620      	mov	r0, r4
  40ac7c:	f001 fb04 	bl	40c288 <__i2b>
  40ac80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40ac82:	2b00      	cmp	r3, #0
  40ac84:	4680      	mov	r8, r0
  40ac86:	dd1c      	ble.n	40acc2 <_dtoa_r+0x4da>
  40ac88:	4601      	mov	r1, r0
  40ac8a:	461a      	mov	r2, r3
  40ac8c:	4620      	mov	r0, r4
  40ac8e:	f001 fb97 	bl	40c3c0 <__pow5mult>
  40ac92:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ac94:	2b01      	cmp	r3, #1
  40ac96:	4680      	mov	r8, r0
  40ac98:	f340 8254 	ble.w	40b144 <_dtoa_r+0x95c>
  40ac9c:	2300      	movs	r3, #0
  40ac9e:	930c      	str	r3, [sp, #48]	; 0x30
  40aca0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40aca4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40aca8:	6918      	ldr	r0, [r3, #16]
  40acaa:	f001 fa9d 	bl	40c1e8 <__hi0bits>
  40acae:	f1c0 0020 	rsb	r0, r0, #32
  40acb2:	e010      	b.n	40acd6 <_dtoa_r+0x4ee>
  40acb4:	f1c3 0520 	rsb	r5, r3, #32
  40acb8:	fa0a f005 	lsl.w	r0, sl, r5
  40acbc:	e674      	b.n	40a9a8 <_dtoa_r+0x1c0>
  40acbe:	900e      	str	r0, [sp, #56]	; 0x38
  40acc0:	e63c      	b.n	40a93c <_dtoa_r+0x154>
  40acc2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40acc4:	2b01      	cmp	r3, #1
  40acc6:	f340 8287 	ble.w	40b1d8 <_dtoa_r+0x9f0>
  40acca:	2300      	movs	r3, #0
  40accc:	930c      	str	r3, [sp, #48]	; 0x30
  40acce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40acd0:	2001      	movs	r0, #1
  40acd2:	2b00      	cmp	r3, #0
  40acd4:	d1e4      	bne.n	40aca0 <_dtoa_r+0x4b8>
  40acd6:	9a06      	ldr	r2, [sp, #24]
  40acd8:	4410      	add	r0, r2
  40acda:	f010 001f 	ands.w	r0, r0, #31
  40acde:	f000 80a1 	beq.w	40ae24 <_dtoa_r+0x63c>
  40ace2:	f1c0 0320 	rsb	r3, r0, #32
  40ace6:	2b04      	cmp	r3, #4
  40ace8:	f340 849e 	ble.w	40b628 <_dtoa_r+0xe40>
  40acec:	9b08      	ldr	r3, [sp, #32]
  40acee:	f1c0 001c 	rsb	r0, r0, #28
  40acf2:	4403      	add	r3, r0
  40acf4:	9308      	str	r3, [sp, #32]
  40acf6:	4613      	mov	r3, r2
  40acf8:	4403      	add	r3, r0
  40acfa:	4405      	add	r5, r0
  40acfc:	9306      	str	r3, [sp, #24]
  40acfe:	9b08      	ldr	r3, [sp, #32]
  40ad00:	2b00      	cmp	r3, #0
  40ad02:	dd05      	ble.n	40ad10 <_dtoa_r+0x528>
  40ad04:	4649      	mov	r1, r9
  40ad06:	461a      	mov	r2, r3
  40ad08:	4620      	mov	r0, r4
  40ad0a:	f001 fba9 	bl	40c460 <__lshift>
  40ad0e:	4681      	mov	r9, r0
  40ad10:	9b06      	ldr	r3, [sp, #24]
  40ad12:	2b00      	cmp	r3, #0
  40ad14:	dd05      	ble.n	40ad22 <_dtoa_r+0x53a>
  40ad16:	4641      	mov	r1, r8
  40ad18:	461a      	mov	r2, r3
  40ad1a:	4620      	mov	r0, r4
  40ad1c:	f001 fba0 	bl	40c460 <__lshift>
  40ad20:	4680      	mov	r8, r0
  40ad22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40ad24:	2b00      	cmp	r3, #0
  40ad26:	f040 8086 	bne.w	40ae36 <_dtoa_r+0x64e>
  40ad2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ad2c:	2b00      	cmp	r3, #0
  40ad2e:	f340 8266 	ble.w	40b1fe <_dtoa_r+0xa16>
  40ad32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40ad34:	2b00      	cmp	r3, #0
  40ad36:	f000 8098 	beq.w	40ae6a <_dtoa_r+0x682>
  40ad3a:	2d00      	cmp	r5, #0
  40ad3c:	dd05      	ble.n	40ad4a <_dtoa_r+0x562>
  40ad3e:	4631      	mov	r1, r6
  40ad40:	462a      	mov	r2, r5
  40ad42:	4620      	mov	r0, r4
  40ad44:	f001 fb8c 	bl	40c460 <__lshift>
  40ad48:	4606      	mov	r6, r0
  40ad4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40ad4c:	2b00      	cmp	r3, #0
  40ad4e:	f040 8337 	bne.w	40b3c0 <_dtoa_r+0xbd8>
  40ad52:	9606      	str	r6, [sp, #24]
  40ad54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ad56:	9a04      	ldr	r2, [sp, #16]
  40ad58:	f8dd b018 	ldr.w	fp, [sp, #24]
  40ad5c:	3b01      	subs	r3, #1
  40ad5e:	18d3      	adds	r3, r2, r3
  40ad60:	930b      	str	r3, [sp, #44]	; 0x2c
  40ad62:	f00a 0301 	and.w	r3, sl, #1
  40ad66:	930c      	str	r3, [sp, #48]	; 0x30
  40ad68:	4617      	mov	r7, r2
  40ad6a:	46c2      	mov	sl, r8
  40ad6c:	4651      	mov	r1, sl
  40ad6e:	4648      	mov	r0, r9
  40ad70:	f7ff fca4 	bl	40a6bc <quorem>
  40ad74:	4631      	mov	r1, r6
  40ad76:	4605      	mov	r5, r0
  40ad78:	4648      	mov	r0, r9
  40ad7a:	f001 fbc3 	bl	40c504 <__mcmp>
  40ad7e:	465a      	mov	r2, fp
  40ad80:	900a      	str	r0, [sp, #40]	; 0x28
  40ad82:	4651      	mov	r1, sl
  40ad84:	4620      	mov	r0, r4
  40ad86:	f001 fbd9 	bl	40c53c <__mdiff>
  40ad8a:	68c2      	ldr	r2, [r0, #12]
  40ad8c:	4680      	mov	r8, r0
  40ad8e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40ad92:	2a00      	cmp	r2, #0
  40ad94:	f040 822b 	bne.w	40b1ee <_dtoa_r+0xa06>
  40ad98:	4601      	mov	r1, r0
  40ad9a:	4648      	mov	r0, r9
  40ad9c:	9308      	str	r3, [sp, #32]
  40ad9e:	f001 fbb1 	bl	40c504 <__mcmp>
  40ada2:	4641      	mov	r1, r8
  40ada4:	9006      	str	r0, [sp, #24]
  40ada6:	4620      	mov	r0, r4
  40ada8:	f001 f9d4 	bl	40c154 <_Bfree>
  40adac:	9a06      	ldr	r2, [sp, #24]
  40adae:	9b08      	ldr	r3, [sp, #32]
  40adb0:	b932      	cbnz	r2, 40adc0 <_dtoa_r+0x5d8>
  40adb2:	9924      	ldr	r1, [sp, #144]	; 0x90
  40adb4:	b921      	cbnz	r1, 40adc0 <_dtoa_r+0x5d8>
  40adb6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40adb8:	2a00      	cmp	r2, #0
  40adba:	f000 83ef 	beq.w	40b59c <_dtoa_r+0xdb4>
  40adbe:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40adc0:	990a      	ldr	r1, [sp, #40]	; 0x28
  40adc2:	2900      	cmp	r1, #0
  40adc4:	f2c0 829f 	blt.w	40b306 <_dtoa_r+0xb1e>
  40adc8:	d105      	bne.n	40add6 <_dtoa_r+0x5ee>
  40adca:	9924      	ldr	r1, [sp, #144]	; 0x90
  40adcc:	b919      	cbnz	r1, 40add6 <_dtoa_r+0x5ee>
  40adce:	990c      	ldr	r1, [sp, #48]	; 0x30
  40add0:	2900      	cmp	r1, #0
  40add2:	f000 8298 	beq.w	40b306 <_dtoa_r+0xb1e>
  40add6:	2a00      	cmp	r2, #0
  40add8:	f300 8306 	bgt.w	40b3e8 <_dtoa_r+0xc00>
  40addc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40adde:	703b      	strb	r3, [r7, #0]
  40ade0:	f107 0801 	add.w	r8, r7, #1
  40ade4:	4297      	cmp	r7, r2
  40ade6:	4645      	mov	r5, r8
  40ade8:	f000 830c 	beq.w	40b404 <_dtoa_r+0xc1c>
  40adec:	4649      	mov	r1, r9
  40adee:	2300      	movs	r3, #0
  40adf0:	220a      	movs	r2, #10
  40adf2:	4620      	mov	r0, r4
  40adf4:	f001 f9b8 	bl	40c168 <__multadd>
  40adf8:	455e      	cmp	r6, fp
  40adfa:	4681      	mov	r9, r0
  40adfc:	4631      	mov	r1, r6
  40adfe:	f04f 0300 	mov.w	r3, #0
  40ae02:	f04f 020a 	mov.w	r2, #10
  40ae06:	4620      	mov	r0, r4
  40ae08:	f000 81eb 	beq.w	40b1e2 <_dtoa_r+0x9fa>
  40ae0c:	f001 f9ac 	bl	40c168 <__multadd>
  40ae10:	4659      	mov	r1, fp
  40ae12:	4606      	mov	r6, r0
  40ae14:	2300      	movs	r3, #0
  40ae16:	220a      	movs	r2, #10
  40ae18:	4620      	mov	r0, r4
  40ae1a:	f001 f9a5 	bl	40c168 <__multadd>
  40ae1e:	4647      	mov	r7, r8
  40ae20:	4683      	mov	fp, r0
  40ae22:	e7a3      	b.n	40ad6c <_dtoa_r+0x584>
  40ae24:	201c      	movs	r0, #28
  40ae26:	9b08      	ldr	r3, [sp, #32]
  40ae28:	4403      	add	r3, r0
  40ae2a:	9308      	str	r3, [sp, #32]
  40ae2c:	9b06      	ldr	r3, [sp, #24]
  40ae2e:	4403      	add	r3, r0
  40ae30:	4405      	add	r5, r0
  40ae32:	9306      	str	r3, [sp, #24]
  40ae34:	e763      	b.n	40acfe <_dtoa_r+0x516>
  40ae36:	4641      	mov	r1, r8
  40ae38:	4648      	mov	r0, r9
  40ae3a:	f001 fb63 	bl	40c504 <__mcmp>
  40ae3e:	2800      	cmp	r0, #0
  40ae40:	f6bf af73 	bge.w	40ad2a <_dtoa_r+0x542>
  40ae44:	9f02      	ldr	r7, [sp, #8]
  40ae46:	4649      	mov	r1, r9
  40ae48:	2300      	movs	r3, #0
  40ae4a:	220a      	movs	r2, #10
  40ae4c:	4620      	mov	r0, r4
  40ae4e:	3f01      	subs	r7, #1
  40ae50:	9702      	str	r7, [sp, #8]
  40ae52:	f001 f989 	bl	40c168 <__multadd>
  40ae56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40ae58:	4681      	mov	r9, r0
  40ae5a:	2b00      	cmp	r3, #0
  40ae5c:	f040 83b6 	bne.w	40b5cc <_dtoa_r+0xde4>
  40ae60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40ae62:	2b00      	cmp	r3, #0
  40ae64:	f340 83bf 	ble.w	40b5e6 <_dtoa_r+0xdfe>
  40ae68:	930a      	str	r3, [sp, #40]	; 0x28
  40ae6a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40ae6e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40ae70:	465d      	mov	r5, fp
  40ae72:	e002      	b.n	40ae7a <_dtoa_r+0x692>
  40ae74:	f001 f978 	bl	40c168 <__multadd>
  40ae78:	4681      	mov	r9, r0
  40ae7a:	4641      	mov	r1, r8
  40ae7c:	4648      	mov	r0, r9
  40ae7e:	f7ff fc1d 	bl	40a6bc <quorem>
  40ae82:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40ae86:	f805 ab01 	strb.w	sl, [r5], #1
  40ae8a:	eba5 030b 	sub.w	r3, r5, fp
  40ae8e:	42bb      	cmp	r3, r7
  40ae90:	f04f 020a 	mov.w	r2, #10
  40ae94:	f04f 0300 	mov.w	r3, #0
  40ae98:	4649      	mov	r1, r9
  40ae9a:	4620      	mov	r0, r4
  40ae9c:	dbea      	blt.n	40ae74 <_dtoa_r+0x68c>
  40ae9e:	9b04      	ldr	r3, [sp, #16]
  40aea0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40aea2:	2a01      	cmp	r2, #1
  40aea4:	bfac      	ite	ge
  40aea6:	189b      	addge	r3, r3, r2
  40aea8:	3301      	addlt	r3, #1
  40aeaa:	461d      	mov	r5, r3
  40aeac:	f04f 0b00 	mov.w	fp, #0
  40aeb0:	4649      	mov	r1, r9
  40aeb2:	2201      	movs	r2, #1
  40aeb4:	4620      	mov	r0, r4
  40aeb6:	f001 fad3 	bl	40c460 <__lshift>
  40aeba:	4641      	mov	r1, r8
  40aebc:	4681      	mov	r9, r0
  40aebe:	f001 fb21 	bl	40c504 <__mcmp>
  40aec2:	2800      	cmp	r0, #0
  40aec4:	f340 823d 	ble.w	40b342 <_dtoa_r+0xb5a>
  40aec8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40aecc:	9904      	ldr	r1, [sp, #16]
  40aece:	1e6b      	subs	r3, r5, #1
  40aed0:	e004      	b.n	40aedc <_dtoa_r+0x6f4>
  40aed2:	428b      	cmp	r3, r1
  40aed4:	f000 81ae 	beq.w	40b234 <_dtoa_r+0xa4c>
  40aed8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40aedc:	2a39      	cmp	r2, #57	; 0x39
  40aede:	f103 0501 	add.w	r5, r3, #1
  40aee2:	d0f6      	beq.n	40aed2 <_dtoa_r+0x6ea>
  40aee4:	3201      	adds	r2, #1
  40aee6:	701a      	strb	r2, [r3, #0]
  40aee8:	4641      	mov	r1, r8
  40aeea:	4620      	mov	r0, r4
  40aeec:	f001 f932 	bl	40c154 <_Bfree>
  40aef0:	2e00      	cmp	r6, #0
  40aef2:	f43f ae3d 	beq.w	40ab70 <_dtoa_r+0x388>
  40aef6:	f1bb 0f00 	cmp.w	fp, #0
  40aefa:	d005      	beq.n	40af08 <_dtoa_r+0x720>
  40aefc:	45b3      	cmp	fp, r6
  40aefe:	d003      	beq.n	40af08 <_dtoa_r+0x720>
  40af00:	4659      	mov	r1, fp
  40af02:	4620      	mov	r0, r4
  40af04:	f001 f926 	bl	40c154 <_Bfree>
  40af08:	4631      	mov	r1, r6
  40af0a:	4620      	mov	r0, r4
  40af0c:	f001 f922 	bl	40c154 <_Bfree>
  40af10:	e62e      	b.n	40ab70 <_dtoa_r+0x388>
  40af12:	2300      	movs	r3, #0
  40af14:	930b      	str	r3, [sp, #44]	; 0x2c
  40af16:	9b02      	ldr	r3, [sp, #8]
  40af18:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40af1a:	4413      	add	r3, r2
  40af1c:	930f      	str	r3, [sp, #60]	; 0x3c
  40af1e:	3301      	adds	r3, #1
  40af20:	2b01      	cmp	r3, #1
  40af22:	461f      	mov	r7, r3
  40af24:	461e      	mov	r6, r3
  40af26:	930a      	str	r3, [sp, #40]	; 0x28
  40af28:	bfb8      	it	lt
  40af2a:	2701      	movlt	r7, #1
  40af2c:	2100      	movs	r1, #0
  40af2e:	2f17      	cmp	r7, #23
  40af30:	6461      	str	r1, [r4, #68]	; 0x44
  40af32:	d90a      	bls.n	40af4a <_dtoa_r+0x762>
  40af34:	2201      	movs	r2, #1
  40af36:	2304      	movs	r3, #4
  40af38:	005b      	lsls	r3, r3, #1
  40af3a:	f103 0014 	add.w	r0, r3, #20
  40af3e:	4287      	cmp	r7, r0
  40af40:	4611      	mov	r1, r2
  40af42:	f102 0201 	add.w	r2, r2, #1
  40af46:	d2f7      	bcs.n	40af38 <_dtoa_r+0x750>
  40af48:	6461      	str	r1, [r4, #68]	; 0x44
  40af4a:	4620      	mov	r0, r4
  40af4c:	f001 f8dc 	bl	40c108 <_Balloc>
  40af50:	2e0e      	cmp	r6, #14
  40af52:	9004      	str	r0, [sp, #16]
  40af54:	6420      	str	r0, [r4, #64]	; 0x40
  40af56:	f63f ad41 	bhi.w	40a9dc <_dtoa_r+0x1f4>
  40af5a:	2d00      	cmp	r5, #0
  40af5c:	f43f ad3e 	beq.w	40a9dc <_dtoa_r+0x1f4>
  40af60:	9902      	ldr	r1, [sp, #8]
  40af62:	2900      	cmp	r1, #0
  40af64:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  40af68:	f340 8202 	ble.w	40b370 <_dtoa_r+0xb88>
  40af6c:	4bb8      	ldr	r3, [pc, #736]	; (40b250 <_dtoa_r+0xa68>)
  40af6e:	f001 020f 	and.w	r2, r1, #15
  40af72:	110d      	asrs	r5, r1, #4
  40af74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40af78:	06e9      	lsls	r1, r5, #27
  40af7a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40af7e:	f140 81ae 	bpl.w	40b2de <_dtoa_r+0xaf6>
  40af82:	4bb4      	ldr	r3, [pc, #720]	; (40b254 <_dtoa_r+0xa6c>)
  40af84:	4650      	mov	r0, sl
  40af86:	4659      	mov	r1, fp
  40af88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40af8c:	f7fb fb42 	bl	406614 <__aeabi_ddiv>
  40af90:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40af94:	f005 050f 	and.w	r5, r5, #15
  40af98:	f04f 0a03 	mov.w	sl, #3
  40af9c:	b18d      	cbz	r5, 40afc2 <_dtoa_r+0x7da>
  40af9e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40b254 <_dtoa_r+0xa6c>
  40afa2:	07ea      	lsls	r2, r5, #31
  40afa4:	d509      	bpl.n	40afba <_dtoa_r+0x7d2>
  40afa6:	4630      	mov	r0, r6
  40afa8:	4639      	mov	r1, r7
  40afaa:	e9d8 2300 	ldrd	r2, r3, [r8]
  40afae:	f7fb fa07 	bl	4063c0 <__aeabi_dmul>
  40afb2:	f10a 0a01 	add.w	sl, sl, #1
  40afb6:	4606      	mov	r6, r0
  40afb8:	460f      	mov	r7, r1
  40afba:	106d      	asrs	r5, r5, #1
  40afbc:	f108 0808 	add.w	r8, r8, #8
  40afc0:	d1ef      	bne.n	40afa2 <_dtoa_r+0x7ba>
  40afc2:	463b      	mov	r3, r7
  40afc4:	4632      	mov	r2, r6
  40afc6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40afca:	f7fb fb23 	bl	406614 <__aeabi_ddiv>
  40afce:	4607      	mov	r7, r0
  40afd0:	4688      	mov	r8, r1
  40afd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40afd4:	b143      	cbz	r3, 40afe8 <_dtoa_r+0x800>
  40afd6:	2200      	movs	r2, #0
  40afd8:	4b9f      	ldr	r3, [pc, #636]	; (40b258 <_dtoa_r+0xa70>)
  40afda:	4638      	mov	r0, r7
  40afdc:	4641      	mov	r1, r8
  40afde:	f7fb fc61 	bl	4068a4 <__aeabi_dcmplt>
  40afe2:	2800      	cmp	r0, #0
  40afe4:	f040 8286 	bne.w	40b4f4 <_dtoa_r+0xd0c>
  40afe8:	4650      	mov	r0, sl
  40afea:	f7fb f983 	bl	4062f4 <__aeabi_i2d>
  40afee:	463a      	mov	r2, r7
  40aff0:	4643      	mov	r3, r8
  40aff2:	f7fb f9e5 	bl	4063c0 <__aeabi_dmul>
  40aff6:	4b99      	ldr	r3, [pc, #612]	; (40b25c <_dtoa_r+0xa74>)
  40aff8:	2200      	movs	r2, #0
  40affa:	f7fb f82f 	bl	40605c <__adddf3>
  40affe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b000:	4605      	mov	r5, r0
  40b002:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40b006:	2b00      	cmp	r3, #0
  40b008:	f000 813e 	beq.w	40b288 <_dtoa_r+0xaa0>
  40b00c:	9b02      	ldr	r3, [sp, #8]
  40b00e:	9315      	str	r3, [sp, #84]	; 0x54
  40b010:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b012:	9312      	str	r3, [sp, #72]	; 0x48
  40b014:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40b016:	2b00      	cmp	r3, #0
  40b018:	f000 81fa 	beq.w	40b410 <_dtoa_r+0xc28>
  40b01c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40b01e:	4b8c      	ldr	r3, [pc, #560]	; (40b250 <_dtoa_r+0xa68>)
  40b020:	498f      	ldr	r1, [pc, #572]	; (40b260 <_dtoa_r+0xa78>)
  40b022:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40b026:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40b02a:	2000      	movs	r0, #0
  40b02c:	f7fb faf2 	bl	406614 <__aeabi_ddiv>
  40b030:	462a      	mov	r2, r5
  40b032:	4633      	mov	r3, r6
  40b034:	f7fb f810 	bl	406058 <__aeabi_dsub>
  40b038:	4682      	mov	sl, r0
  40b03a:	468b      	mov	fp, r1
  40b03c:	4638      	mov	r0, r7
  40b03e:	4641      	mov	r1, r8
  40b040:	f002 f8b4 	bl	40d1ac <__aeabi_d2iz>
  40b044:	4605      	mov	r5, r0
  40b046:	f7fb f955 	bl	4062f4 <__aeabi_i2d>
  40b04a:	4602      	mov	r2, r0
  40b04c:	460b      	mov	r3, r1
  40b04e:	4638      	mov	r0, r7
  40b050:	4641      	mov	r1, r8
  40b052:	f7fb f801 	bl	406058 <__aeabi_dsub>
  40b056:	3530      	adds	r5, #48	; 0x30
  40b058:	fa5f f885 	uxtb.w	r8, r5
  40b05c:	9d04      	ldr	r5, [sp, #16]
  40b05e:	4606      	mov	r6, r0
  40b060:	460f      	mov	r7, r1
  40b062:	f885 8000 	strb.w	r8, [r5]
  40b066:	4602      	mov	r2, r0
  40b068:	460b      	mov	r3, r1
  40b06a:	4650      	mov	r0, sl
  40b06c:	4659      	mov	r1, fp
  40b06e:	3501      	adds	r5, #1
  40b070:	f7fb fc36 	bl	4068e0 <__aeabi_dcmpgt>
  40b074:	2800      	cmp	r0, #0
  40b076:	d154      	bne.n	40b122 <_dtoa_r+0x93a>
  40b078:	4632      	mov	r2, r6
  40b07a:	463b      	mov	r3, r7
  40b07c:	2000      	movs	r0, #0
  40b07e:	4976      	ldr	r1, [pc, #472]	; (40b258 <_dtoa_r+0xa70>)
  40b080:	f7fa ffea 	bl	406058 <__aeabi_dsub>
  40b084:	4602      	mov	r2, r0
  40b086:	460b      	mov	r3, r1
  40b088:	4650      	mov	r0, sl
  40b08a:	4659      	mov	r1, fp
  40b08c:	f7fb fc28 	bl	4068e0 <__aeabi_dcmpgt>
  40b090:	2800      	cmp	r0, #0
  40b092:	f040 8270 	bne.w	40b576 <_dtoa_r+0xd8e>
  40b096:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40b098:	2a01      	cmp	r2, #1
  40b09a:	f000 8111 	beq.w	40b2c0 <_dtoa_r+0xad8>
  40b09e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b0a0:	9a04      	ldr	r2, [sp, #16]
  40b0a2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40b0a6:	4413      	add	r3, r2
  40b0a8:	4699      	mov	r9, r3
  40b0aa:	e00d      	b.n	40b0c8 <_dtoa_r+0x8e0>
  40b0ac:	2000      	movs	r0, #0
  40b0ae:	496a      	ldr	r1, [pc, #424]	; (40b258 <_dtoa_r+0xa70>)
  40b0b0:	f7fa ffd2 	bl	406058 <__aeabi_dsub>
  40b0b4:	4652      	mov	r2, sl
  40b0b6:	465b      	mov	r3, fp
  40b0b8:	f7fb fbf4 	bl	4068a4 <__aeabi_dcmplt>
  40b0bc:	2800      	cmp	r0, #0
  40b0be:	f040 8258 	bne.w	40b572 <_dtoa_r+0xd8a>
  40b0c2:	454d      	cmp	r5, r9
  40b0c4:	f000 80fa 	beq.w	40b2bc <_dtoa_r+0xad4>
  40b0c8:	4650      	mov	r0, sl
  40b0ca:	4659      	mov	r1, fp
  40b0cc:	2200      	movs	r2, #0
  40b0ce:	4b65      	ldr	r3, [pc, #404]	; (40b264 <_dtoa_r+0xa7c>)
  40b0d0:	f7fb f976 	bl	4063c0 <__aeabi_dmul>
  40b0d4:	2200      	movs	r2, #0
  40b0d6:	4b63      	ldr	r3, [pc, #396]	; (40b264 <_dtoa_r+0xa7c>)
  40b0d8:	4682      	mov	sl, r0
  40b0da:	468b      	mov	fp, r1
  40b0dc:	4630      	mov	r0, r6
  40b0de:	4639      	mov	r1, r7
  40b0e0:	f7fb f96e 	bl	4063c0 <__aeabi_dmul>
  40b0e4:	460f      	mov	r7, r1
  40b0e6:	4606      	mov	r6, r0
  40b0e8:	f002 f860 	bl	40d1ac <__aeabi_d2iz>
  40b0ec:	4680      	mov	r8, r0
  40b0ee:	f7fb f901 	bl	4062f4 <__aeabi_i2d>
  40b0f2:	4602      	mov	r2, r0
  40b0f4:	460b      	mov	r3, r1
  40b0f6:	4630      	mov	r0, r6
  40b0f8:	4639      	mov	r1, r7
  40b0fa:	f7fa ffad 	bl	406058 <__aeabi_dsub>
  40b0fe:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40b102:	fa5f f888 	uxtb.w	r8, r8
  40b106:	4652      	mov	r2, sl
  40b108:	465b      	mov	r3, fp
  40b10a:	f805 8b01 	strb.w	r8, [r5], #1
  40b10e:	4606      	mov	r6, r0
  40b110:	460f      	mov	r7, r1
  40b112:	f7fb fbc7 	bl	4068a4 <__aeabi_dcmplt>
  40b116:	4632      	mov	r2, r6
  40b118:	463b      	mov	r3, r7
  40b11a:	2800      	cmp	r0, #0
  40b11c:	d0c6      	beq.n	40b0ac <_dtoa_r+0x8c4>
  40b11e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40b122:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40b124:	9302      	str	r3, [sp, #8]
  40b126:	e523      	b.n	40ab70 <_dtoa_r+0x388>
  40b128:	2300      	movs	r3, #0
  40b12a:	930b      	str	r3, [sp, #44]	; 0x2c
  40b12c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40b12e:	2b00      	cmp	r3, #0
  40b130:	f340 80dc 	ble.w	40b2ec <_dtoa_r+0xb04>
  40b134:	461f      	mov	r7, r3
  40b136:	461e      	mov	r6, r3
  40b138:	930f      	str	r3, [sp, #60]	; 0x3c
  40b13a:	930a      	str	r3, [sp, #40]	; 0x28
  40b13c:	e6f6      	b.n	40af2c <_dtoa_r+0x744>
  40b13e:	2301      	movs	r3, #1
  40b140:	930b      	str	r3, [sp, #44]	; 0x2c
  40b142:	e7f3      	b.n	40b12c <_dtoa_r+0x944>
  40b144:	f1ba 0f00 	cmp.w	sl, #0
  40b148:	f47f ada8 	bne.w	40ac9c <_dtoa_r+0x4b4>
  40b14c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40b150:	2b00      	cmp	r3, #0
  40b152:	f47f adba 	bne.w	40acca <_dtoa_r+0x4e2>
  40b156:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40b15a:	0d3f      	lsrs	r7, r7, #20
  40b15c:	053f      	lsls	r7, r7, #20
  40b15e:	2f00      	cmp	r7, #0
  40b160:	f000 820d 	beq.w	40b57e <_dtoa_r+0xd96>
  40b164:	9b08      	ldr	r3, [sp, #32]
  40b166:	3301      	adds	r3, #1
  40b168:	9308      	str	r3, [sp, #32]
  40b16a:	9b06      	ldr	r3, [sp, #24]
  40b16c:	3301      	adds	r3, #1
  40b16e:	9306      	str	r3, [sp, #24]
  40b170:	2301      	movs	r3, #1
  40b172:	930c      	str	r3, [sp, #48]	; 0x30
  40b174:	e5ab      	b.n	40acce <_dtoa_r+0x4e6>
  40b176:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b178:	2b00      	cmp	r3, #0
  40b17a:	f73f ac42 	bgt.w	40aa02 <_dtoa_r+0x21a>
  40b17e:	f040 8221 	bne.w	40b5c4 <_dtoa_r+0xddc>
  40b182:	2200      	movs	r2, #0
  40b184:	4b38      	ldr	r3, [pc, #224]	; (40b268 <_dtoa_r+0xa80>)
  40b186:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40b18a:	f7fb f919 	bl	4063c0 <__aeabi_dmul>
  40b18e:	4652      	mov	r2, sl
  40b190:	465b      	mov	r3, fp
  40b192:	f7fb fb9b 	bl	4068cc <__aeabi_dcmpge>
  40b196:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40b19a:	4646      	mov	r6, r8
  40b19c:	2800      	cmp	r0, #0
  40b19e:	d041      	beq.n	40b224 <_dtoa_r+0xa3c>
  40b1a0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40b1a2:	9d04      	ldr	r5, [sp, #16]
  40b1a4:	43db      	mvns	r3, r3
  40b1a6:	9302      	str	r3, [sp, #8]
  40b1a8:	4641      	mov	r1, r8
  40b1aa:	4620      	mov	r0, r4
  40b1ac:	f000 ffd2 	bl	40c154 <_Bfree>
  40b1b0:	2e00      	cmp	r6, #0
  40b1b2:	f43f acdd 	beq.w	40ab70 <_dtoa_r+0x388>
  40b1b6:	e6a7      	b.n	40af08 <_dtoa_r+0x720>
  40b1b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40b1ba:	4649      	mov	r1, r9
  40b1bc:	4620      	mov	r0, r4
  40b1be:	f001 f8ff 	bl	40c3c0 <__pow5mult>
  40b1c2:	4681      	mov	r9, r0
  40b1c4:	e558      	b.n	40ac78 <_dtoa_r+0x490>
  40b1c6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40b1c8:	2a00      	cmp	r2, #0
  40b1ca:	f000 8187 	beq.w	40b4dc <_dtoa_r+0xcf4>
  40b1ce:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40b1d2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40b1d4:	9d08      	ldr	r5, [sp, #32]
  40b1d6:	e4f2      	b.n	40abbe <_dtoa_r+0x3d6>
  40b1d8:	f1ba 0f00 	cmp.w	sl, #0
  40b1dc:	f47f ad75 	bne.w	40acca <_dtoa_r+0x4e2>
  40b1e0:	e7b4      	b.n	40b14c <_dtoa_r+0x964>
  40b1e2:	f000 ffc1 	bl	40c168 <__multadd>
  40b1e6:	4647      	mov	r7, r8
  40b1e8:	4606      	mov	r6, r0
  40b1ea:	4683      	mov	fp, r0
  40b1ec:	e5be      	b.n	40ad6c <_dtoa_r+0x584>
  40b1ee:	4601      	mov	r1, r0
  40b1f0:	4620      	mov	r0, r4
  40b1f2:	9306      	str	r3, [sp, #24]
  40b1f4:	f000 ffae 	bl	40c154 <_Bfree>
  40b1f8:	2201      	movs	r2, #1
  40b1fa:	9b06      	ldr	r3, [sp, #24]
  40b1fc:	e5e0      	b.n	40adc0 <_dtoa_r+0x5d8>
  40b1fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b200:	2b02      	cmp	r3, #2
  40b202:	f77f ad96 	ble.w	40ad32 <_dtoa_r+0x54a>
  40b206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b208:	2b00      	cmp	r3, #0
  40b20a:	d1c9      	bne.n	40b1a0 <_dtoa_r+0x9b8>
  40b20c:	4641      	mov	r1, r8
  40b20e:	2205      	movs	r2, #5
  40b210:	4620      	mov	r0, r4
  40b212:	f000 ffa9 	bl	40c168 <__multadd>
  40b216:	4601      	mov	r1, r0
  40b218:	4680      	mov	r8, r0
  40b21a:	4648      	mov	r0, r9
  40b21c:	f001 f972 	bl	40c504 <__mcmp>
  40b220:	2800      	cmp	r0, #0
  40b222:	ddbd      	ble.n	40b1a0 <_dtoa_r+0x9b8>
  40b224:	9a02      	ldr	r2, [sp, #8]
  40b226:	9904      	ldr	r1, [sp, #16]
  40b228:	2331      	movs	r3, #49	; 0x31
  40b22a:	3201      	adds	r2, #1
  40b22c:	9202      	str	r2, [sp, #8]
  40b22e:	700b      	strb	r3, [r1, #0]
  40b230:	1c4d      	adds	r5, r1, #1
  40b232:	e7b9      	b.n	40b1a8 <_dtoa_r+0x9c0>
  40b234:	9a02      	ldr	r2, [sp, #8]
  40b236:	3201      	adds	r2, #1
  40b238:	9202      	str	r2, [sp, #8]
  40b23a:	9a04      	ldr	r2, [sp, #16]
  40b23c:	2331      	movs	r3, #49	; 0x31
  40b23e:	7013      	strb	r3, [r2, #0]
  40b240:	e652      	b.n	40aee8 <_dtoa_r+0x700>
  40b242:	2301      	movs	r3, #1
  40b244:	930b      	str	r3, [sp, #44]	; 0x2c
  40b246:	e666      	b.n	40af16 <_dtoa_r+0x72e>
  40b248:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40b24c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40b24e:	e48f      	b.n	40ab70 <_dtoa_r+0x388>
  40b250:	0040dd70 	.word	0x0040dd70
  40b254:	0040dd48 	.word	0x0040dd48
  40b258:	3ff00000 	.word	0x3ff00000
  40b25c:	401c0000 	.word	0x401c0000
  40b260:	3fe00000 	.word	0x3fe00000
  40b264:	40240000 	.word	0x40240000
  40b268:	40140000 	.word	0x40140000
  40b26c:	4650      	mov	r0, sl
  40b26e:	f7fb f841 	bl	4062f4 <__aeabi_i2d>
  40b272:	463a      	mov	r2, r7
  40b274:	4643      	mov	r3, r8
  40b276:	f7fb f8a3 	bl	4063c0 <__aeabi_dmul>
  40b27a:	2200      	movs	r2, #0
  40b27c:	4bc1      	ldr	r3, [pc, #772]	; (40b584 <_dtoa_r+0xd9c>)
  40b27e:	f7fa feed 	bl	40605c <__adddf3>
  40b282:	4605      	mov	r5, r0
  40b284:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40b288:	4641      	mov	r1, r8
  40b28a:	2200      	movs	r2, #0
  40b28c:	4bbe      	ldr	r3, [pc, #760]	; (40b588 <_dtoa_r+0xda0>)
  40b28e:	4638      	mov	r0, r7
  40b290:	f7fa fee2 	bl	406058 <__aeabi_dsub>
  40b294:	462a      	mov	r2, r5
  40b296:	4633      	mov	r3, r6
  40b298:	4682      	mov	sl, r0
  40b29a:	468b      	mov	fp, r1
  40b29c:	f7fb fb20 	bl	4068e0 <__aeabi_dcmpgt>
  40b2a0:	4680      	mov	r8, r0
  40b2a2:	2800      	cmp	r0, #0
  40b2a4:	f040 8110 	bne.w	40b4c8 <_dtoa_r+0xce0>
  40b2a8:	462a      	mov	r2, r5
  40b2aa:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40b2ae:	4650      	mov	r0, sl
  40b2b0:	4659      	mov	r1, fp
  40b2b2:	f7fb faf7 	bl	4068a4 <__aeabi_dcmplt>
  40b2b6:	b118      	cbz	r0, 40b2c0 <_dtoa_r+0xad8>
  40b2b8:	4646      	mov	r6, r8
  40b2ba:	e771      	b.n	40b1a0 <_dtoa_r+0x9b8>
  40b2bc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40b2c0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40b2c4:	f7ff bb8a 	b.w	40a9dc <_dtoa_r+0x1f4>
  40b2c8:	9804      	ldr	r0, [sp, #16]
  40b2ca:	f7ff babb 	b.w	40a844 <_dtoa_r+0x5c>
  40b2ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40b2d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40b2d2:	970c      	str	r7, [sp, #48]	; 0x30
  40b2d4:	1afb      	subs	r3, r7, r3
  40b2d6:	441a      	add	r2, r3
  40b2d8:	920d      	str	r2, [sp, #52]	; 0x34
  40b2da:	2700      	movs	r7, #0
  40b2dc:	e469      	b.n	40abb2 <_dtoa_r+0x3ca>
  40b2de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40b2e2:	f04f 0a02 	mov.w	sl, #2
  40b2e6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40b2ea:	e657      	b.n	40af9c <_dtoa_r+0x7b4>
  40b2ec:	2100      	movs	r1, #0
  40b2ee:	2301      	movs	r3, #1
  40b2f0:	6461      	str	r1, [r4, #68]	; 0x44
  40b2f2:	4620      	mov	r0, r4
  40b2f4:	9325      	str	r3, [sp, #148]	; 0x94
  40b2f6:	f000 ff07 	bl	40c108 <_Balloc>
  40b2fa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40b2fc:	9004      	str	r0, [sp, #16]
  40b2fe:	6420      	str	r0, [r4, #64]	; 0x40
  40b300:	930a      	str	r3, [sp, #40]	; 0x28
  40b302:	930f      	str	r3, [sp, #60]	; 0x3c
  40b304:	e629      	b.n	40af5a <_dtoa_r+0x772>
  40b306:	2a00      	cmp	r2, #0
  40b308:	46d0      	mov	r8, sl
  40b30a:	f8cd b018 	str.w	fp, [sp, #24]
  40b30e:	469a      	mov	sl, r3
  40b310:	dd11      	ble.n	40b336 <_dtoa_r+0xb4e>
  40b312:	4649      	mov	r1, r9
  40b314:	2201      	movs	r2, #1
  40b316:	4620      	mov	r0, r4
  40b318:	f001 f8a2 	bl	40c460 <__lshift>
  40b31c:	4641      	mov	r1, r8
  40b31e:	4681      	mov	r9, r0
  40b320:	f001 f8f0 	bl	40c504 <__mcmp>
  40b324:	2800      	cmp	r0, #0
  40b326:	f340 8146 	ble.w	40b5b6 <_dtoa_r+0xdce>
  40b32a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40b32e:	f000 8106 	beq.w	40b53e <_dtoa_r+0xd56>
  40b332:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40b336:	46b3      	mov	fp, r6
  40b338:	f887 a000 	strb.w	sl, [r7]
  40b33c:	1c7d      	adds	r5, r7, #1
  40b33e:	9e06      	ldr	r6, [sp, #24]
  40b340:	e5d2      	b.n	40aee8 <_dtoa_r+0x700>
  40b342:	d104      	bne.n	40b34e <_dtoa_r+0xb66>
  40b344:	f01a 0f01 	tst.w	sl, #1
  40b348:	d001      	beq.n	40b34e <_dtoa_r+0xb66>
  40b34a:	e5bd      	b.n	40aec8 <_dtoa_r+0x6e0>
  40b34c:	4615      	mov	r5, r2
  40b34e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40b352:	2b30      	cmp	r3, #48	; 0x30
  40b354:	f105 32ff 	add.w	r2, r5, #4294967295
  40b358:	d0f8      	beq.n	40b34c <_dtoa_r+0xb64>
  40b35a:	e5c5      	b.n	40aee8 <_dtoa_r+0x700>
  40b35c:	9904      	ldr	r1, [sp, #16]
  40b35e:	2230      	movs	r2, #48	; 0x30
  40b360:	700a      	strb	r2, [r1, #0]
  40b362:	9a02      	ldr	r2, [sp, #8]
  40b364:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40b368:	3201      	adds	r2, #1
  40b36a:	9202      	str	r2, [sp, #8]
  40b36c:	f7ff bbfc 	b.w	40ab68 <_dtoa_r+0x380>
  40b370:	f000 80bb 	beq.w	40b4ea <_dtoa_r+0xd02>
  40b374:	9b02      	ldr	r3, [sp, #8]
  40b376:	425d      	negs	r5, r3
  40b378:	4b84      	ldr	r3, [pc, #528]	; (40b58c <_dtoa_r+0xda4>)
  40b37a:	f005 020f 	and.w	r2, r5, #15
  40b37e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40b382:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b386:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40b38a:	f7fb f819 	bl	4063c0 <__aeabi_dmul>
  40b38e:	112d      	asrs	r5, r5, #4
  40b390:	4607      	mov	r7, r0
  40b392:	4688      	mov	r8, r1
  40b394:	f000 812c 	beq.w	40b5f0 <_dtoa_r+0xe08>
  40b398:	4e7d      	ldr	r6, [pc, #500]	; (40b590 <_dtoa_r+0xda8>)
  40b39a:	f04f 0a02 	mov.w	sl, #2
  40b39e:	07eb      	lsls	r3, r5, #31
  40b3a0:	d509      	bpl.n	40b3b6 <_dtoa_r+0xbce>
  40b3a2:	4638      	mov	r0, r7
  40b3a4:	4641      	mov	r1, r8
  40b3a6:	e9d6 2300 	ldrd	r2, r3, [r6]
  40b3aa:	f7fb f809 	bl	4063c0 <__aeabi_dmul>
  40b3ae:	f10a 0a01 	add.w	sl, sl, #1
  40b3b2:	4607      	mov	r7, r0
  40b3b4:	4688      	mov	r8, r1
  40b3b6:	106d      	asrs	r5, r5, #1
  40b3b8:	f106 0608 	add.w	r6, r6, #8
  40b3bc:	d1ef      	bne.n	40b39e <_dtoa_r+0xbb6>
  40b3be:	e608      	b.n	40afd2 <_dtoa_r+0x7ea>
  40b3c0:	6871      	ldr	r1, [r6, #4]
  40b3c2:	4620      	mov	r0, r4
  40b3c4:	f000 fea0 	bl	40c108 <_Balloc>
  40b3c8:	6933      	ldr	r3, [r6, #16]
  40b3ca:	3302      	adds	r3, #2
  40b3cc:	009a      	lsls	r2, r3, #2
  40b3ce:	4605      	mov	r5, r0
  40b3d0:	f106 010c 	add.w	r1, r6, #12
  40b3d4:	300c      	adds	r0, #12
  40b3d6:	f7fc f8f1 	bl	4075bc <memcpy>
  40b3da:	4629      	mov	r1, r5
  40b3dc:	2201      	movs	r2, #1
  40b3de:	4620      	mov	r0, r4
  40b3e0:	f001 f83e 	bl	40c460 <__lshift>
  40b3e4:	9006      	str	r0, [sp, #24]
  40b3e6:	e4b5      	b.n	40ad54 <_dtoa_r+0x56c>
  40b3e8:	2b39      	cmp	r3, #57	; 0x39
  40b3ea:	f8cd b018 	str.w	fp, [sp, #24]
  40b3ee:	46d0      	mov	r8, sl
  40b3f0:	f000 80a5 	beq.w	40b53e <_dtoa_r+0xd56>
  40b3f4:	f103 0a01 	add.w	sl, r3, #1
  40b3f8:	46b3      	mov	fp, r6
  40b3fa:	f887 a000 	strb.w	sl, [r7]
  40b3fe:	1c7d      	adds	r5, r7, #1
  40b400:	9e06      	ldr	r6, [sp, #24]
  40b402:	e571      	b.n	40aee8 <_dtoa_r+0x700>
  40b404:	465a      	mov	r2, fp
  40b406:	46d0      	mov	r8, sl
  40b408:	46b3      	mov	fp, r6
  40b40a:	469a      	mov	sl, r3
  40b40c:	4616      	mov	r6, r2
  40b40e:	e54f      	b.n	40aeb0 <_dtoa_r+0x6c8>
  40b410:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b412:	495e      	ldr	r1, [pc, #376]	; (40b58c <_dtoa_r+0xda4>)
  40b414:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  40b418:	462a      	mov	r2, r5
  40b41a:	4633      	mov	r3, r6
  40b41c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  40b420:	f7fa ffce 	bl	4063c0 <__aeabi_dmul>
  40b424:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  40b428:	4638      	mov	r0, r7
  40b42a:	4641      	mov	r1, r8
  40b42c:	f001 febe 	bl	40d1ac <__aeabi_d2iz>
  40b430:	4605      	mov	r5, r0
  40b432:	f7fa ff5f 	bl	4062f4 <__aeabi_i2d>
  40b436:	460b      	mov	r3, r1
  40b438:	4602      	mov	r2, r0
  40b43a:	4641      	mov	r1, r8
  40b43c:	4638      	mov	r0, r7
  40b43e:	f7fa fe0b 	bl	406058 <__aeabi_dsub>
  40b442:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b444:	460f      	mov	r7, r1
  40b446:	9904      	ldr	r1, [sp, #16]
  40b448:	3530      	adds	r5, #48	; 0x30
  40b44a:	2b01      	cmp	r3, #1
  40b44c:	700d      	strb	r5, [r1, #0]
  40b44e:	4606      	mov	r6, r0
  40b450:	f101 0501 	add.w	r5, r1, #1
  40b454:	d026      	beq.n	40b4a4 <_dtoa_r+0xcbc>
  40b456:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b458:	9a04      	ldr	r2, [sp, #16]
  40b45a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 40b598 <_dtoa_r+0xdb0>
  40b45e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40b462:	4413      	add	r3, r2
  40b464:	f04f 0a00 	mov.w	sl, #0
  40b468:	4699      	mov	r9, r3
  40b46a:	4652      	mov	r2, sl
  40b46c:	465b      	mov	r3, fp
  40b46e:	4630      	mov	r0, r6
  40b470:	4639      	mov	r1, r7
  40b472:	f7fa ffa5 	bl	4063c0 <__aeabi_dmul>
  40b476:	460f      	mov	r7, r1
  40b478:	4606      	mov	r6, r0
  40b47a:	f001 fe97 	bl	40d1ac <__aeabi_d2iz>
  40b47e:	4680      	mov	r8, r0
  40b480:	f7fa ff38 	bl	4062f4 <__aeabi_i2d>
  40b484:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40b488:	4602      	mov	r2, r0
  40b48a:	460b      	mov	r3, r1
  40b48c:	4630      	mov	r0, r6
  40b48e:	4639      	mov	r1, r7
  40b490:	f7fa fde2 	bl	406058 <__aeabi_dsub>
  40b494:	f805 8b01 	strb.w	r8, [r5], #1
  40b498:	454d      	cmp	r5, r9
  40b49a:	4606      	mov	r6, r0
  40b49c:	460f      	mov	r7, r1
  40b49e:	d1e4      	bne.n	40b46a <_dtoa_r+0xc82>
  40b4a0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40b4a4:	4b3b      	ldr	r3, [pc, #236]	; (40b594 <_dtoa_r+0xdac>)
  40b4a6:	2200      	movs	r2, #0
  40b4a8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40b4ac:	f7fa fdd6 	bl	40605c <__adddf3>
  40b4b0:	4632      	mov	r2, r6
  40b4b2:	463b      	mov	r3, r7
  40b4b4:	f7fb f9f6 	bl	4068a4 <__aeabi_dcmplt>
  40b4b8:	2800      	cmp	r0, #0
  40b4ba:	d046      	beq.n	40b54a <_dtoa_r+0xd62>
  40b4bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40b4be:	9302      	str	r3, [sp, #8]
  40b4c0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40b4c4:	f7ff bb43 	b.w	40ab4e <_dtoa_r+0x366>
  40b4c8:	f04f 0800 	mov.w	r8, #0
  40b4cc:	4646      	mov	r6, r8
  40b4ce:	e6a9      	b.n	40b224 <_dtoa_r+0xa3c>
  40b4d0:	9b08      	ldr	r3, [sp, #32]
  40b4d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40b4d4:	1a9d      	subs	r5, r3, r2
  40b4d6:	2300      	movs	r3, #0
  40b4d8:	f7ff bb71 	b.w	40abbe <_dtoa_r+0x3d6>
  40b4dc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40b4de:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40b4e0:	9d08      	ldr	r5, [sp, #32]
  40b4e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40b4e6:	f7ff bb6a 	b.w	40abbe <_dtoa_r+0x3d6>
  40b4ea:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40b4ee:	f04f 0a02 	mov.w	sl, #2
  40b4f2:	e56e      	b.n	40afd2 <_dtoa_r+0x7ea>
  40b4f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b4f6:	2b00      	cmp	r3, #0
  40b4f8:	f43f aeb8 	beq.w	40b26c <_dtoa_r+0xa84>
  40b4fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b4fe:	2b00      	cmp	r3, #0
  40b500:	f77f aede 	ble.w	40b2c0 <_dtoa_r+0xad8>
  40b504:	2200      	movs	r2, #0
  40b506:	4b24      	ldr	r3, [pc, #144]	; (40b598 <_dtoa_r+0xdb0>)
  40b508:	4638      	mov	r0, r7
  40b50a:	4641      	mov	r1, r8
  40b50c:	f7fa ff58 	bl	4063c0 <__aeabi_dmul>
  40b510:	4607      	mov	r7, r0
  40b512:	4688      	mov	r8, r1
  40b514:	f10a 0001 	add.w	r0, sl, #1
  40b518:	f7fa feec 	bl	4062f4 <__aeabi_i2d>
  40b51c:	463a      	mov	r2, r7
  40b51e:	4643      	mov	r3, r8
  40b520:	f7fa ff4e 	bl	4063c0 <__aeabi_dmul>
  40b524:	2200      	movs	r2, #0
  40b526:	4b17      	ldr	r3, [pc, #92]	; (40b584 <_dtoa_r+0xd9c>)
  40b528:	f7fa fd98 	bl	40605c <__adddf3>
  40b52c:	9a02      	ldr	r2, [sp, #8]
  40b52e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b530:	9312      	str	r3, [sp, #72]	; 0x48
  40b532:	3a01      	subs	r2, #1
  40b534:	4605      	mov	r5, r0
  40b536:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40b53a:	9215      	str	r2, [sp, #84]	; 0x54
  40b53c:	e56a      	b.n	40b014 <_dtoa_r+0x82c>
  40b53e:	2239      	movs	r2, #57	; 0x39
  40b540:	46b3      	mov	fp, r6
  40b542:	703a      	strb	r2, [r7, #0]
  40b544:	9e06      	ldr	r6, [sp, #24]
  40b546:	1c7d      	adds	r5, r7, #1
  40b548:	e4c0      	b.n	40aecc <_dtoa_r+0x6e4>
  40b54a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40b54e:	2000      	movs	r0, #0
  40b550:	4910      	ldr	r1, [pc, #64]	; (40b594 <_dtoa_r+0xdac>)
  40b552:	f7fa fd81 	bl	406058 <__aeabi_dsub>
  40b556:	4632      	mov	r2, r6
  40b558:	463b      	mov	r3, r7
  40b55a:	f7fb f9c1 	bl	4068e0 <__aeabi_dcmpgt>
  40b55e:	b908      	cbnz	r0, 40b564 <_dtoa_r+0xd7c>
  40b560:	e6ae      	b.n	40b2c0 <_dtoa_r+0xad8>
  40b562:	4615      	mov	r5, r2
  40b564:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40b568:	2b30      	cmp	r3, #48	; 0x30
  40b56a:	f105 32ff 	add.w	r2, r5, #4294967295
  40b56e:	d0f8      	beq.n	40b562 <_dtoa_r+0xd7a>
  40b570:	e5d7      	b.n	40b122 <_dtoa_r+0x93a>
  40b572:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40b576:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40b578:	9302      	str	r3, [sp, #8]
  40b57a:	f7ff bae8 	b.w	40ab4e <_dtoa_r+0x366>
  40b57e:	970c      	str	r7, [sp, #48]	; 0x30
  40b580:	f7ff bba5 	b.w	40acce <_dtoa_r+0x4e6>
  40b584:	401c0000 	.word	0x401c0000
  40b588:	40140000 	.word	0x40140000
  40b58c:	0040dd70 	.word	0x0040dd70
  40b590:	0040dd48 	.word	0x0040dd48
  40b594:	3fe00000 	.word	0x3fe00000
  40b598:	40240000 	.word	0x40240000
  40b59c:	2b39      	cmp	r3, #57	; 0x39
  40b59e:	f8cd b018 	str.w	fp, [sp, #24]
  40b5a2:	46d0      	mov	r8, sl
  40b5a4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40b5a8:	469a      	mov	sl, r3
  40b5aa:	d0c8      	beq.n	40b53e <_dtoa_r+0xd56>
  40b5ac:	f1bb 0f00 	cmp.w	fp, #0
  40b5b0:	f73f aebf 	bgt.w	40b332 <_dtoa_r+0xb4a>
  40b5b4:	e6bf      	b.n	40b336 <_dtoa_r+0xb4e>
  40b5b6:	f47f aebe 	bne.w	40b336 <_dtoa_r+0xb4e>
  40b5ba:	f01a 0f01 	tst.w	sl, #1
  40b5be:	f43f aeba 	beq.w	40b336 <_dtoa_r+0xb4e>
  40b5c2:	e6b2      	b.n	40b32a <_dtoa_r+0xb42>
  40b5c4:	f04f 0800 	mov.w	r8, #0
  40b5c8:	4646      	mov	r6, r8
  40b5ca:	e5e9      	b.n	40b1a0 <_dtoa_r+0x9b8>
  40b5cc:	4631      	mov	r1, r6
  40b5ce:	2300      	movs	r3, #0
  40b5d0:	220a      	movs	r2, #10
  40b5d2:	4620      	mov	r0, r4
  40b5d4:	f000 fdc8 	bl	40c168 <__multadd>
  40b5d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b5da:	2b00      	cmp	r3, #0
  40b5dc:	4606      	mov	r6, r0
  40b5de:	dd0a      	ble.n	40b5f6 <_dtoa_r+0xe0e>
  40b5e0:	930a      	str	r3, [sp, #40]	; 0x28
  40b5e2:	f7ff bbaa 	b.w	40ad3a <_dtoa_r+0x552>
  40b5e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b5e8:	2b02      	cmp	r3, #2
  40b5ea:	dc23      	bgt.n	40b634 <_dtoa_r+0xe4c>
  40b5ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b5ee:	e43b      	b.n	40ae68 <_dtoa_r+0x680>
  40b5f0:	f04f 0a02 	mov.w	sl, #2
  40b5f4:	e4ed      	b.n	40afd2 <_dtoa_r+0x7ea>
  40b5f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b5f8:	2b02      	cmp	r3, #2
  40b5fa:	dc1b      	bgt.n	40b634 <_dtoa_r+0xe4c>
  40b5fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b5fe:	e7ef      	b.n	40b5e0 <_dtoa_r+0xdf8>
  40b600:	2500      	movs	r5, #0
  40b602:	6465      	str	r5, [r4, #68]	; 0x44
  40b604:	4629      	mov	r1, r5
  40b606:	4620      	mov	r0, r4
  40b608:	f000 fd7e 	bl	40c108 <_Balloc>
  40b60c:	f04f 33ff 	mov.w	r3, #4294967295
  40b610:	930a      	str	r3, [sp, #40]	; 0x28
  40b612:	930f      	str	r3, [sp, #60]	; 0x3c
  40b614:	2301      	movs	r3, #1
  40b616:	9004      	str	r0, [sp, #16]
  40b618:	9525      	str	r5, [sp, #148]	; 0x94
  40b61a:	6420      	str	r0, [r4, #64]	; 0x40
  40b61c:	930b      	str	r3, [sp, #44]	; 0x2c
  40b61e:	f7ff b9dd 	b.w	40a9dc <_dtoa_r+0x1f4>
  40b622:	2501      	movs	r5, #1
  40b624:	f7ff b9a5 	b.w	40a972 <_dtoa_r+0x18a>
  40b628:	f43f ab69 	beq.w	40acfe <_dtoa_r+0x516>
  40b62c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  40b630:	f7ff bbf9 	b.w	40ae26 <_dtoa_r+0x63e>
  40b634:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b636:	930a      	str	r3, [sp, #40]	; 0x28
  40b638:	e5e5      	b.n	40b206 <_dtoa_r+0xa1e>
  40b63a:	bf00      	nop

0040b63c <__sflush_r>:
  40b63c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40b640:	b29a      	uxth	r2, r3
  40b642:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b646:	460d      	mov	r5, r1
  40b648:	0711      	lsls	r1, r2, #28
  40b64a:	4680      	mov	r8, r0
  40b64c:	d43a      	bmi.n	40b6c4 <__sflush_r+0x88>
  40b64e:	686a      	ldr	r2, [r5, #4]
  40b650:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40b654:	2a00      	cmp	r2, #0
  40b656:	81ab      	strh	r3, [r5, #12]
  40b658:	dd6f      	ble.n	40b73a <__sflush_r+0xfe>
  40b65a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40b65c:	2c00      	cmp	r4, #0
  40b65e:	d049      	beq.n	40b6f4 <__sflush_r+0xb8>
  40b660:	2200      	movs	r2, #0
  40b662:	b29b      	uxth	r3, r3
  40b664:	f8d8 6000 	ldr.w	r6, [r8]
  40b668:	f8c8 2000 	str.w	r2, [r8]
  40b66c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40b670:	d067      	beq.n	40b742 <__sflush_r+0x106>
  40b672:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40b674:	075f      	lsls	r7, r3, #29
  40b676:	d505      	bpl.n	40b684 <__sflush_r+0x48>
  40b678:	6869      	ldr	r1, [r5, #4]
  40b67a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40b67c:	1a52      	subs	r2, r2, r1
  40b67e:	b10b      	cbz	r3, 40b684 <__sflush_r+0x48>
  40b680:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40b682:	1ad2      	subs	r2, r2, r3
  40b684:	2300      	movs	r3, #0
  40b686:	69e9      	ldr	r1, [r5, #28]
  40b688:	4640      	mov	r0, r8
  40b68a:	47a0      	blx	r4
  40b68c:	1c44      	adds	r4, r0, #1
  40b68e:	d03c      	beq.n	40b70a <__sflush_r+0xce>
  40b690:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40b694:	692a      	ldr	r2, [r5, #16]
  40b696:	602a      	str	r2, [r5, #0]
  40b698:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40b69c:	2200      	movs	r2, #0
  40b69e:	81ab      	strh	r3, [r5, #12]
  40b6a0:	04db      	lsls	r3, r3, #19
  40b6a2:	606a      	str	r2, [r5, #4]
  40b6a4:	d447      	bmi.n	40b736 <__sflush_r+0xfa>
  40b6a6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40b6a8:	f8c8 6000 	str.w	r6, [r8]
  40b6ac:	b311      	cbz	r1, 40b6f4 <__sflush_r+0xb8>
  40b6ae:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40b6b2:	4299      	cmp	r1, r3
  40b6b4:	d002      	beq.n	40b6bc <__sflush_r+0x80>
  40b6b6:	4640      	mov	r0, r8
  40b6b8:	f000 f95a 	bl	40b970 <_free_r>
  40b6bc:	2000      	movs	r0, #0
  40b6be:	6328      	str	r0, [r5, #48]	; 0x30
  40b6c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b6c4:	692e      	ldr	r6, [r5, #16]
  40b6c6:	b1ae      	cbz	r6, 40b6f4 <__sflush_r+0xb8>
  40b6c8:	682c      	ldr	r4, [r5, #0]
  40b6ca:	602e      	str	r6, [r5, #0]
  40b6cc:	0791      	lsls	r1, r2, #30
  40b6ce:	bf0c      	ite	eq
  40b6d0:	696b      	ldreq	r3, [r5, #20]
  40b6d2:	2300      	movne	r3, #0
  40b6d4:	1ba4      	subs	r4, r4, r6
  40b6d6:	60ab      	str	r3, [r5, #8]
  40b6d8:	e00a      	b.n	40b6f0 <__sflush_r+0xb4>
  40b6da:	4623      	mov	r3, r4
  40b6dc:	4632      	mov	r2, r6
  40b6de:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40b6e0:	69e9      	ldr	r1, [r5, #28]
  40b6e2:	4640      	mov	r0, r8
  40b6e4:	47b8      	blx	r7
  40b6e6:	2800      	cmp	r0, #0
  40b6e8:	eba4 0400 	sub.w	r4, r4, r0
  40b6ec:	4406      	add	r6, r0
  40b6ee:	dd04      	ble.n	40b6fa <__sflush_r+0xbe>
  40b6f0:	2c00      	cmp	r4, #0
  40b6f2:	dcf2      	bgt.n	40b6da <__sflush_r+0x9e>
  40b6f4:	2000      	movs	r0, #0
  40b6f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b6fa:	89ab      	ldrh	r3, [r5, #12]
  40b6fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b700:	81ab      	strh	r3, [r5, #12]
  40b702:	f04f 30ff 	mov.w	r0, #4294967295
  40b706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b70a:	f8d8 4000 	ldr.w	r4, [r8]
  40b70e:	2c1d      	cmp	r4, #29
  40b710:	d8f3      	bhi.n	40b6fa <__sflush_r+0xbe>
  40b712:	4b19      	ldr	r3, [pc, #100]	; (40b778 <__sflush_r+0x13c>)
  40b714:	40e3      	lsrs	r3, r4
  40b716:	43db      	mvns	r3, r3
  40b718:	f013 0301 	ands.w	r3, r3, #1
  40b71c:	d1ed      	bne.n	40b6fa <__sflush_r+0xbe>
  40b71e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40b722:	606b      	str	r3, [r5, #4]
  40b724:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  40b728:	6929      	ldr	r1, [r5, #16]
  40b72a:	81ab      	strh	r3, [r5, #12]
  40b72c:	04da      	lsls	r2, r3, #19
  40b72e:	6029      	str	r1, [r5, #0]
  40b730:	d5b9      	bpl.n	40b6a6 <__sflush_r+0x6a>
  40b732:	2c00      	cmp	r4, #0
  40b734:	d1b7      	bne.n	40b6a6 <__sflush_r+0x6a>
  40b736:	6528      	str	r0, [r5, #80]	; 0x50
  40b738:	e7b5      	b.n	40b6a6 <__sflush_r+0x6a>
  40b73a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40b73c:	2a00      	cmp	r2, #0
  40b73e:	dc8c      	bgt.n	40b65a <__sflush_r+0x1e>
  40b740:	e7d8      	b.n	40b6f4 <__sflush_r+0xb8>
  40b742:	2301      	movs	r3, #1
  40b744:	69e9      	ldr	r1, [r5, #28]
  40b746:	4640      	mov	r0, r8
  40b748:	47a0      	blx	r4
  40b74a:	1c43      	adds	r3, r0, #1
  40b74c:	4602      	mov	r2, r0
  40b74e:	d002      	beq.n	40b756 <__sflush_r+0x11a>
  40b750:	89ab      	ldrh	r3, [r5, #12]
  40b752:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40b754:	e78e      	b.n	40b674 <__sflush_r+0x38>
  40b756:	f8d8 3000 	ldr.w	r3, [r8]
  40b75a:	2b00      	cmp	r3, #0
  40b75c:	d0f8      	beq.n	40b750 <__sflush_r+0x114>
  40b75e:	2b1d      	cmp	r3, #29
  40b760:	d001      	beq.n	40b766 <__sflush_r+0x12a>
  40b762:	2b16      	cmp	r3, #22
  40b764:	d102      	bne.n	40b76c <__sflush_r+0x130>
  40b766:	f8c8 6000 	str.w	r6, [r8]
  40b76a:	e7c3      	b.n	40b6f4 <__sflush_r+0xb8>
  40b76c:	89ab      	ldrh	r3, [r5, #12]
  40b76e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b772:	81ab      	strh	r3, [r5, #12]
  40b774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b778:	20400001 	.word	0x20400001

0040b77c <_fflush_r>:
  40b77c:	b538      	push	{r3, r4, r5, lr}
  40b77e:	460d      	mov	r5, r1
  40b780:	4604      	mov	r4, r0
  40b782:	b108      	cbz	r0, 40b788 <_fflush_r+0xc>
  40b784:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b786:	b1bb      	cbz	r3, 40b7b8 <_fflush_r+0x3c>
  40b788:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40b78c:	b188      	cbz	r0, 40b7b2 <_fflush_r+0x36>
  40b78e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40b790:	07db      	lsls	r3, r3, #31
  40b792:	d401      	bmi.n	40b798 <_fflush_r+0x1c>
  40b794:	0581      	lsls	r1, r0, #22
  40b796:	d517      	bpl.n	40b7c8 <_fflush_r+0x4c>
  40b798:	4620      	mov	r0, r4
  40b79a:	4629      	mov	r1, r5
  40b79c:	f7ff ff4e 	bl	40b63c <__sflush_r>
  40b7a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40b7a2:	07da      	lsls	r2, r3, #31
  40b7a4:	4604      	mov	r4, r0
  40b7a6:	d402      	bmi.n	40b7ae <_fflush_r+0x32>
  40b7a8:	89ab      	ldrh	r3, [r5, #12]
  40b7aa:	059b      	lsls	r3, r3, #22
  40b7ac:	d507      	bpl.n	40b7be <_fflush_r+0x42>
  40b7ae:	4620      	mov	r0, r4
  40b7b0:	bd38      	pop	{r3, r4, r5, pc}
  40b7b2:	4604      	mov	r4, r0
  40b7b4:	4620      	mov	r0, r4
  40b7b6:	bd38      	pop	{r3, r4, r5, pc}
  40b7b8:	f000 f838 	bl	40b82c <__sinit>
  40b7bc:	e7e4      	b.n	40b788 <_fflush_r+0xc>
  40b7be:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40b7c0:	f000 fb72 	bl	40bea8 <__retarget_lock_release_recursive>
  40b7c4:	4620      	mov	r0, r4
  40b7c6:	bd38      	pop	{r3, r4, r5, pc}
  40b7c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40b7ca:	f000 fb6b 	bl	40bea4 <__retarget_lock_acquire_recursive>
  40b7ce:	e7e3      	b.n	40b798 <_fflush_r+0x1c>

0040b7d0 <_cleanup_r>:
  40b7d0:	4901      	ldr	r1, [pc, #4]	; (40b7d8 <_cleanup_r+0x8>)
  40b7d2:	f000 bb2b 	b.w	40be2c <_fwalk_reent>
  40b7d6:	bf00      	nop
  40b7d8:	0040cdd5 	.word	0x0040cdd5

0040b7dc <std.isra.0>:
  40b7dc:	b510      	push	{r4, lr}
  40b7de:	2300      	movs	r3, #0
  40b7e0:	4604      	mov	r4, r0
  40b7e2:	8181      	strh	r1, [r0, #12]
  40b7e4:	81c2      	strh	r2, [r0, #14]
  40b7e6:	6003      	str	r3, [r0, #0]
  40b7e8:	6043      	str	r3, [r0, #4]
  40b7ea:	6083      	str	r3, [r0, #8]
  40b7ec:	6643      	str	r3, [r0, #100]	; 0x64
  40b7ee:	6103      	str	r3, [r0, #16]
  40b7f0:	6143      	str	r3, [r0, #20]
  40b7f2:	6183      	str	r3, [r0, #24]
  40b7f4:	4619      	mov	r1, r3
  40b7f6:	2208      	movs	r2, #8
  40b7f8:	305c      	adds	r0, #92	; 0x5c
  40b7fa:	f7fb ff79 	bl	4076f0 <memset>
  40b7fe:	4807      	ldr	r0, [pc, #28]	; (40b81c <std.isra.0+0x40>)
  40b800:	4907      	ldr	r1, [pc, #28]	; (40b820 <std.isra.0+0x44>)
  40b802:	4a08      	ldr	r2, [pc, #32]	; (40b824 <std.isra.0+0x48>)
  40b804:	4b08      	ldr	r3, [pc, #32]	; (40b828 <std.isra.0+0x4c>)
  40b806:	6220      	str	r0, [r4, #32]
  40b808:	61e4      	str	r4, [r4, #28]
  40b80a:	6261      	str	r1, [r4, #36]	; 0x24
  40b80c:	62a2      	str	r2, [r4, #40]	; 0x28
  40b80e:	62e3      	str	r3, [r4, #44]	; 0x2c
  40b810:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40b814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40b818:	f000 bb40 	b.w	40be9c <__retarget_lock_init_recursive>
  40b81c:	0040ca49 	.word	0x0040ca49
  40b820:	0040ca6d 	.word	0x0040ca6d
  40b824:	0040caa9 	.word	0x0040caa9
  40b828:	0040cac9 	.word	0x0040cac9

0040b82c <__sinit>:
  40b82c:	b510      	push	{r4, lr}
  40b82e:	4604      	mov	r4, r0
  40b830:	4812      	ldr	r0, [pc, #72]	; (40b87c <__sinit+0x50>)
  40b832:	f000 fb37 	bl	40bea4 <__retarget_lock_acquire_recursive>
  40b836:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40b838:	b9d2      	cbnz	r2, 40b870 <__sinit+0x44>
  40b83a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40b83e:	4810      	ldr	r0, [pc, #64]	; (40b880 <__sinit+0x54>)
  40b840:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40b844:	2103      	movs	r1, #3
  40b846:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40b84a:	63e0      	str	r0, [r4, #60]	; 0x3c
  40b84c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40b850:	6860      	ldr	r0, [r4, #4]
  40b852:	2104      	movs	r1, #4
  40b854:	f7ff ffc2 	bl	40b7dc <std.isra.0>
  40b858:	2201      	movs	r2, #1
  40b85a:	2109      	movs	r1, #9
  40b85c:	68a0      	ldr	r0, [r4, #8]
  40b85e:	f7ff ffbd 	bl	40b7dc <std.isra.0>
  40b862:	2202      	movs	r2, #2
  40b864:	2112      	movs	r1, #18
  40b866:	68e0      	ldr	r0, [r4, #12]
  40b868:	f7ff ffb8 	bl	40b7dc <std.isra.0>
  40b86c:	2301      	movs	r3, #1
  40b86e:	63a3      	str	r3, [r4, #56]	; 0x38
  40b870:	4802      	ldr	r0, [pc, #8]	; (40b87c <__sinit+0x50>)
  40b872:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40b876:	f000 bb17 	b.w	40bea8 <__retarget_lock_release_recursive>
  40b87a:	bf00      	nop
  40b87c:	20400e48 	.word	0x20400e48
  40b880:	0040b7d1 	.word	0x0040b7d1

0040b884 <__sfp_lock_acquire>:
  40b884:	4801      	ldr	r0, [pc, #4]	; (40b88c <__sfp_lock_acquire+0x8>)
  40b886:	f000 bb0d 	b.w	40bea4 <__retarget_lock_acquire_recursive>
  40b88a:	bf00      	nop
  40b88c:	20400e5c 	.word	0x20400e5c

0040b890 <__sfp_lock_release>:
  40b890:	4801      	ldr	r0, [pc, #4]	; (40b898 <__sfp_lock_release+0x8>)
  40b892:	f000 bb09 	b.w	40bea8 <__retarget_lock_release_recursive>
  40b896:	bf00      	nop
  40b898:	20400e5c 	.word	0x20400e5c

0040b89c <__libc_fini_array>:
  40b89c:	b538      	push	{r3, r4, r5, lr}
  40b89e:	4c0a      	ldr	r4, [pc, #40]	; (40b8c8 <__libc_fini_array+0x2c>)
  40b8a0:	4d0a      	ldr	r5, [pc, #40]	; (40b8cc <__libc_fini_array+0x30>)
  40b8a2:	1b64      	subs	r4, r4, r5
  40b8a4:	10a4      	asrs	r4, r4, #2
  40b8a6:	d00a      	beq.n	40b8be <__libc_fini_array+0x22>
  40b8a8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40b8ac:	3b01      	subs	r3, #1
  40b8ae:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40b8b2:	3c01      	subs	r4, #1
  40b8b4:	f855 3904 	ldr.w	r3, [r5], #-4
  40b8b8:	4798      	blx	r3
  40b8ba:	2c00      	cmp	r4, #0
  40b8bc:	d1f9      	bne.n	40b8b2 <__libc_fini_array+0x16>
  40b8be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40b8c2:	f002 bb53 	b.w	40df6c <_fini>
  40b8c6:	bf00      	nop
  40b8c8:	0040df7c 	.word	0x0040df7c
  40b8cc:	0040df78 	.word	0x0040df78

0040b8d0 <_malloc_trim_r>:
  40b8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b8d2:	4f24      	ldr	r7, [pc, #144]	; (40b964 <_malloc_trim_r+0x94>)
  40b8d4:	460c      	mov	r4, r1
  40b8d6:	4606      	mov	r6, r0
  40b8d8:	f7fb ff58 	bl	40778c <__malloc_lock>
  40b8dc:	68bb      	ldr	r3, [r7, #8]
  40b8de:	685d      	ldr	r5, [r3, #4]
  40b8e0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40b8e4:	310f      	adds	r1, #15
  40b8e6:	f025 0503 	bic.w	r5, r5, #3
  40b8ea:	4429      	add	r1, r5
  40b8ec:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40b8f0:	f021 010f 	bic.w	r1, r1, #15
  40b8f4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40b8f8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40b8fc:	db07      	blt.n	40b90e <_malloc_trim_r+0x3e>
  40b8fe:	2100      	movs	r1, #0
  40b900:	4630      	mov	r0, r6
  40b902:	f7fb ffb9 	bl	407878 <_sbrk_r>
  40b906:	68bb      	ldr	r3, [r7, #8]
  40b908:	442b      	add	r3, r5
  40b90a:	4298      	cmp	r0, r3
  40b90c:	d004      	beq.n	40b918 <_malloc_trim_r+0x48>
  40b90e:	4630      	mov	r0, r6
  40b910:	f7fb ff42 	bl	407798 <__malloc_unlock>
  40b914:	2000      	movs	r0, #0
  40b916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b918:	4261      	negs	r1, r4
  40b91a:	4630      	mov	r0, r6
  40b91c:	f7fb ffac 	bl	407878 <_sbrk_r>
  40b920:	3001      	adds	r0, #1
  40b922:	d00d      	beq.n	40b940 <_malloc_trim_r+0x70>
  40b924:	4b10      	ldr	r3, [pc, #64]	; (40b968 <_malloc_trim_r+0x98>)
  40b926:	68ba      	ldr	r2, [r7, #8]
  40b928:	6819      	ldr	r1, [r3, #0]
  40b92a:	1b2d      	subs	r5, r5, r4
  40b92c:	f045 0501 	orr.w	r5, r5, #1
  40b930:	4630      	mov	r0, r6
  40b932:	1b09      	subs	r1, r1, r4
  40b934:	6055      	str	r5, [r2, #4]
  40b936:	6019      	str	r1, [r3, #0]
  40b938:	f7fb ff2e 	bl	407798 <__malloc_unlock>
  40b93c:	2001      	movs	r0, #1
  40b93e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b940:	2100      	movs	r1, #0
  40b942:	4630      	mov	r0, r6
  40b944:	f7fb ff98 	bl	407878 <_sbrk_r>
  40b948:	68ba      	ldr	r2, [r7, #8]
  40b94a:	1a83      	subs	r3, r0, r2
  40b94c:	2b0f      	cmp	r3, #15
  40b94e:	ddde      	ble.n	40b90e <_malloc_trim_r+0x3e>
  40b950:	4c06      	ldr	r4, [pc, #24]	; (40b96c <_malloc_trim_r+0x9c>)
  40b952:	4905      	ldr	r1, [pc, #20]	; (40b968 <_malloc_trim_r+0x98>)
  40b954:	6824      	ldr	r4, [r4, #0]
  40b956:	f043 0301 	orr.w	r3, r3, #1
  40b95a:	1b00      	subs	r0, r0, r4
  40b95c:	6053      	str	r3, [r2, #4]
  40b95e:	6008      	str	r0, [r1, #0]
  40b960:	e7d5      	b.n	40b90e <_malloc_trim_r+0x3e>
  40b962:	bf00      	nop
  40b964:	20400458 	.word	0x20400458
  40b968:	20400db4 	.word	0x20400db4
  40b96c:	20400860 	.word	0x20400860

0040b970 <_free_r>:
  40b970:	2900      	cmp	r1, #0
  40b972:	d044      	beq.n	40b9fe <_free_r+0x8e>
  40b974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b978:	460d      	mov	r5, r1
  40b97a:	4680      	mov	r8, r0
  40b97c:	f7fb ff06 	bl	40778c <__malloc_lock>
  40b980:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40b984:	4969      	ldr	r1, [pc, #420]	; (40bb2c <_free_r+0x1bc>)
  40b986:	f027 0301 	bic.w	r3, r7, #1
  40b98a:	f1a5 0408 	sub.w	r4, r5, #8
  40b98e:	18e2      	adds	r2, r4, r3
  40b990:	688e      	ldr	r6, [r1, #8]
  40b992:	6850      	ldr	r0, [r2, #4]
  40b994:	42b2      	cmp	r2, r6
  40b996:	f020 0003 	bic.w	r0, r0, #3
  40b99a:	d05e      	beq.n	40ba5a <_free_r+0xea>
  40b99c:	07fe      	lsls	r6, r7, #31
  40b99e:	6050      	str	r0, [r2, #4]
  40b9a0:	d40b      	bmi.n	40b9ba <_free_r+0x4a>
  40b9a2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40b9a6:	1be4      	subs	r4, r4, r7
  40b9a8:	f101 0e08 	add.w	lr, r1, #8
  40b9ac:	68a5      	ldr	r5, [r4, #8]
  40b9ae:	4575      	cmp	r5, lr
  40b9b0:	443b      	add	r3, r7
  40b9b2:	d06d      	beq.n	40ba90 <_free_r+0x120>
  40b9b4:	68e7      	ldr	r7, [r4, #12]
  40b9b6:	60ef      	str	r7, [r5, #12]
  40b9b8:	60bd      	str	r5, [r7, #8]
  40b9ba:	1815      	adds	r5, r2, r0
  40b9bc:	686d      	ldr	r5, [r5, #4]
  40b9be:	07ed      	lsls	r5, r5, #31
  40b9c0:	d53e      	bpl.n	40ba40 <_free_r+0xd0>
  40b9c2:	f043 0201 	orr.w	r2, r3, #1
  40b9c6:	6062      	str	r2, [r4, #4]
  40b9c8:	50e3      	str	r3, [r4, r3]
  40b9ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40b9ce:	d217      	bcs.n	40ba00 <_free_r+0x90>
  40b9d0:	08db      	lsrs	r3, r3, #3
  40b9d2:	1c58      	adds	r0, r3, #1
  40b9d4:	109a      	asrs	r2, r3, #2
  40b9d6:	684d      	ldr	r5, [r1, #4]
  40b9d8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40b9dc:	60a7      	str	r7, [r4, #8]
  40b9de:	2301      	movs	r3, #1
  40b9e0:	4093      	lsls	r3, r2
  40b9e2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40b9e6:	432b      	orrs	r3, r5
  40b9e8:	3a08      	subs	r2, #8
  40b9ea:	60e2      	str	r2, [r4, #12]
  40b9ec:	604b      	str	r3, [r1, #4]
  40b9ee:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40b9f2:	60fc      	str	r4, [r7, #12]
  40b9f4:	4640      	mov	r0, r8
  40b9f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40b9fa:	f7fb becd 	b.w	407798 <__malloc_unlock>
  40b9fe:	4770      	bx	lr
  40ba00:	0a5a      	lsrs	r2, r3, #9
  40ba02:	2a04      	cmp	r2, #4
  40ba04:	d852      	bhi.n	40baac <_free_r+0x13c>
  40ba06:	099a      	lsrs	r2, r3, #6
  40ba08:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40ba0c:	00ff      	lsls	r7, r7, #3
  40ba0e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40ba12:	19c8      	adds	r0, r1, r7
  40ba14:	59ca      	ldr	r2, [r1, r7]
  40ba16:	3808      	subs	r0, #8
  40ba18:	4290      	cmp	r0, r2
  40ba1a:	d04f      	beq.n	40babc <_free_r+0x14c>
  40ba1c:	6851      	ldr	r1, [r2, #4]
  40ba1e:	f021 0103 	bic.w	r1, r1, #3
  40ba22:	428b      	cmp	r3, r1
  40ba24:	d232      	bcs.n	40ba8c <_free_r+0x11c>
  40ba26:	6892      	ldr	r2, [r2, #8]
  40ba28:	4290      	cmp	r0, r2
  40ba2a:	d1f7      	bne.n	40ba1c <_free_r+0xac>
  40ba2c:	68c3      	ldr	r3, [r0, #12]
  40ba2e:	60a0      	str	r0, [r4, #8]
  40ba30:	60e3      	str	r3, [r4, #12]
  40ba32:	609c      	str	r4, [r3, #8]
  40ba34:	60c4      	str	r4, [r0, #12]
  40ba36:	4640      	mov	r0, r8
  40ba38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40ba3c:	f7fb beac 	b.w	407798 <__malloc_unlock>
  40ba40:	6895      	ldr	r5, [r2, #8]
  40ba42:	4f3b      	ldr	r7, [pc, #236]	; (40bb30 <_free_r+0x1c0>)
  40ba44:	42bd      	cmp	r5, r7
  40ba46:	4403      	add	r3, r0
  40ba48:	d040      	beq.n	40bacc <_free_r+0x15c>
  40ba4a:	68d0      	ldr	r0, [r2, #12]
  40ba4c:	60e8      	str	r0, [r5, #12]
  40ba4e:	f043 0201 	orr.w	r2, r3, #1
  40ba52:	6085      	str	r5, [r0, #8]
  40ba54:	6062      	str	r2, [r4, #4]
  40ba56:	50e3      	str	r3, [r4, r3]
  40ba58:	e7b7      	b.n	40b9ca <_free_r+0x5a>
  40ba5a:	07ff      	lsls	r7, r7, #31
  40ba5c:	4403      	add	r3, r0
  40ba5e:	d407      	bmi.n	40ba70 <_free_r+0x100>
  40ba60:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40ba64:	1aa4      	subs	r4, r4, r2
  40ba66:	4413      	add	r3, r2
  40ba68:	68a0      	ldr	r0, [r4, #8]
  40ba6a:	68e2      	ldr	r2, [r4, #12]
  40ba6c:	60c2      	str	r2, [r0, #12]
  40ba6e:	6090      	str	r0, [r2, #8]
  40ba70:	4a30      	ldr	r2, [pc, #192]	; (40bb34 <_free_r+0x1c4>)
  40ba72:	6812      	ldr	r2, [r2, #0]
  40ba74:	f043 0001 	orr.w	r0, r3, #1
  40ba78:	4293      	cmp	r3, r2
  40ba7a:	6060      	str	r0, [r4, #4]
  40ba7c:	608c      	str	r4, [r1, #8]
  40ba7e:	d3b9      	bcc.n	40b9f4 <_free_r+0x84>
  40ba80:	4b2d      	ldr	r3, [pc, #180]	; (40bb38 <_free_r+0x1c8>)
  40ba82:	4640      	mov	r0, r8
  40ba84:	6819      	ldr	r1, [r3, #0]
  40ba86:	f7ff ff23 	bl	40b8d0 <_malloc_trim_r>
  40ba8a:	e7b3      	b.n	40b9f4 <_free_r+0x84>
  40ba8c:	4610      	mov	r0, r2
  40ba8e:	e7cd      	b.n	40ba2c <_free_r+0xbc>
  40ba90:	1811      	adds	r1, r2, r0
  40ba92:	6849      	ldr	r1, [r1, #4]
  40ba94:	07c9      	lsls	r1, r1, #31
  40ba96:	d444      	bmi.n	40bb22 <_free_r+0x1b2>
  40ba98:	6891      	ldr	r1, [r2, #8]
  40ba9a:	68d2      	ldr	r2, [r2, #12]
  40ba9c:	60ca      	str	r2, [r1, #12]
  40ba9e:	4403      	add	r3, r0
  40baa0:	f043 0001 	orr.w	r0, r3, #1
  40baa4:	6091      	str	r1, [r2, #8]
  40baa6:	6060      	str	r0, [r4, #4]
  40baa8:	50e3      	str	r3, [r4, r3]
  40baaa:	e7a3      	b.n	40b9f4 <_free_r+0x84>
  40baac:	2a14      	cmp	r2, #20
  40baae:	d816      	bhi.n	40bade <_free_r+0x16e>
  40bab0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40bab4:	00ff      	lsls	r7, r7, #3
  40bab6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40baba:	e7aa      	b.n	40ba12 <_free_r+0xa2>
  40babc:	10aa      	asrs	r2, r5, #2
  40babe:	2301      	movs	r3, #1
  40bac0:	684d      	ldr	r5, [r1, #4]
  40bac2:	4093      	lsls	r3, r2
  40bac4:	432b      	orrs	r3, r5
  40bac6:	604b      	str	r3, [r1, #4]
  40bac8:	4603      	mov	r3, r0
  40baca:	e7b0      	b.n	40ba2e <_free_r+0xbe>
  40bacc:	f043 0201 	orr.w	r2, r3, #1
  40bad0:	614c      	str	r4, [r1, #20]
  40bad2:	610c      	str	r4, [r1, #16]
  40bad4:	60e5      	str	r5, [r4, #12]
  40bad6:	60a5      	str	r5, [r4, #8]
  40bad8:	6062      	str	r2, [r4, #4]
  40bada:	50e3      	str	r3, [r4, r3]
  40badc:	e78a      	b.n	40b9f4 <_free_r+0x84>
  40bade:	2a54      	cmp	r2, #84	; 0x54
  40bae0:	d806      	bhi.n	40baf0 <_free_r+0x180>
  40bae2:	0b1a      	lsrs	r2, r3, #12
  40bae4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40bae8:	00ff      	lsls	r7, r7, #3
  40baea:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40baee:	e790      	b.n	40ba12 <_free_r+0xa2>
  40baf0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40baf4:	d806      	bhi.n	40bb04 <_free_r+0x194>
  40baf6:	0bda      	lsrs	r2, r3, #15
  40baf8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40bafc:	00ff      	lsls	r7, r7, #3
  40bafe:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40bb02:	e786      	b.n	40ba12 <_free_r+0xa2>
  40bb04:	f240 5054 	movw	r0, #1364	; 0x554
  40bb08:	4282      	cmp	r2, r0
  40bb0a:	d806      	bhi.n	40bb1a <_free_r+0x1aa>
  40bb0c:	0c9a      	lsrs	r2, r3, #18
  40bb0e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40bb12:	00ff      	lsls	r7, r7, #3
  40bb14:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40bb18:	e77b      	b.n	40ba12 <_free_r+0xa2>
  40bb1a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40bb1e:	257e      	movs	r5, #126	; 0x7e
  40bb20:	e777      	b.n	40ba12 <_free_r+0xa2>
  40bb22:	f043 0101 	orr.w	r1, r3, #1
  40bb26:	6061      	str	r1, [r4, #4]
  40bb28:	6013      	str	r3, [r2, #0]
  40bb2a:	e763      	b.n	40b9f4 <_free_r+0x84>
  40bb2c:	20400458 	.word	0x20400458
  40bb30:	20400460 	.word	0x20400460
  40bb34:	20400864 	.word	0x20400864
  40bb38:	20400de4 	.word	0x20400de4

0040bb3c <__sfvwrite_r>:
  40bb3c:	6893      	ldr	r3, [r2, #8]
  40bb3e:	2b00      	cmp	r3, #0
  40bb40:	d073      	beq.n	40bc2a <__sfvwrite_r+0xee>
  40bb42:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bb46:	898b      	ldrh	r3, [r1, #12]
  40bb48:	b083      	sub	sp, #12
  40bb4a:	460c      	mov	r4, r1
  40bb4c:	0719      	lsls	r1, r3, #28
  40bb4e:	9000      	str	r0, [sp, #0]
  40bb50:	4616      	mov	r6, r2
  40bb52:	d526      	bpl.n	40bba2 <__sfvwrite_r+0x66>
  40bb54:	6922      	ldr	r2, [r4, #16]
  40bb56:	b322      	cbz	r2, 40bba2 <__sfvwrite_r+0x66>
  40bb58:	f013 0002 	ands.w	r0, r3, #2
  40bb5c:	6835      	ldr	r5, [r6, #0]
  40bb5e:	d02c      	beq.n	40bbba <__sfvwrite_r+0x7e>
  40bb60:	f04f 0900 	mov.w	r9, #0
  40bb64:	4fb0      	ldr	r7, [pc, #704]	; (40be28 <__sfvwrite_r+0x2ec>)
  40bb66:	46c8      	mov	r8, r9
  40bb68:	46b2      	mov	sl, r6
  40bb6a:	45b8      	cmp	r8, r7
  40bb6c:	4643      	mov	r3, r8
  40bb6e:	464a      	mov	r2, r9
  40bb70:	bf28      	it	cs
  40bb72:	463b      	movcs	r3, r7
  40bb74:	9800      	ldr	r0, [sp, #0]
  40bb76:	f1b8 0f00 	cmp.w	r8, #0
  40bb7a:	d050      	beq.n	40bc1e <__sfvwrite_r+0xe2>
  40bb7c:	69e1      	ldr	r1, [r4, #28]
  40bb7e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40bb80:	47b0      	blx	r6
  40bb82:	2800      	cmp	r0, #0
  40bb84:	dd58      	ble.n	40bc38 <__sfvwrite_r+0xfc>
  40bb86:	f8da 3008 	ldr.w	r3, [sl, #8]
  40bb8a:	1a1b      	subs	r3, r3, r0
  40bb8c:	4481      	add	r9, r0
  40bb8e:	eba8 0800 	sub.w	r8, r8, r0
  40bb92:	f8ca 3008 	str.w	r3, [sl, #8]
  40bb96:	2b00      	cmp	r3, #0
  40bb98:	d1e7      	bne.n	40bb6a <__sfvwrite_r+0x2e>
  40bb9a:	2000      	movs	r0, #0
  40bb9c:	b003      	add	sp, #12
  40bb9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bba2:	4621      	mov	r1, r4
  40bba4:	9800      	ldr	r0, [sp, #0]
  40bba6:	f7fe fd15 	bl	40a5d4 <__swsetup_r>
  40bbaa:	2800      	cmp	r0, #0
  40bbac:	f040 8133 	bne.w	40be16 <__sfvwrite_r+0x2da>
  40bbb0:	89a3      	ldrh	r3, [r4, #12]
  40bbb2:	6835      	ldr	r5, [r6, #0]
  40bbb4:	f013 0002 	ands.w	r0, r3, #2
  40bbb8:	d1d2      	bne.n	40bb60 <__sfvwrite_r+0x24>
  40bbba:	f013 0901 	ands.w	r9, r3, #1
  40bbbe:	d145      	bne.n	40bc4c <__sfvwrite_r+0x110>
  40bbc0:	464f      	mov	r7, r9
  40bbc2:	9601      	str	r6, [sp, #4]
  40bbc4:	b337      	cbz	r7, 40bc14 <__sfvwrite_r+0xd8>
  40bbc6:	059a      	lsls	r2, r3, #22
  40bbc8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40bbcc:	f140 8083 	bpl.w	40bcd6 <__sfvwrite_r+0x19a>
  40bbd0:	4547      	cmp	r7, r8
  40bbd2:	46c3      	mov	fp, r8
  40bbd4:	f0c0 80ab 	bcc.w	40bd2e <__sfvwrite_r+0x1f2>
  40bbd8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40bbdc:	f040 80ac 	bne.w	40bd38 <__sfvwrite_r+0x1fc>
  40bbe0:	6820      	ldr	r0, [r4, #0]
  40bbe2:	46ba      	mov	sl, r7
  40bbe4:	465a      	mov	r2, fp
  40bbe6:	4649      	mov	r1, r9
  40bbe8:	f000 fa2a 	bl	40c040 <memmove>
  40bbec:	68a2      	ldr	r2, [r4, #8]
  40bbee:	6823      	ldr	r3, [r4, #0]
  40bbf0:	eba2 0208 	sub.w	r2, r2, r8
  40bbf4:	445b      	add	r3, fp
  40bbf6:	60a2      	str	r2, [r4, #8]
  40bbf8:	6023      	str	r3, [r4, #0]
  40bbfa:	9a01      	ldr	r2, [sp, #4]
  40bbfc:	6893      	ldr	r3, [r2, #8]
  40bbfe:	eba3 030a 	sub.w	r3, r3, sl
  40bc02:	44d1      	add	r9, sl
  40bc04:	eba7 070a 	sub.w	r7, r7, sl
  40bc08:	6093      	str	r3, [r2, #8]
  40bc0a:	2b00      	cmp	r3, #0
  40bc0c:	d0c5      	beq.n	40bb9a <__sfvwrite_r+0x5e>
  40bc0e:	89a3      	ldrh	r3, [r4, #12]
  40bc10:	2f00      	cmp	r7, #0
  40bc12:	d1d8      	bne.n	40bbc6 <__sfvwrite_r+0x8a>
  40bc14:	f8d5 9000 	ldr.w	r9, [r5]
  40bc18:	686f      	ldr	r7, [r5, #4]
  40bc1a:	3508      	adds	r5, #8
  40bc1c:	e7d2      	b.n	40bbc4 <__sfvwrite_r+0x88>
  40bc1e:	f8d5 9000 	ldr.w	r9, [r5]
  40bc22:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40bc26:	3508      	adds	r5, #8
  40bc28:	e79f      	b.n	40bb6a <__sfvwrite_r+0x2e>
  40bc2a:	2000      	movs	r0, #0
  40bc2c:	4770      	bx	lr
  40bc2e:	4621      	mov	r1, r4
  40bc30:	9800      	ldr	r0, [sp, #0]
  40bc32:	f7ff fda3 	bl	40b77c <_fflush_r>
  40bc36:	b370      	cbz	r0, 40bc96 <__sfvwrite_r+0x15a>
  40bc38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40bc3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40bc40:	f04f 30ff 	mov.w	r0, #4294967295
  40bc44:	81a3      	strh	r3, [r4, #12]
  40bc46:	b003      	add	sp, #12
  40bc48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bc4c:	4681      	mov	r9, r0
  40bc4e:	4633      	mov	r3, r6
  40bc50:	464e      	mov	r6, r9
  40bc52:	46a8      	mov	r8, r5
  40bc54:	469a      	mov	sl, r3
  40bc56:	464d      	mov	r5, r9
  40bc58:	b34e      	cbz	r6, 40bcae <__sfvwrite_r+0x172>
  40bc5a:	b380      	cbz	r0, 40bcbe <__sfvwrite_r+0x182>
  40bc5c:	6820      	ldr	r0, [r4, #0]
  40bc5e:	6923      	ldr	r3, [r4, #16]
  40bc60:	6962      	ldr	r2, [r4, #20]
  40bc62:	45b1      	cmp	r9, r6
  40bc64:	46cb      	mov	fp, r9
  40bc66:	bf28      	it	cs
  40bc68:	46b3      	movcs	fp, r6
  40bc6a:	4298      	cmp	r0, r3
  40bc6c:	465f      	mov	r7, fp
  40bc6e:	d904      	bls.n	40bc7a <__sfvwrite_r+0x13e>
  40bc70:	68a3      	ldr	r3, [r4, #8]
  40bc72:	4413      	add	r3, r2
  40bc74:	459b      	cmp	fp, r3
  40bc76:	f300 80a6 	bgt.w	40bdc6 <__sfvwrite_r+0x28a>
  40bc7a:	4593      	cmp	fp, r2
  40bc7c:	db4b      	blt.n	40bd16 <__sfvwrite_r+0x1da>
  40bc7e:	4613      	mov	r3, r2
  40bc80:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40bc82:	69e1      	ldr	r1, [r4, #28]
  40bc84:	9800      	ldr	r0, [sp, #0]
  40bc86:	462a      	mov	r2, r5
  40bc88:	47b8      	blx	r7
  40bc8a:	1e07      	subs	r7, r0, #0
  40bc8c:	ddd4      	ble.n	40bc38 <__sfvwrite_r+0xfc>
  40bc8e:	ebb9 0907 	subs.w	r9, r9, r7
  40bc92:	d0cc      	beq.n	40bc2e <__sfvwrite_r+0xf2>
  40bc94:	2001      	movs	r0, #1
  40bc96:	f8da 3008 	ldr.w	r3, [sl, #8]
  40bc9a:	1bdb      	subs	r3, r3, r7
  40bc9c:	443d      	add	r5, r7
  40bc9e:	1bf6      	subs	r6, r6, r7
  40bca0:	f8ca 3008 	str.w	r3, [sl, #8]
  40bca4:	2b00      	cmp	r3, #0
  40bca6:	f43f af78 	beq.w	40bb9a <__sfvwrite_r+0x5e>
  40bcaa:	2e00      	cmp	r6, #0
  40bcac:	d1d5      	bne.n	40bc5a <__sfvwrite_r+0x11e>
  40bcae:	f108 0308 	add.w	r3, r8, #8
  40bcb2:	e913 0060 	ldmdb	r3, {r5, r6}
  40bcb6:	4698      	mov	r8, r3
  40bcb8:	3308      	adds	r3, #8
  40bcba:	2e00      	cmp	r6, #0
  40bcbc:	d0f9      	beq.n	40bcb2 <__sfvwrite_r+0x176>
  40bcbe:	4632      	mov	r2, r6
  40bcc0:	210a      	movs	r1, #10
  40bcc2:	4628      	mov	r0, r5
  40bcc4:	f000 f96c 	bl	40bfa0 <memchr>
  40bcc8:	2800      	cmp	r0, #0
  40bcca:	f000 80a1 	beq.w	40be10 <__sfvwrite_r+0x2d4>
  40bcce:	3001      	adds	r0, #1
  40bcd0:	eba0 0905 	sub.w	r9, r0, r5
  40bcd4:	e7c2      	b.n	40bc5c <__sfvwrite_r+0x120>
  40bcd6:	6820      	ldr	r0, [r4, #0]
  40bcd8:	6923      	ldr	r3, [r4, #16]
  40bcda:	4298      	cmp	r0, r3
  40bcdc:	d802      	bhi.n	40bce4 <__sfvwrite_r+0x1a8>
  40bcde:	6963      	ldr	r3, [r4, #20]
  40bce0:	429f      	cmp	r7, r3
  40bce2:	d25d      	bcs.n	40bda0 <__sfvwrite_r+0x264>
  40bce4:	45b8      	cmp	r8, r7
  40bce6:	bf28      	it	cs
  40bce8:	46b8      	movcs	r8, r7
  40bcea:	4642      	mov	r2, r8
  40bcec:	4649      	mov	r1, r9
  40bcee:	f000 f9a7 	bl	40c040 <memmove>
  40bcf2:	68a3      	ldr	r3, [r4, #8]
  40bcf4:	6822      	ldr	r2, [r4, #0]
  40bcf6:	eba3 0308 	sub.w	r3, r3, r8
  40bcfa:	4442      	add	r2, r8
  40bcfc:	60a3      	str	r3, [r4, #8]
  40bcfe:	6022      	str	r2, [r4, #0]
  40bd00:	b10b      	cbz	r3, 40bd06 <__sfvwrite_r+0x1ca>
  40bd02:	46c2      	mov	sl, r8
  40bd04:	e779      	b.n	40bbfa <__sfvwrite_r+0xbe>
  40bd06:	4621      	mov	r1, r4
  40bd08:	9800      	ldr	r0, [sp, #0]
  40bd0a:	f7ff fd37 	bl	40b77c <_fflush_r>
  40bd0e:	2800      	cmp	r0, #0
  40bd10:	d192      	bne.n	40bc38 <__sfvwrite_r+0xfc>
  40bd12:	46c2      	mov	sl, r8
  40bd14:	e771      	b.n	40bbfa <__sfvwrite_r+0xbe>
  40bd16:	465a      	mov	r2, fp
  40bd18:	4629      	mov	r1, r5
  40bd1a:	f000 f991 	bl	40c040 <memmove>
  40bd1e:	68a2      	ldr	r2, [r4, #8]
  40bd20:	6823      	ldr	r3, [r4, #0]
  40bd22:	eba2 020b 	sub.w	r2, r2, fp
  40bd26:	445b      	add	r3, fp
  40bd28:	60a2      	str	r2, [r4, #8]
  40bd2a:	6023      	str	r3, [r4, #0]
  40bd2c:	e7af      	b.n	40bc8e <__sfvwrite_r+0x152>
  40bd2e:	6820      	ldr	r0, [r4, #0]
  40bd30:	46b8      	mov	r8, r7
  40bd32:	46ba      	mov	sl, r7
  40bd34:	46bb      	mov	fp, r7
  40bd36:	e755      	b.n	40bbe4 <__sfvwrite_r+0xa8>
  40bd38:	6962      	ldr	r2, [r4, #20]
  40bd3a:	6820      	ldr	r0, [r4, #0]
  40bd3c:	6921      	ldr	r1, [r4, #16]
  40bd3e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40bd42:	eba0 0a01 	sub.w	sl, r0, r1
  40bd46:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40bd4a:	f10a 0001 	add.w	r0, sl, #1
  40bd4e:	ea4f 0868 	mov.w	r8, r8, asr #1
  40bd52:	4438      	add	r0, r7
  40bd54:	4540      	cmp	r0, r8
  40bd56:	4642      	mov	r2, r8
  40bd58:	bf84      	itt	hi
  40bd5a:	4680      	movhi	r8, r0
  40bd5c:	4642      	movhi	r2, r8
  40bd5e:	055b      	lsls	r3, r3, #21
  40bd60:	d544      	bpl.n	40bdec <__sfvwrite_r+0x2b0>
  40bd62:	4611      	mov	r1, r2
  40bd64:	9800      	ldr	r0, [sp, #0]
  40bd66:	f7fb f979 	bl	40705c <_malloc_r>
  40bd6a:	4683      	mov	fp, r0
  40bd6c:	2800      	cmp	r0, #0
  40bd6e:	d055      	beq.n	40be1c <__sfvwrite_r+0x2e0>
  40bd70:	4652      	mov	r2, sl
  40bd72:	6921      	ldr	r1, [r4, #16]
  40bd74:	f7fb fc22 	bl	4075bc <memcpy>
  40bd78:	89a3      	ldrh	r3, [r4, #12]
  40bd7a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40bd7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40bd82:	81a3      	strh	r3, [r4, #12]
  40bd84:	eb0b 000a 	add.w	r0, fp, sl
  40bd88:	eba8 030a 	sub.w	r3, r8, sl
  40bd8c:	f8c4 b010 	str.w	fp, [r4, #16]
  40bd90:	f8c4 8014 	str.w	r8, [r4, #20]
  40bd94:	6020      	str	r0, [r4, #0]
  40bd96:	60a3      	str	r3, [r4, #8]
  40bd98:	46b8      	mov	r8, r7
  40bd9a:	46ba      	mov	sl, r7
  40bd9c:	46bb      	mov	fp, r7
  40bd9e:	e721      	b.n	40bbe4 <__sfvwrite_r+0xa8>
  40bda0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  40bda4:	42b9      	cmp	r1, r7
  40bda6:	bf28      	it	cs
  40bda8:	4639      	movcs	r1, r7
  40bdaa:	464a      	mov	r2, r9
  40bdac:	fb91 f1f3 	sdiv	r1, r1, r3
  40bdb0:	9800      	ldr	r0, [sp, #0]
  40bdb2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40bdb4:	fb03 f301 	mul.w	r3, r3, r1
  40bdb8:	69e1      	ldr	r1, [r4, #28]
  40bdba:	47b0      	blx	r6
  40bdbc:	f1b0 0a00 	subs.w	sl, r0, #0
  40bdc0:	f73f af1b 	bgt.w	40bbfa <__sfvwrite_r+0xbe>
  40bdc4:	e738      	b.n	40bc38 <__sfvwrite_r+0xfc>
  40bdc6:	461a      	mov	r2, r3
  40bdc8:	4629      	mov	r1, r5
  40bdca:	9301      	str	r3, [sp, #4]
  40bdcc:	f000 f938 	bl	40c040 <memmove>
  40bdd0:	6822      	ldr	r2, [r4, #0]
  40bdd2:	9b01      	ldr	r3, [sp, #4]
  40bdd4:	9800      	ldr	r0, [sp, #0]
  40bdd6:	441a      	add	r2, r3
  40bdd8:	6022      	str	r2, [r4, #0]
  40bdda:	4621      	mov	r1, r4
  40bddc:	f7ff fcce 	bl	40b77c <_fflush_r>
  40bde0:	9b01      	ldr	r3, [sp, #4]
  40bde2:	2800      	cmp	r0, #0
  40bde4:	f47f af28 	bne.w	40bc38 <__sfvwrite_r+0xfc>
  40bde8:	461f      	mov	r7, r3
  40bdea:	e750      	b.n	40bc8e <__sfvwrite_r+0x152>
  40bdec:	9800      	ldr	r0, [sp, #0]
  40bdee:	f000 fc85 	bl	40c6fc <_realloc_r>
  40bdf2:	4683      	mov	fp, r0
  40bdf4:	2800      	cmp	r0, #0
  40bdf6:	d1c5      	bne.n	40bd84 <__sfvwrite_r+0x248>
  40bdf8:	9d00      	ldr	r5, [sp, #0]
  40bdfa:	6921      	ldr	r1, [r4, #16]
  40bdfc:	4628      	mov	r0, r5
  40bdfe:	f7ff fdb7 	bl	40b970 <_free_r>
  40be02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40be06:	220c      	movs	r2, #12
  40be08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40be0c:	602a      	str	r2, [r5, #0]
  40be0e:	e715      	b.n	40bc3c <__sfvwrite_r+0x100>
  40be10:	f106 0901 	add.w	r9, r6, #1
  40be14:	e722      	b.n	40bc5c <__sfvwrite_r+0x120>
  40be16:	f04f 30ff 	mov.w	r0, #4294967295
  40be1a:	e6bf      	b.n	40bb9c <__sfvwrite_r+0x60>
  40be1c:	9a00      	ldr	r2, [sp, #0]
  40be1e:	230c      	movs	r3, #12
  40be20:	6013      	str	r3, [r2, #0]
  40be22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40be26:	e709      	b.n	40bc3c <__sfvwrite_r+0x100>
  40be28:	7ffffc00 	.word	0x7ffffc00

0040be2c <_fwalk_reent>:
  40be2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40be30:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40be34:	d01f      	beq.n	40be76 <_fwalk_reent+0x4a>
  40be36:	4688      	mov	r8, r1
  40be38:	4606      	mov	r6, r0
  40be3a:	f04f 0900 	mov.w	r9, #0
  40be3e:	687d      	ldr	r5, [r7, #4]
  40be40:	68bc      	ldr	r4, [r7, #8]
  40be42:	3d01      	subs	r5, #1
  40be44:	d411      	bmi.n	40be6a <_fwalk_reent+0x3e>
  40be46:	89a3      	ldrh	r3, [r4, #12]
  40be48:	2b01      	cmp	r3, #1
  40be4a:	f105 35ff 	add.w	r5, r5, #4294967295
  40be4e:	d908      	bls.n	40be62 <_fwalk_reent+0x36>
  40be50:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40be54:	3301      	adds	r3, #1
  40be56:	4621      	mov	r1, r4
  40be58:	4630      	mov	r0, r6
  40be5a:	d002      	beq.n	40be62 <_fwalk_reent+0x36>
  40be5c:	47c0      	blx	r8
  40be5e:	ea49 0900 	orr.w	r9, r9, r0
  40be62:	1c6b      	adds	r3, r5, #1
  40be64:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40be68:	d1ed      	bne.n	40be46 <_fwalk_reent+0x1a>
  40be6a:	683f      	ldr	r7, [r7, #0]
  40be6c:	2f00      	cmp	r7, #0
  40be6e:	d1e6      	bne.n	40be3e <_fwalk_reent+0x12>
  40be70:	4648      	mov	r0, r9
  40be72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40be76:	46b9      	mov	r9, r7
  40be78:	4648      	mov	r0, r9
  40be7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40be7e:	bf00      	nop

0040be80 <_localeconv_r>:
  40be80:	4a04      	ldr	r2, [pc, #16]	; (40be94 <_localeconv_r+0x14>)
  40be82:	4b05      	ldr	r3, [pc, #20]	; (40be98 <_localeconv_r+0x18>)
  40be84:	6812      	ldr	r2, [r2, #0]
  40be86:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40be88:	2800      	cmp	r0, #0
  40be8a:	bf08      	it	eq
  40be8c:	4618      	moveq	r0, r3
  40be8e:	30f0      	adds	r0, #240	; 0xf0
  40be90:	4770      	bx	lr
  40be92:	bf00      	nop
  40be94:	20400028 	.word	0x20400028
  40be98:	2040086c 	.word	0x2040086c

0040be9c <__retarget_lock_init_recursive>:
  40be9c:	4770      	bx	lr
  40be9e:	bf00      	nop

0040bea0 <__retarget_lock_close_recursive>:
  40bea0:	4770      	bx	lr
  40bea2:	bf00      	nop

0040bea4 <__retarget_lock_acquire_recursive>:
  40bea4:	4770      	bx	lr
  40bea6:	bf00      	nop

0040bea8 <__retarget_lock_release_recursive>:
  40bea8:	4770      	bx	lr
  40beaa:	bf00      	nop

0040beac <__swhatbuf_r>:
  40beac:	b570      	push	{r4, r5, r6, lr}
  40beae:	460c      	mov	r4, r1
  40beb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40beb4:	2900      	cmp	r1, #0
  40beb6:	b090      	sub	sp, #64	; 0x40
  40beb8:	4615      	mov	r5, r2
  40beba:	461e      	mov	r6, r3
  40bebc:	db14      	blt.n	40bee8 <__swhatbuf_r+0x3c>
  40bebe:	aa01      	add	r2, sp, #4
  40bec0:	f001 f86e 	bl	40cfa0 <_fstat_r>
  40bec4:	2800      	cmp	r0, #0
  40bec6:	db0f      	blt.n	40bee8 <__swhatbuf_r+0x3c>
  40bec8:	9a02      	ldr	r2, [sp, #8]
  40beca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40bece:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40bed2:	fab2 f282 	clz	r2, r2
  40bed6:	0952      	lsrs	r2, r2, #5
  40bed8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40bedc:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40bee0:	6032      	str	r2, [r6, #0]
  40bee2:	602b      	str	r3, [r5, #0]
  40bee4:	b010      	add	sp, #64	; 0x40
  40bee6:	bd70      	pop	{r4, r5, r6, pc}
  40bee8:	89a2      	ldrh	r2, [r4, #12]
  40beea:	2300      	movs	r3, #0
  40beec:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40bef0:	6033      	str	r3, [r6, #0]
  40bef2:	d004      	beq.n	40befe <__swhatbuf_r+0x52>
  40bef4:	2240      	movs	r2, #64	; 0x40
  40bef6:	4618      	mov	r0, r3
  40bef8:	602a      	str	r2, [r5, #0]
  40befa:	b010      	add	sp, #64	; 0x40
  40befc:	bd70      	pop	{r4, r5, r6, pc}
  40befe:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40bf02:	602b      	str	r3, [r5, #0]
  40bf04:	b010      	add	sp, #64	; 0x40
  40bf06:	bd70      	pop	{r4, r5, r6, pc}

0040bf08 <__smakebuf_r>:
  40bf08:	898a      	ldrh	r2, [r1, #12]
  40bf0a:	0792      	lsls	r2, r2, #30
  40bf0c:	460b      	mov	r3, r1
  40bf0e:	d506      	bpl.n	40bf1e <__smakebuf_r+0x16>
  40bf10:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40bf14:	2101      	movs	r1, #1
  40bf16:	601a      	str	r2, [r3, #0]
  40bf18:	611a      	str	r2, [r3, #16]
  40bf1a:	6159      	str	r1, [r3, #20]
  40bf1c:	4770      	bx	lr
  40bf1e:	b5f0      	push	{r4, r5, r6, r7, lr}
  40bf20:	b083      	sub	sp, #12
  40bf22:	ab01      	add	r3, sp, #4
  40bf24:	466a      	mov	r2, sp
  40bf26:	460c      	mov	r4, r1
  40bf28:	4606      	mov	r6, r0
  40bf2a:	f7ff ffbf 	bl	40beac <__swhatbuf_r>
  40bf2e:	9900      	ldr	r1, [sp, #0]
  40bf30:	4605      	mov	r5, r0
  40bf32:	4630      	mov	r0, r6
  40bf34:	f7fb f892 	bl	40705c <_malloc_r>
  40bf38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40bf3c:	b1d8      	cbz	r0, 40bf76 <__smakebuf_r+0x6e>
  40bf3e:	9a01      	ldr	r2, [sp, #4]
  40bf40:	4f15      	ldr	r7, [pc, #84]	; (40bf98 <__smakebuf_r+0x90>)
  40bf42:	9900      	ldr	r1, [sp, #0]
  40bf44:	63f7      	str	r7, [r6, #60]	; 0x3c
  40bf46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40bf4a:	81a3      	strh	r3, [r4, #12]
  40bf4c:	6020      	str	r0, [r4, #0]
  40bf4e:	6120      	str	r0, [r4, #16]
  40bf50:	6161      	str	r1, [r4, #20]
  40bf52:	b91a      	cbnz	r2, 40bf5c <__smakebuf_r+0x54>
  40bf54:	432b      	orrs	r3, r5
  40bf56:	81a3      	strh	r3, [r4, #12]
  40bf58:	b003      	add	sp, #12
  40bf5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40bf5c:	4630      	mov	r0, r6
  40bf5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40bf62:	f001 f831 	bl	40cfc8 <_isatty_r>
  40bf66:	b1a0      	cbz	r0, 40bf92 <__smakebuf_r+0x8a>
  40bf68:	89a3      	ldrh	r3, [r4, #12]
  40bf6a:	f023 0303 	bic.w	r3, r3, #3
  40bf6e:	f043 0301 	orr.w	r3, r3, #1
  40bf72:	b21b      	sxth	r3, r3
  40bf74:	e7ee      	b.n	40bf54 <__smakebuf_r+0x4c>
  40bf76:	059a      	lsls	r2, r3, #22
  40bf78:	d4ee      	bmi.n	40bf58 <__smakebuf_r+0x50>
  40bf7a:	f023 0303 	bic.w	r3, r3, #3
  40bf7e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40bf82:	f043 0302 	orr.w	r3, r3, #2
  40bf86:	2101      	movs	r1, #1
  40bf88:	81a3      	strh	r3, [r4, #12]
  40bf8a:	6022      	str	r2, [r4, #0]
  40bf8c:	6122      	str	r2, [r4, #16]
  40bf8e:	6161      	str	r1, [r4, #20]
  40bf90:	e7e2      	b.n	40bf58 <__smakebuf_r+0x50>
  40bf92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40bf96:	e7dd      	b.n	40bf54 <__smakebuf_r+0x4c>
  40bf98:	0040b7d1 	.word	0x0040b7d1
  40bf9c:	00000000 	.word	0x00000000

0040bfa0 <memchr>:
  40bfa0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40bfa4:	2a10      	cmp	r2, #16
  40bfa6:	db2b      	blt.n	40c000 <memchr+0x60>
  40bfa8:	f010 0f07 	tst.w	r0, #7
  40bfac:	d008      	beq.n	40bfc0 <memchr+0x20>
  40bfae:	f810 3b01 	ldrb.w	r3, [r0], #1
  40bfb2:	3a01      	subs	r2, #1
  40bfb4:	428b      	cmp	r3, r1
  40bfb6:	d02d      	beq.n	40c014 <memchr+0x74>
  40bfb8:	f010 0f07 	tst.w	r0, #7
  40bfbc:	b342      	cbz	r2, 40c010 <memchr+0x70>
  40bfbe:	d1f6      	bne.n	40bfae <memchr+0xe>
  40bfc0:	b4f0      	push	{r4, r5, r6, r7}
  40bfc2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  40bfc6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40bfca:	f022 0407 	bic.w	r4, r2, #7
  40bfce:	f07f 0700 	mvns.w	r7, #0
  40bfd2:	2300      	movs	r3, #0
  40bfd4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  40bfd8:	3c08      	subs	r4, #8
  40bfda:	ea85 0501 	eor.w	r5, r5, r1
  40bfde:	ea86 0601 	eor.w	r6, r6, r1
  40bfe2:	fa85 f547 	uadd8	r5, r5, r7
  40bfe6:	faa3 f587 	sel	r5, r3, r7
  40bfea:	fa86 f647 	uadd8	r6, r6, r7
  40bfee:	faa5 f687 	sel	r6, r5, r7
  40bff2:	b98e      	cbnz	r6, 40c018 <memchr+0x78>
  40bff4:	d1ee      	bne.n	40bfd4 <memchr+0x34>
  40bff6:	bcf0      	pop	{r4, r5, r6, r7}
  40bff8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40bffc:	f002 0207 	and.w	r2, r2, #7
  40c000:	b132      	cbz	r2, 40c010 <memchr+0x70>
  40c002:	f810 3b01 	ldrb.w	r3, [r0], #1
  40c006:	3a01      	subs	r2, #1
  40c008:	ea83 0301 	eor.w	r3, r3, r1
  40c00c:	b113      	cbz	r3, 40c014 <memchr+0x74>
  40c00e:	d1f8      	bne.n	40c002 <memchr+0x62>
  40c010:	2000      	movs	r0, #0
  40c012:	4770      	bx	lr
  40c014:	3801      	subs	r0, #1
  40c016:	4770      	bx	lr
  40c018:	2d00      	cmp	r5, #0
  40c01a:	bf06      	itte	eq
  40c01c:	4635      	moveq	r5, r6
  40c01e:	3803      	subeq	r0, #3
  40c020:	3807      	subne	r0, #7
  40c022:	f015 0f01 	tst.w	r5, #1
  40c026:	d107      	bne.n	40c038 <memchr+0x98>
  40c028:	3001      	adds	r0, #1
  40c02a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40c02e:	bf02      	ittt	eq
  40c030:	3001      	addeq	r0, #1
  40c032:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  40c036:	3001      	addeq	r0, #1
  40c038:	bcf0      	pop	{r4, r5, r6, r7}
  40c03a:	3801      	subs	r0, #1
  40c03c:	4770      	bx	lr
  40c03e:	bf00      	nop

0040c040 <memmove>:
  40c040:	4288      	cmp	r0, r1
  40c042:	b5f0      	push	{r4, r5, r6, r7, lr}
  40c044:	d90d      	bls.n	40c062 <memmove+0x22>
  40c046:	188b      	adds	r3, r1, r2
  40c048:	4298      	cmp	r0, r3
  40c04a:	d20a      	bcs.n	40c062 <memmove+0x22>
  40c04c:	1884      	adds	r4, r0, r2
  40c04e:	2a00      	cmp	r2, #0
  40c050:	d051      	beq.n	40c0f6 <memmove+0xb6>
  40c052:	4622      	mov	r2, r4
  40c054:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40c058:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40c05c:	4299      	cmp	r1, r3
  40c05e:	d1f9      	bne.n	40c054 <memmove+0x14>
  40c060:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c062:	2a0f      	cmp	r2, #15
  40c064:	d948      	bls.n	40c0f8 <memmove+0xb8>
  40c066:	ea41 0300 	orr.w	r3, r1, r0
  40c06a:	079b      	lsls	r3, r3, #30
  40c06c:	d146      	bne.n	40c0fc <memmove+0xbc>
  40c06e:	f100 0410 	add.w	r4, r0, #16
  40c072:	f101 0310 	add.w	r3, r1, #16
  40c076:	4615      	mov	r5, r2
  40c078:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40c07c:	f844 6c10 	str.w	r6, [r4, #-16]
  40c080:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40c084:	f844 6c0c 	str.w	r6, [r4, #-12]
  40c088:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40c08c:	f844 6c08 	str.w	r6, [r4, #-8]
  40c090:	3d10      	subs	r5, #16
  40c092:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40c096:	f844 6c04 	str.w	r6, [r4, #-4]
  40c09a:	2d0f      	cmp	r5, #15
  40c09c:	f103 0310 	add.w	r3, r3, #16
  40c0a0:	f104 0410 	add.w	r4, r4, #16
  40c0a4:	d8e8      	bhi.n	40c078 <memmove+0x38>
  40c0a6:	f1a2 0310 	sub.w	r3, r2, #16
  40c0aa:	f023 030f 	bic.w	r3, r3, #15
  40c0ae:	f002 0e0f 	and.w	lr, r2, #15
  40c0b2:	3310      	adds	r3, #16
  40c0b4:	f1be 0f03 	cmp.w	lr, #3
  40c0b8:	4419      	add	r1, r3
  40c0ba:	4403      	add	r3, r0
  40c0bc:	d921      	bls.n	40c102 <memmove+0xc2>
  40c0be:	1f1e      	subs	r6, r3, #4
  40c0c0:	460d      	mov	r5, r1
  40c0c2:	4674      	mov	r4, lr
  40c0c4:	3c04      	subs	r4, #4
  40c0c6:	f855 7b04 	ldr.w	r7, [r5], #4
  40c0ca:	f846 7f04 	str.w	r7, [r6, #4]!
  40c0ce:	2c03      	cmp	r4, #3
  40c0d0:	d8f8      	bhi.n	40c0c4 <memmove+0x84>
  40c0d2:	f1ae 0404 	sub.w	r4, lr, #4
  40c0d6:	f024 0403 	bic.w	r4, r4, #3
  40c0da:	3404      	adds	r4, #4
  40c0dc:	4421      	add	r1, r4
  40c0de:	4423      	add	r3, r4
  40c0e0:	f002 0203 	and.w	r2, r2, #3
  40c0e4:	b162      	cbz	r2, 40c100 <memmove+0xc0>
  40c0e6:	3b01      	subs	r3, #1
  40c0e8:	440a      	add	r2, r1
  40c0ea:	f811 4b01 	ldrb.w	r4, [r1], #1
  40c0ee:	f803 4f01 	strb.w	r4, [r3, #1]!
  40c0f2:	428a      	cmp	r2, r1
  40c0f4:	d1f9      	bne.n	40c0ea <memmove+0xaa>
  40c0f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c0f8:	4603      	mov	r3, r0
  40c0fa:	e7f3      	b.n	40c0e4 <memmove+0xa4>
  40c0fc:	4603      	mov	r3, r0
  40c0fe:	e7f2      	b.n	40c0e6 <memmove+0xa6>
  40c100:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c102:	4672      	mov	r2, lr
  40c104:	e7ee      	b.n	40c0e4 <memmove+0xa4>
  40c106:	bf00      	nop

0040c108 <_Balloc>:
  40c108:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40c10a:	b570      	push	{r4, r5, r6, lr}
  40c10c:	4605      	mov	r5, r0
  40c10e:	460c      	mov	r4, r1
  40c110:	b14b      	cbz	r3, 40c126 <_Balloc+0x1e>
  40c112:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40c116:	b180      	cbz	r0, 40c13a <_Balloc+0x32>
  40c118:	6802      	ldr	r2, [r0, #0]
  40c11a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40c11e:	2300      	movs	r3, #0
  40c120:	6103      	str	r3, [r0, #16]
  40c122:	60c3      	str	r3, [r0, #12]
  40c124:	bd70      	pop	{r4, r5, r6, pc}
  40c126:	2221      	movs	r2, #33	; 0x21
  40c128:	2104      	movs	r1, #4
  40c12a:	f000 fe11 	bl	40cd50 <_calloc_r>
  40c12e:	64e8      	str	r0, [r5, #76]	; 0x4c
  40c130:	4603      	mov	r3, r0
  40c132:	2800      	cmp	r0, #0
  40c134:	d1ed      	bne.n	40c112 <_Balloc+0xa>
  40c136:	2000      	movs	r0, #0
  40c138:	bd70      	pop	{r4, r5, r6, pc}
  40c13a:	2101      	movs	r1, #1
  40c13c:	fa01 f604 	lsl.w	r6, r1, r4
  40c140:	1d72      	adds	r2, r6, #5
  40c142:	4628      	mov	r0, r5
  40c144:	0092      	lsls	r2, r2, #2
  40c146:	f000 fe03 	bl	40cd50 <_calloc_r>
  40c14a:	2800      	cmp	r0, #0
  40c14c:	d0f3      	beq.n	40c136 <_Balloc+0x2e>
  40c14e:	6044      	str	r4, [r0, #4]
  40c150:	6086      	str	r6, [r0, #8]
  40c152:	e7e4      	b.n	40c11e <_Balloc+0x16>

0040c154 <_Bfree>:
  40c154:	b131      	cbz	r1, 40c164 <_Bfree+0x10>
  40c156:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40c158:	684a      	ldr	r2, [r1, #4]
  40c15a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40c15e:	6008      	str	r0, [r1, #0]
  40c160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40c164:	4770      	bx	lr
  40c166:	bf00      	nop

0040c168 <__multadd>:
  40c168:	b5f0      	push	{r4, r5, r6, r7, lr}
  40c16a:	690c      	ldr	r4, [r1, #16]
  40c16c:	b083      	sub	sp, #12
  40c16e:	460d      	mov	r5, r1
  40c170:	4606      	mov	r6, r0
  40c172:	f101 0e14 	add.w	lr, r1, #20
  40c176:	2700      	movs	r7, #0
  40c178:	f8de 0000 	ldr.w	r0, [lr]
  40c17c:	b281      	uxth	r1, r0
  40c17e:	fb02 3301 	mla	r3, r2, r1, r3
  40c182:	0c01      	lsrs	r1, r0, #16
  40c184:	0c18      	lsrs	r0, r3, #16
  40c186:	fb02 0101 	mla	r1, r2, r1, r0
  40c18a:	b29b      	uxth	r3, r3
  40c18c:	3701      	adds	r7, #1
  40c18e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40c192:	42bc      	cmp	r4, r7
  40c194:	f84e 3b04 	str.w	r3, [lr], #4
  40c198:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40c19c:	dcec      	bgt.n	40c178 <__multadd+0x10>
  40c19e:	b13b      	cbz	r3, 40c1b0 <__multadd+0x48>
  40c1a0:	68aa      	ldr	r2, [r5, #8]
  40c1a2:	4294      	cmp	r4, r2
  40c1a4:	da07      	bge.n	40c1b6 <__multadd+0x4e>
  40c1a6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40c1aa:	3401      	adds	r4, #1
  40c1ac:	6153      	str	r3, [r2, #20]
  40c1ae:	612c      	str	r4, [r5, #16]
  40c1b0:	4628      	mov	r0, r5
  40c1b2:	b003      	add	sp, #12
  40c1b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c1b6:	6869      	ldr	r1, [r5, #4]
  40c1b8:	9301      	str	r3, [sp, #4]
  40c1ba:	3101      	adds	r1, #1
  40c1bc:	4630      	mov	r0, r6
  40c1be:	f7ff ffa3 	bl	40c108 <_Balloc>
  40c1c2:	692a      	ldr	r2, [r5, #16]
  40c1c4:	3202      	adds	r2, #2
  40c1c6:	f105 010c 	add.w	r1, r5, #12
  40c1ca:	4607      	mov	r7, r0
  40c1cc:	0092      	lsls	r2, r2, #2
  40c1ce:	300c      	adds	r0, #12
  40c1d0:	f7fb f9f4 	bl	4075bc <memcpy>
  40c1d4:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40c1d6:	6869      	ldr	r1, [r5, #4]
  40c1d8:	9b01      	ldr	r3, [sp, #4]
  40c1da:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40c1de:	6028      	str	r0, [r5, #0]
  40c1e0:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40c1e4:	463d      	mov	r5, r7
  40c1e6:	e7de      	b.n	40c1a6 <__multadd+0x3e>

0040c1e8 <__hi0bits>:
  40c1e8:	0c02      	lsrs	r2, r0, #16
  40c1ea:	0412      	lsls	r2, r2, #16
  40c1ec:	4603      	mov	r3, r0
  40c1ee:	b9b2      	cbnz	r2, 40c21e <__hi0bits+0x36>
  40c1f0:	0403      	lsls	r3, r0, #16
  40c1f2:	2010      	movs	r0, #16
  40c1f4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40c1f8:	bf04      	itt	eq
  40c1fa:	021b      	lsleq	r3, r3, #8
  40c1fc:	3008      	addeq	r0, #8
  40c1fe:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40c202:	bf04      	itt	eq
  40c204:	011b      	lsleq	r3, r3, #4
  40c206:	3004      	addeq	r0, #4
  40c208:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40c20c:	bf04      	itt	eq
  40c20e:	009b      	lsleq	r3, r3, #2
  40c210:	3002      	addeq	r0, #2
  40c212:	2b00      	cmp	r3, #0
  40c214:	db02      	blt.n	40c21c <__hi0bits+0x34>
  40c216:	005b      	lsls	r3, r3, #1
  40c218:	d403      	bmi.n	40c222 <__hi0bits+0x3a>
  40c21a:	2020      	movs	r0, #32
  40c21c:	4770      	bx	lr
  40c21e:	2000      	movs	r0, #0
  40c220:	e7e8      	b.n	40c1f4 <__hi0bits+0xc>
  40c222:	3001      	adds	r0, #1
  40c224:	4770      	bx	lr
  40c226:	bf00      	nop

0040c228 <__lo0bits>:
  40c228:	6803      	ldr	r3, [r0, #0]
  40c22a:	f013 0207 	ands.w	r2, r3, #7
  40c22e:	4601      	mov	r1, r0
  40c230:	d007      	beq.n	40c242 <__lo0bits+0x1a>
  40c232:	07da      	lsls	r2, r3, #31
  40c234:	d421      	bmi.n	40c27a <__lo0bits+0x52>
  40c236:	0798      	lsls	r0, r3, #30
  40c238:	d421      	bmi.n	40c27e <__lo0bits+0x56>
  40c23a:	089b      	lsrs	r3, r3, #2
  40c23c:	600b      	str	r3, [r1, #0]
  40c23e:	2002      	movs	r0, #2
  40c240:	4770      	bx	lr
  40c242:	b298      	uxth	r0, r3
  40c244:	b198      	cbz	r0, 40c26e <__lo0bits+0x46>
  40c246:	4610      	mov	r0, r2
  40c248:	f013 0fff 	tst.w	r3, #255	; 0xff
  40c24c:	bf04      	itt	eq
  40c24e:	0a1b      	lsreq	r3, r3, #8
  40c250:	3008      	addeq	r0, #8
  40c252:	071a      	lsls	r2, r3, #28
  40c254:	bf04      	itt	eq
  40c256:	091b      	lsreq	r3, r3, #4
  40c258:	3004      	addeq	r0, #4
  40c25a:	079a      	lsls	r2, r3, #30
  40c25c:	bf04      	itt	eq
  40c25e:	089b      	lsreq	r3, r3, #2
  40c260:	3002      	addeq	r0, #2
  40c262:	07da      	lsls	r2, r3, #31
  40c264:	d407      	bmi.n	40c276 <__lo0bits+0x4e>
  40c266:	085b      	lsrs	r3, r3, #1
  40c268:	d104      	bne.n	40c274 <__lo0bits+0x4c>
  40c26a:	2020      	movs	r0, #32
  40c26c:	4770      	bx	lr
  40c26e:	0c1b      	lsrs	r3, r3, #16
  40c270:	2010      	movs	r0, #16
  40c272:	e7e9      	b.n	40c248 <__lo0bits+0x20>
  40c274:	3001      	adds	r0, #1
  40c276:	600b      	str	r3, [r1, #0]
  40c278:	4770      	bx	lr
  40c27a:	2000      	movs	r0, #0
  40c27c:	4770      	bx	lr
  40c27e:	085b      	lsrs	r3, r3, #1
  40c280:	600b      	str	r3, [r1, #0]
  40c282:	2001      	movs	r0, #1
  40c284:	4770      	bx	lr
  40c286:	bf00      	nop

0040c288 <__i2b>:
  40c288:	b510      	push	{r4, lr}
  40c28a:	460c      	mov	r4, r1
  40c28c:	2101      	movs	r1, #1
  40c28e:	f7ff ff3b 	bl	40c108 <_Balloc>
  40c292:	2201      	movs	r2, #1
  40c294:	6144      	str	r4, [r0, #20]
  40c296:	6102      	str	r2, [r0, #16]
  40c298:	bd10      	pop	{r4, pc}
  40c29a:	bf00      	nop

0040c29c <__multiply>:
  40c29c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c2a0:	690c      	ldr	r4, [r1, #16]
  40c2a2:	6915      	ldr	r5, [r2, #16]
  40c2a4:	42ac      	cmp	r4, r5
  40c2a6:	b083      	sub	sp, #12
  40c2a8:	468b      	mov	fp, r1
  40c2aa:	4616      	mov	r6, r2
  40c2ac:	da04      	bge.n	40c2b8 <__multiply+0x1c>
  40c2ae:	4622      	mov	r2, r4
  40c2b0:	46b3      	mov	fp, r6
  40c2b2:	462c      	mov	r4, r5
  40c2b4:	460e      	mov	r6, r1
  40c2b6:	4615      	mov	r5, r2
  40c2b8:	f8db 3008 	ldr.w	r3, [fp, #8]
  40c2bc:	f8db 1004 	ldr.w	r1, [fp, #4]
  40c2c0:	eb04 0805 	add.w	r8, r4, r5
  40c2c4:	4598      	cmp	r8, r3
  40c2c6:	bfc8      	it	gt
  40c2c8:	3101      	addgt	r1, #1
  40c2ca:	f7ff ff1d 	bl	40c108 <_Balloc>
  40c2ce:	f100 0914 	add.w	r9, r0, #20
  40c2d2:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40c2d6:	45d1      	cmp	r9, sl
  40c2d8:	9000      	str	r0, [sp, #0]
  40c2da:	d205      	bcs.n	40c2e8 <__multiply+0x4c>
  40c2dc:	464b      	mov	r3, r9
  40c2de:	2100      	movs	r1, #0
  40c2e0:	f843 1b04 	str.w	r1, [r3], #4
  40c2e4:	459a      	cmp	sl, r3
  40c2e6:	d8fb      	bhi.n	40c2e0 <__multiply+0x44>
  40c2e8:	f106 0c14 	add.w	ip, r6, #20
  40c2ec:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40c2f0:	f10b 0b14 	add.w	fp, fp, #20
  40c2f4:	459c      	cmp	ip, r3
  40c2f6:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40c2fa:	d24c      	bcs.n	40c396 <__multiply+0xfa>
  40c2fc:	f8cd a004 	str.w	sl, [sp, #4]
  40c300:	469a      	mov	sl, r3
  40c302:	f8dc 5000 	ldr.w	r5, [ip]
  40c306:	b2af      	uxth	r7, r5
  40c308:	b1ef      	cbz	r7, 40c346 <__multiply+0xaa>
  40c30a:	2100      	movs	r1, #0
  40c30c:	464d      	mov	r5, r9
  40c30e:	465e      	mov	r6, fp
  40c310:	460c      	mov	r4, r1
  40c312:	f856 2b04 	ldr.w	r2, [r6], #4
  40c316:	6828      	ldr	r0, [r5, #0]
  40c318:	b293      	uxth	r3, r2
  40c31a:	b281      	uxth	r1, r0
  40c31c:	fb07 1303 	mla	r3, r7, r3, r1
  40c320:	0c12      	lsrs	r2, r2, #16
  40c322:	0c01      	lsrs	r1, r0, #16
  40c324:	4423      	add	r3, r4
  40c326:	fb07 1102 	mla	r1, r7, r2, r1
  40c32a:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40c32e:	b29b      	uxth	r3, r3
  40c330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40c334:	45b6      	cmp	lr, r6
  40c336:	f845 3b04 	str.w	r3, [r5], #4
  40c33a:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40c33e:	d8e8      	bhi.n	40c312 <__multiply+0x76>
  40c340:	602c      	str	r4, [r5, #0]
  40c342:	f8dc 5000 	ldr.w	r5, [ip]
  40c346:	0c2d      	lsrs	r5, r5, #16
  40c348:	d01d      	beq.n	40c386 <__multiply+0xea>
  40c34a:	f8d9 3000 	ldr.w	r3, [r9]
  40c34e:	4648      	mov	r0, r9
  40c350:	461c      	mov	r4, r3
  40c352:	4659      	mov	r1, fp
  40c354:	2200      	movs	r2, #0
  40c356:	880e      	ldrh	r6, [r1, #0]
  40c358:	0c24      	lsrs	r4, r4, #16
  40c35a:	fb05 4406 	mla	r4, r5, r6, r4
  40c35e:	4422      	add	r2, r4
  40c360:	b29b      	uxth	r3, r3
  40c362:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40c366:	f840 3b04 	str.w	r3, [r0], #4
  40c36a:	f851 3b04 	ldr.w	r3, [r1], #4
  40c36e:	6804      	ldr	r4, [r0, #0]
  40c370:	0c1b      	lsrs	r3, r3, #16
  40c372:	b2a6      	uxth	r6, r4
  40c374:	fb05 6303 	mla	r3, r5, r3, r6
  40c378:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40c37c:	458e      	cmp	lr, r1
  40c37e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40c382:	d8e8      	bhi.n	40c356 <__multiply+0xba>
  40c384:	6003      	str	r3, [r0, #0]
  40c386:	f10c 0c04 	add.w	ip, ip, #4
  40c38a:	45e2      	cmp	sl, ip
  40c38c:	f109 0904 	add.w	r9, r9, #4
  40c390:	d8b7      	bhi.n	40c302 <__multiply+0x66>
  40c392:	f8dd a004 	ldr.w	sl, [sp, #4]
  40c396:	f1b8 0f00 	cmp.w	r8, #0
  40c39a:	dd0b      	ble.n	40c3b4 <__multiply+0x118>
  40c39c:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40c3a0:	f1aa 0a04 	sub.w	sl, sl, #4
  40c3a4:	b11b      	cbz	r3, 40c3ae <__multiply+0x112>
  40c3a6:	e005      	b.n	40c3b4 <__multiply+0x118>
  40c3a8:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40c3ac:	b913      	cbnz	r3, 40c3b4 <__multiply+0x118>
  40c3ae:	f1b8 0801 	subs.w	r8, r8, #1
  40c3b2:	d1f9      	bne.n	40c3a8 <__multiply+0x10c>
  40c3b4:	9800      	ldr	r0, [sp, #0]
  40c3b6:	f8c0 8010 	str.w	r8, [r0, #16]
  40c3ba:	b003      	add	sp, #12
  40c3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040c3c0 <__pow5mult>:
  40c3c0:	f012 0303 	ands.w	r3, r2, #3
  40c3c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c3c8:	4614      	mov	r4, r2
  40c3ca:	4607      	mov	r7, r0
  40c3cc:	d12e      	bne.n	40c42c <__pow5mult+0x6c>
  40c3ce:	460d      	mov	r5, r1
  40c3d0:	10a4      	asrs	r4, r4, #2
  40c3d2:	d01c      	beq.n	40c40e <__pow5mult+0x4e>
  40c3d4:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40c3d6:	b396      	cbz	r6, 40c43e <__pow5mult+0x7e>
  40c3d8:	07e3      	lsls	r3, r4, #31
  40c3da:	f04f 0800 	mov.w	r8, #0
  40c3de:	d406      	bmi.n	40c3ee <__pow5mult+0x2e>
  40c3e0:	1064      	asrs	r4, r4, #1
  40c3e2:	d014      	beq.n	40c40e <__pow5mult+0x4e>
  40c3e4:	6830      	ldr	r0, [r6, #0]
  40c3e6:	b1a8      	cbz	r0, 40c414 <__pow5mult+0x54>
  40c3e8:	4606      	mov	r6, r0
  40c3ea:	07e3      	lsls	r3, r4, #31
  40c3ec:	d5f8      	bpl.n	40c3e0 <__pow5mult+0x20>
  40c3ee:	4632      	mov	r2, r6
  40c3f0:	4629      	mov	r1, r5
  40c3f2:	4638      	mov	r0, r7
  40c3f4:	f7ff ff52 	bl	40c29c <__multiply>
  40c3f8:	b1b5      	cbz	r5, 40c428 <__pow5mult+0x68>
  40c3fa:	686a      	ldr	r2, [r5, #4]
  40c3fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40c3fe:	1064      	asrs	r4, r4, #1
  40c400:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40c404:	6029      	str	r1, [r5, #0]
  40c406:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40c40a:	4605      	mov	r5, r0
  40c40c:	d1ea      	bne.n	40c3e4 <__pow5mult+0x24>
  40c40e:	4628      	mov	r0, r5
  40c410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c414:	4632      	mov	r2, r6
  40c416:	4631      	mov	r1, r6
  40c418:	4638      	mov	r0, r7
  40c41a:	f7ff ff3f 	bl	40c29c <__multiply>
  40c41e:	6030      	str	r0, [r6, #0]
  40c420:	f8c0 8000 	str.w	r8, [r0]
  40c424:	4606      	mov	r6, r0
  40c426:	e7e0      	b.n	40c3ea <__pow5mult+0x2a>
  40c428:	4605      	mov	r5, r0
  40c42a:	e7d9      	b.n	40c3e0 <__pow5mult+0x20>
  40c42c:	1e5a      	subs	r2, r3, #1
  40c42e:	4d0b      	ldr	r5, [pc, #44]	; (40c45c <__pow5mult+0x9c>)
  40c430:	2300      	movs	r3, #0
  40c432:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40c436:	f7ff fe97 	bl	40c168 <__multadd>
  40c43a:	4605      	mov	r5, r0
  40c43c:	e7c8      	b.n	40c3d0 <__pow5mult+0x10>
  40c43e:	2101      	movs	r1, #1
  40c440:	4638      	mov	r0, r7
  40c442:	f7ff fe61 	bl	40c108 <_Balloc>
  40c446:	f240 2171 	movw	r1, #625	; 0x271
  40c44a:	2201      	movs	r2, #1
  40c44c:	2300      	movs	r3, #0
  40c44e:	6141      	str	r1, [r0, #20]
  40c450:	6102      	str	r2, [r0, #16]
  40c452:	4606      	mov	r6, r0
  40c454:	64b8      	str	r0, [r7, #72]	; 0x48
  40c456:	6003      	str	r3, [r0, #0]
  40c458:	e7be      	b.n	40c3d8 <__pow5mult+0x18>
  40c45a:	bf00      	nop
  40c45c:	0040de38 	.word	0x0040de38

0040c460 <__lshift>:
  40c460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40c464:	4691      	mov	r9, r2
  40c466:	690a      	ldr	r2, [r1, #16]
  40c468:	688b      	ldr	r3, [r1, #8]
  40c46a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40c46e:	eb04 0802 	add.w	r8, r4, r2
  40c472:	f108 0501 	add.w	r5, r8, #1
  40c476:	429d      	cmp	r5, r3
  40c478:	460e      	mov	r6, r1
  40c47a:	4607      	mov	r7, r0
  40c47c:	6849      	ldr	r1, [r1, #4]
  40c47e:	dd04      	ble.n	40c48a <__lshift+0x2a>
  40c480:	005b      	lsls	r3, r3, #1
  40c482:	429d      	cmp	r5, r3
  40c484:	f101 0101 	add.w	r1, r1, #1
  40c488:	dcfa      	bgt.n	40c480 <__lshift+0x20>
  40c48a:	4638      	mov	r0, r7
  40c48c:	f7ff fe3c 	bl	40c108 <_Balloc>
  40c490:	2c00      	cmp	r4, #0
  40c492:	f100 0314 	add.w	r3, r0, #20
  40c496:	dd06      	ble.n	40c4a6 <__lshift+0x46>
  40c498:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40c49c:	2100      	movs	r1, #0
  40c49e:	f843 1b04 	str.w	r1, [r3], #4
  40c4a2:	429a      	cmp	r2, r3
  40c4a4:	d1fb      	bne.n	40c49e <__lshift+0x3e>
  40c4a6:	6934      	ldr	r4, [r6, #16]
  40c4a8:	f106 0114 	add.w	r1, r6, #20
  40c4ac:	f019 091f 	ands.w	r9, r9, #31
  40c4b0:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40c4b4:	d01d      	beq.n	40c4f2 <__lshift+0x92>
  40c4b6:	f1c9 0c20 	rsb	ip, r9, #32
  40c4ba:	2200      	movs	r2, #0
  40c4bc:	680c      	ldr	r4, [r1, #0]
  40c4be:	fa04 f409 	lsl.w	r4, r4, r9
  40c4c2:	4314      	orrs	r4, r2
  40c4c4:	f843 4b04 	str.w	r4, [r3], #4
  40c4c8:	f851 2b04 	ldr.w	r2, [r1], #4
  40c4cc:	458e      	cmp	lr, r1
  40c4ce:	fa22 f20c 	lsr.w	r2, r2, ip
  40c4d2:	d8f3      	bhi.n	40c4bc <__lshift+0x5c>
  40c4d4:	601a      	str	r2, [r3, #0]
  40c4d6:	b10a      	cbz	r2, 40c4dc <__lshift+0x7c>
  40c4d8:	f108 0502 	add.w	r5, r8, #2
  40c4dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40c4de:	6872      	ldr	r2, [r6, #4]
  40c4e0:	3d01      	subs	r5, #1
  40c4e2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40c4e6:	6105      	str	r5, [r0, #16]
  40c4e8:	6031      	str	r1, [r6, #0]
  40c4ea:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40c4ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40c4f2:	3b04      	subs	r3, #4
  40c4f4:	f851 2b04 	ldr.w	r2, [r1], #4
  40c4f8:	f843 2f04 	str.w	r2, [r3, #4]!
  40c4fc:	458e      	cmp	lr, r1
  40c4fe:	d8f9      	bhi.n	40c4f4 <__lshift+0x94>
  40c500:	e7ec      	b.n	40c4dc <__lshift+0x7c>
  40c502:	bf00      	nop

0040c504 <__mcmp>:
  40c504:	b430      	push	{r4, r5}
  40c506:	690b      	ldr	r3, [r1, #16]
  40c508:	4605      	mov	r5, r0
  40c50a:	6900      	ldr	r0, [r0, #16]
  40c50c:	1ac0      	subs	r0, r0, r3
  40c50e:	d10f      	bne.n	40c530 <__mcmp+0x2c>
  40c510:	009b      	lsls	r3, r3, #2
  40c512:	3514      	adds	r5, #20
  40c514:	3114      	adds	r1, #20
  40c516:	4419      	add	r1, r3
  40c518:	442b      	add	r3, r5
  40c51a:	e001      	b.n	40c520 <__mcmp+0x1c>
  40c51c:	429d      	cmp	r5, r3
  40c51e:	d207      	bcs.n	40c530 <__mcmp+0x2c>
  40c520:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40c524:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40c528:	4294      	cmp	r4, r2
  40c52a:	d0f7      	beq.n	40c51c <__mcmp+0x18>
  40c52c:	d302      	bcc.n	40c534 <__mcmp+0x30>
  40c52e:	2001      	movs	r0, #1
  40c530:	bc30      	pop	{r4, r5}
  40c532:	4770      	bx	lr
  40c534:	f04f 30ff 	mov.w	r0, #4294967295
  40c538:	e7fa      	b.n	40c530 <__mcmp+0x2c>
  40c53a:	bf00      	nop

0040c53c <__mdiff>:
  40c53c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c540:	690f      	ldr	r7, [r1, #16]
  40c542:	460e      	mov	r6, r1
  40c544:	6911      	ldr	r1, [r2, #16]
  40c546:	1a7f      	subs	r7, r7, r1
  40c548:	2f00      	cmp	r7, #0
  40c54a:	4690      	mov	r8, r2
  40c54c:	d117      	bne.n	40c57e <__mdiff+0x42>
  40c54e:	0089      	lsls	r1, r1, #2
  40c550:	f106 0514 	add.w	r5, r6, #20
  40c554:	f102 0e14 	add.w	lr, r2, #20
  40c558:	186b      	adds	r3, r5, r1
  40c55a:	4471      	add	r1, lr
  40c55c:	e001      	b.n	40c562 <__mdiff+0x26>
  40c55e:	429d      	cmp	r5, r3
  40c560:	d25c      	bcs.n	40c61c <__mdiff+0xe0>
  40c562:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40c566:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40c56a:	42a2      	cmp	r2, r4
  40c56c:	d0f7      	beq.n	40c55e <__mdiff+0x22>
  40c56e:	d25e      	bcs.n	40c62e <__mdiff+0xf2>
  40c570:	4633      	mov	r3, r6
  40c572:	462c      	mov	r4, r5
  40c574:	4646      	mov	r6, r8
  40c576:	4675      	mov	r5, lr
  40c578:	4698      	mov	r8, r3
  40c57a:	2701      	movs	r7, #1
  40c57c:	e005      	b.n	40c58a <__mdiff+0x4e>
  40c57e:	db58      	blt.n	40c632 <__mdiff+0xf6>
  40c580:	f106 0514 	add.w	r5, r6, #20
  40c584:	f108 0414 	add.w	r4, r8, #20
  40c588:	2700      	movs	r7, #0
  40c58a:	6871      	ldr	r1, [r6, #4]
  40c58c:	f7ff fdbc 	bl	40c108 <_Balloc>
  40c590:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40c594:	6936      	ldr	r6, [r6, #16]
  40c596:	60c7      	str	r7, [r0, #12]
  40c598:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40c59c:	46a6      	mov	lr, r4
  40c59e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40c5a2:	f100 0414 	add.w	r4, r0, #20
  40c5a6:	2300      	movs	r3, #0
  40c5a8:	f85e 1b04 	ldr.w	r1, [lr], #4
  40c5ac:	f855 8b04 	ldr.w	r8, [r5], #4
  40c5b0:	b28a      	uxth	r2, r1
  40c5b2:	fa13 f388 	uxtah	r3, r3, r8
  40c5b6:	0c09      	lsrs	r1, r1, #16
  40c5b8:	1a9a      	subs	r2, r3, r2
  40c5ba:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40c5be:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40c5c2:	b292      	uxth	r2, r2
  40c5c4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40c5c8:	45f4      	cmp	ip, lr
  40c5ca:	f844 2b04 	str.w	r2, [r4], #4
  40c5ce:	ea4f 4323 	mov.w	r3, r3, asr #16
  40c5d2:	d8e9      	bhi.n	40c5a8 <__mdiff+0x6c>
  40c5d4:	42af      	cmp	r7, r5
  40c5d6:	d917      	bls.n	40c608 <__mdiff+0xcc>
  40c5d8:	46a4      	mov	ip, r4
  40c5da:	46ae      	mov	lr, r5
  40c5dc:	f85e 2b04 	ldr.w	r2, [lr], #4
  40c5e0:	fa13 f382 	uxtah	r3, r3, r2
  40c5e4:	1419      	asrs	r1, r3, #16
  40c5e6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40c5ea:	b29b      	uxth	r3, r3
  40c5ec:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40c5f0:	4577      	cmp	r7, lr
  40c5f2:	f84c 2b04 	str.w	r2, [ip], #4
  40c5f6:	ea4f 4321 	mov.w	r3, r1, asr #16
  40c5fa:	d8ef      	bhi.n	40c5dc <__mdiff+0xa0>
  40c5fc:	43ed      	mvns	r5, r5
  40c5fe:	442f      	add	r7, r5
  40c600:	f027 0703 	bic.w	r7, r7, #3
  40c604:	3704      	adds	r7, #4
  40c606:	443c      	add	r4, r7
  40c608:	3c04      	subs	r4, #4
  40c60a:	b922      	cbnz	r2, 40c616 <__mdiff+0xda>
  40c60c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40c610:	3e01      	subs	r6, #1
  40c612:	2b00      	cmp	r3, #0
  40c614:	d0fa      	beq.n	40c60c <__mdiff+0xd0>
  40c616:	6106      	str	r6, [r0, #16]
  40c618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c61c:	2100      	movs	r1, #0
  40c61e:	f7ff fd73 	bl	40c108 <_Balloc>
  40c622:	2201      	movs	r2, #1
  40c624:	2300      	movs	r3, #0
  40c626:	6102      	str	r2, [r0, #16]
  40c628:	6143      	str	r3, [r0, #20]
  40c62a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c62e:	4674      	mov	r4, lr
  40c630:	e7ab      	b.n	40c58a <__mdiff+0x4e>
  40c632:	4633      	mov	r3, r6
  40c634:	f106 0414 	add.w	r4, r6, #20
  40c638:	f102 0514 	add.w	r5, r2, #20
  40c63c:	4616      	mov	r6, r2
  40c63e:	2701      	movs	r7, #1
  40c640:	4698      	mov	r8, r3
  40c642:	e7a2      	b.n	40c58a <__mdiff+0x4e>

0040c644 <__d2b>:
  40c644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c648:	b082      	sub	sp, #8
  40c64a:	2101      	movs	r1, #1
  40c64c:	461c      	mov	r4, r3
  40c64e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40c652:	4615      	mov	r5, r2
  40c654:	9e08      	ldr	r6, [sp, #32]
  40c656:	f7ff fd57 	bl	40c108 <_Balloc>
  40c65a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40c65e:	4680      	mov	r8, r0
  40c660:	b10f      	cbz	r7, 40c666 <__d2b+0x22>
  40c662:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40c666:	9401      	str	r4, [sp, #4]
  40c668:	b31d      	cbz	r5, 40c6b2 <__d2b+0x6e>
  40c66a:	a802      	add	r0, sp, #8
  40c66c:	f840 5d08 	str.w	r5, [r0, #-8]!
  40c670:	f7ff fdda 	bl	40c228 <__lo0bits>
  40c674:	2800      	cmp	r0, #0
  40c676:	d134      	bne.n	40c6e2 <__d2b+0x9e>
  40c678:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40c67c:	f8c8 2014 	str.w	r2, [r8, #20]
  40c680:	2b00      	cmp	r3, #0
  40c682:	bf0c      	ite	eq
  40c684:	2101      	moveq	r1, #1
  40c686:	2102      	movne	r1, #2
  40c688:	f8c8 3018 	str.w	r3, [r8, #24]
  40c68c:	f8c8 1010 	str.w	r1, [r8, #16]
  40c690:	b9df      	cbnz	r7, 40c6ca <__d2b+0x86>
  40c692:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40c696:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40c69a:	6030      	str	r0, [r6, #0]
  40c69c:	6918      	ldr	r0, [r3, #16]
  40c69e:	f7ff fda3 	bl	40c1e8 <__hi0bits>
  40c6a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40c6a4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40c6a8:	6018      	str	r0, [r3, #0]
  40c6aa:	4640      	mov	r0, r8
  40c6ac:	b002      	add	sp, #8
  40c6ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c6b2:	a801      	add	r0, sp, #4
  40c6b4:	f7ff fdb8 	bl	40c228 <__lo0bits>
  40c6b8:	9b01      	ldr	r3, [sp, #4]
  40c6ba:	f8c8 3014 	str.w	r3, [r8, #20]
  40c6be:	2101      	movs	r1, #1
  40c6c0:	3020      	adds	r0, #32
  40c6c2:	f8c8 1010 	str.w	r1, [r8, #16]
  40c6c6:	2f00      	cmp	r7, #0
  40c6c8:	d0e3      	beq.n	40c692 <__d2b+0x4e>
  40c6ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40c6cc:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40c6d0:	4407      	add	r7, r0
  40c6d2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40c6d6:	6037      	str	r7, [r6, #0]
  40c6d8:	6018      	str	r0, [r3, #0]
  40c6da:	4640      	mov	r0, r8
  40c6dc:	b002      	add	sp, #8
  40c6de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c6e2:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40c6e6:	f1c0 0220 	rsb	r2, r0, #32
  40c6ea:	fa03 f202 	lsl.w	r2, r3, r2
  40c6ee:	430a      	orrs	r2, r1
  40c6f0:	40c3      	lsrs	r3, r0
  40c6f2:	9301      	str	r3, [sp, #4]
  40c6f4:	f8c8 2014 	str.w	r2, [r8, #20]
  40c6f8:	e7c2      	b.n	40c680 <__d2b+0x3c>
  40c6fa:	bf00      	nop

0040c6fc <_realloc_r>:
  40c6fc:	2900      	cmp	r1, #0
  40c6fe:	f000 8095 	beq.w	40c82c <_realloc_r+0x130>
  40c702:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c706:	460d      	mov	r5, r1
  40c708:	4616      	mov	r6, r2
  40c70a:	b083      	sub	sp, #12
  40c70c:	4680      	mov	r8, r0
  40c70e:	f106 070b 	add.w	r7, r6, #11
  40c712:	f7fb f83b 	bl	40778c <__malloc_lock>
  40c716:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40c71a:	2f16      	cmp	r7, #22
  40c71c:	f02e 0403 	bic.w	r4, lr, #3
  40c720:	f1a5 0908 	sub.w	r9, r5, #8
  40c724:	d83c      	bhi.n	40c7a0 <_realloc_r+0xa4>
  40c726:	2210      	movs	r2, #16
  40c728:	4617      	mov	r7, r2
  40c72a:	42be      	cmp	r6, r7
  40c72c:	d83d      	bhi.n	40c7aa <_realloc_r+0xae>
  40c72e:	4294      	cmp	r4, r2
  40c730:	da43      	bge.n	40c7ba <_realloc_r+0xbe>
  40c732:	4bc4      	ldr	r3, [pc, #784]	; (40ca44 <_realloc_r+0x348>)
  40c734:	6899      	ldr	r1, [r3, #8]
  40c736:	eb09 0004 	add.w	r0, r9, r4
  40c73a:	4288      	cmp	r0, r1
  40c73c:	f000 80b4 	beq.w	40c8a8 <_realloc_r+0x1ac>
  40c740:	6843      	ldr	r3, [r0, #4]
  40c742:	f023 0101 	bic.w	r1, r3, #1
  40c746:	4401      	add	r1, r0
  40c748:	6849      	ldr	r1, [r1, #4]
  40c74a:	07c9      	lsls	r1, r1, #31
  40c74c:	d54c      	bpl.n	40c7e8 <_realloc_r+0xec>
  40c74e:	f01e 0f01 	tst.w	lr, #1
  40c752:	f000 809b 	beq.w	40c88c <_realloc_r+0x190>
  40c756:	4631      	mov	r1, r6
  40c758:	4640      	mov	r0, r8
  40c75a:	f7fa fc7f 	bl	40705c <_malloc_r>
  40c75e:	4606      	mov	r6, r0
  40c760:	2800      	cmp	r0, #0
  40c762:	d03a      	beq.n	40c7da <_realloc_r+0xde>
  40c764:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40c768:	f023 0301 	bic.w	r3, r3, #1
  40c76c:	444b      	add	r3, r9
  40c76e:	f1a0 0208 	sub.w	r2, r0, #8
  40c772:	429a      	cmp	r2, r3
  40c774:	f000 8121 	beq.w	40c9ba <_realloc_r+0x2be>
  40c778:	1f22      	subs	r2, r4, #4
  40c77a:	2a24      	cmp	r2, #36	; 0x24
  40c77c:	f200 8107 	bhi.w	40c98e <_realloc_r+0x292>
  40c780:	2a13      	cmp	r2, #19
  40c782:	f200 80db 	bhi.w	40c93c <_realloc_r+0x240>
  40c786:	4603      	mov	r3, r0
  40c788:	462a      	mov	r2, r5
  40c78a:	6811      	ldr	r1, [r2, #0]
  40c78c:	6019      	str	r1, [r3, #0]
  40c78e:	6851      	ldr	r1, [r2, #4]
  40c790:	6059      	str	r1, [r3, #4]
  40c792:	6892      	ldr	r2, [r2, #8]
  40c794:	609a      	str	r2, [r3, #8]
  40c796:	4629      	mov	r1, r5
  40c798:	4640      	mov	r0, r8
  40c79a:	f7ff f8e9 	bl	40b970 <_free_r>
  40c79e:	e01c      	b.n	40c7da <_realloc_r+0xde>
  40c7a0:	f027 0707 	bic.w	r7, r7, #7
  40c7a4:	2f00      	cmp	r7, #0
  40c7a6:	463a      	mov	r2, r7
  40c7a8:	dabf      	bge.n	40c72a <_realloc_r+0x2e>
  40c7aa:	2600      	movs	r6, #0
  40c7ac:	230c      	movs	r3, #12
  40c7ae:	4630      	mov	r0, r6
  40c7b0:	f8c8 3000 	str.w	r3, [r8]
  40c7b4:	b003      	add	sp, #12
  40c7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c7ba:	462e      	mov	r6, r5
  40c7bc:	1be3      	subs	r3, r4, r7
  40c7be:	2b0f      	cmp	r3, #15
  40c7c0:	d81e      	bhi.n	40c800 <_realloc_r+0x104>
  40c7c2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40c7c6:	f003 0301 	and.w	r3, r3, #1
  40c7ca:	4323      	orrs	r3, r4
  40c7cc:	444c      	add	r4, r9
  40c7ce:	f8c9 3004 	str.w	r3, [r9, #4]
  40c7d2:	6863      	ldr	r3, [r4, #4]
  40c7d4:	f043 0301 	orr.w	r3, r3, #1
  40c7d8:	6063      	str	r3, [r4, #4]
  40c7da:	4640      	mov	r0, r8
  40c7dc:	f7fa ffdc 	bl	407798 <__malloc_unlock>
  40c7e0:	4630      	mov	r0, r6
  40c7e2:	b003      	add	sp, #12
  40c7e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c7e8:	f023 0303 	bic.w	r3, r3, #3
  40c7ec:	18e1      	adds	r1, r4, r3
  40c7ee:	4291      	cmp	r1, r2
  40c7f0:	db1f      	blt.n	40c832 <_realloc_r+0x136>
  40c7f2:	68c3      	ldr	r3, [r0, #12]
  40c7f4:	6882      	ldr	r2, [r0, #8]
  40c7f6:	462e      	mov	r6, r5
  40c7f8:	60d3      	str	r3, [r2, #12]
  40c7fa:	460c      	mov	r4, r1
  40c7fc:	609a      	str	r2, [r3, #8]
  40c7fe:	e7dd      	b.n	40c7bc <_realloc_r+0xc0>
  40c800:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40c804:	eb09 0107 	add.w	r1, r9, r7
  40c808:	f002 0201 	and.w	r2, r2, #1
  40c80c:	444c      	add	r4, r9
  40c80e:	f043 0301 	orr.w	r3, r3, #1
  40c812:	4317      	orrs	r7, r2
  40c814:	f8c9 7004 	str.w	r7, [r9, #4]
  40c818:	604b      	str	r3, [r1, #4]
  40c81a:	6863      	ldr	r3, [r4, #4]
  40c81c:	f043 0301 	orr.w	r3, r3, #1
  40c820:	3108      	adds	r1, #8
  40c822:	6063      	str	r3, [r4, #4]
  40c824:	4640      	mov	r0, r8
  40c826:	f7ff f8a3 	bl	40b970 <_free_r>
  40c82a:	e7d6      	b.n	40c7da <_realloc_r+0xde>
  40c82c:	4611      	mov	r1, r2
  40c82e:	f7fa bc15 	b.w	40705c <_malloc_r>
  40c832:	f01e 0f01 	tst.w	lr, #1
  40c836:	d18e      	bne.n	40c756 <_realloc_r+0x5a>
  40c838:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40c83c:	eba9 0a01 	sub.w	sl, r9, r1
  40c840:	f8da 1004 	ldr.w	r1, [sl, #4]
  40c844:	f021 0103 	bic.w	r1, r1, #3
  40c848:	440b      	add	r3, r1
  40c84a:	4423      	add	r3, r4
  40c84c:	4293      	cmp	r3, r2
  40c84e:	db25      	blt.n	40c89c <_realloc_r+0x1a0>
  40c850:	68c2      	ldr	r2, [r0, #12]
  40c852:	6881      	ldr	r1, [r0, #8]
  40c854:	4656      	mov	r6, sl
  40c856:	60ca      	str	r2, [r1, #12]
  40c858:	6091      	str	r1, [r2, #8]
  40c85a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40c85e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40c862:	1f22      	subs	r2, r4, #4
  40c864:	2a24      	cmp	r2, #36	; 0x24
  40c866:	60c1      	str	r1, [r0, #12]
  40c868:	6088      	str	r0, [r1, #8]
  40c86a:	f200 8094 	bhi.w	40c996 <_realloc_r+0x29a>
  40c86e:	2a13      	cmp	r2, #19
  40c870:	d96f      	bls.n	40c952 <_realloc_r+0x256>
  40c872:	6829      	ldr	r1, [r5, #0]
  40c874:	f8ca 1008 	str.w	r1, [sl, #8]
  40c878:	6869      	ldr	r1, [r5, #4]
  40c87a:	f8ca 100c 	str.w	r1, [sl, #12]
  40c87e:	2a1b      	cmp	r2, #27
  40c880:	f200 80a2 	bhi.w	40c9c8 <_realloc_r+0x2cc>
  40c884:	3508      	adds	r5, #8
  40c886:	f10a 0210 	add.w	r2, sl, #16
  40c88a:	e063      	b.n	40c954 <_realloc_r+0x258>
  40c88c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40c890:	eba9 0a03 	sub.w	sl, r9, r3
  40c894:	f8da 1004 	ldr.w	r1, [sl, #4]
  40c898:	f021 0103 	bic.w	r1, r1, #3
  40c89c:	1863      	adds	r3, r4, r1
  40c89e:	4293      	cmp	r3, r2
  40c8a0:	f6ff af59 	blt.w	40c756 <_realloc_r+0x5a>
  40c8a4:	4656      	mov	r6, sl
  40c8a6:	e7d8      	b.n	40c85a <_realloc_r+0x15e>
  40c8a8:	6841      	ldr	r1, [r0, #4]
  40c8aa:	f021 0b03 	bic.w	fp, r1, #3
  40c8ae:	44a3      	add	fp, r4
  40c8b0:	f107 0010 	add.w	r0, r7, #16
  40c8b4:	4583      	cmp	fp, r0
  40c8b6:	da56      	bge.n	40c966 <_realloc_r+0x26a>
  40c8b8:	f01e 0f01 	tst.w	lr, #1
  40c8bc:	f47f af4b 	bne.w	40c756 <_realloc_r+0x5a>
  40c8c0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40c8c4:	eba9 0a01 	sub.w	sl, r9, r1
  40c8c8:	f8da 1004 	ldr.w	r1, [sl, #4]
  40c8cc:	f021 0103 	bic.w	r1, r1, #3
  40c8d0:	448b      	add	fp, r1
  40c8d2:	4558      	cmp	r0, fp
  40c8d4:	dce2      	bgt.n	40c89c <_realloc_r+0x1a0>
  40c8d6:	4656      	mov	r6, sl
  40c8d8:	f8da 100c 	ldr.w	r1, [sl, #12]
  40c8dc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40c8e0:	1f22      	subs	r2, r4, #4
  40c8e2:	2a24      	cmp	r2, #36	; 0x24
  40c8e4:	60c1      	str	r1, [r0, #12]
  40c8e6:	6088      	str	r0, [r1, #8]
  40c8e8:	f200 808f 	bhi.w	40ca0a <_realloc_r+0x30e>
  40c8ec:	2a13      	cmp	r2, #19
  40c8ee:	f240 808a 	bls.w	40ca06 <_realloc_r+0x30a>
  40c8f2:	6829      	ldr	r1, [r5, #0]
  40c8f4:	f8ca 1008 	str.w	r1, [sl, #8]
  40c8f8:	6869      	ldr	r1, [r5, #4]
  40c8fa:	f8ca 100c 	str.w	r1, [sl, #12]
  40c8fe:	2a1b      	cmp	r2, #27
  40c900:	f200 808a 	bhi.w	40ca18 <_realloc_r+0x31c>
  40c904:	3508      	adds	r5, #8
  40c906:	f10a 0210 	add.w	r2, sl, #16
  40c90a:	6829      	ldr	r1, [r5, #0]
  40c90c:	6011      	str	r1, [r2, #0]
  40c90e:	6869      	ldr	r1, [r5, #4]
  40c910:	6051      	str	r1, [r2, #4]
  40c912:	68a9      	ldr	r1, [r5, #8]
  40c914:	6091      	str	r1, [r2, #8]
  40c916:	eb0a 0107 	add.w	r1, sl, r7
  40c91a:	ebab 0207 	sub.w	r2, fp, r7
  40c91e:	f042 0201 	orr.w	r2, r2, #1
  40c922:	6099      	str	r1, [r3, #8]
  40c924:	604a      	str	r2, [r1, #4]
  40c926:	f8da 3004 	ldr.w	r3, [sl, #4]
  40c92a:	f003 0301 	and.w	r3, r3, #1
  40c92e:	431f      	orrs	r7, r3
  40c930:	4640      	mov	r0, r8
  40c932:	f8ca 7004 	str.w	r7, [sl, #4]
  40c936:	f7fa ff2f 	bl	407798 <__malloc_unlock>
  40c93a:	e751      	b.n	40c7e0 <_realloc_r+0xe4>
  40c93c:	682b      	ldr	r3, [r5, #0]
  40c93e:	6003      	str	r3, [r0, #0]
  40c940:	686b      	ldr	r3, [r5, #4]
  40c942:	6043      	str	r3, [r0, #4]
  40c944:	2a1b      	cmp	r2, #27
  40c946:	d82d      	bhi.n	40c9a4 <_realloc_r+0x2a8>
  40c948:	f100 0308 	add.w	r3, r0, #8
  40c94c:	f105 0208 	add.w	r2, r5, #8
  40c950:	e71b      	b.n	40c78a <_realloc_r+0x8e>
  40c952:	4632      	mov	r2, r6
  40c954:	6829      	ldr	r1, [r5, #0]
  40c956:	6011      	str	r1, [r2, #0]
  40c958:	6869      	ldr	r1, [r5, #4]
  40c95a:	6051      	str	r1, [r2, #4]
  40c95c:	68a9      	ldr	r1, [r5, #8]
  40c95e:	6091      	str	r1, [r2, #8]
  40c960:	461c      	mov	r4, r3
  40c962:	46d1      	mov	r9, sl
  40c964:	e72a      	b.n	40c7bc <_realloc_r+0xc0>
  40c966:	eb09 0107 	add.w	r1, r9, r7
  40c96a:	ebab 0b07 	sub.w	fp, fp, r7
  40c96e:	f04b 0201 	orr.w	r2, fp, #1
  40c972:	6099      	str	r1, [r3, #8]
  40c974:	604a      	str	r2, [r1, #4]
  40c976:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40c97a:	f003 0301 	and.w	r3, r3, #1
  40c97e:	431f      	orrs	r7, r3
  40c980:	4640      	mov	r0, r8
  40c982:	f845 7c04 	str.w	r7, [r5, #-4]
  40c986:	f7fa ff07 	bl	407798 <__malloc_unlock>
  40c98a:	462e      	mov	r6, r5
  40c98c:	e728      	b.n	40c7e0 <_realloc_r+0xe4>
  40c98e:	4629      	mov	r1, r5
  40c990:	f7ff fb56 	bl	40c040 <memmove>
  40c994:	e6ff      	b.n	40c796 <_realloc_r+0x9a>
  40c996:	4629      	mov	r1, r5
  40c998:	4630      	mov	r0, r6
  40c99a:	461c      	mov	r4, r3
  40c99c:	46d1      	mov	r9, sl
  40c99e:	f7ff fb4f 	bl	40c040 <memmove>
  40c9a2:	e70b      	b.n	40c7bc <_realloc_r+0xc0>
  40c9a4:	68ab      	ldr	r3, [r5, #8]
  40c9a6:	6083      	str	r3, [r0, #8]
  40c9a8:	68eb      	ldr	r3, [r5, #12]
  40c9aa:	60c3      	str	r3, [r0, #12]
  40c9ac:	2a24      	cmp	r2, #36	; 0x24
  40c9ae:	d017      	beq.n	40c9e0 <_realloc_r+0x2e4>
  40c9b0:	f100 0310 	add.w	r3, r0, #16
  40c9b4:	f105 0210 	add.w	r2, r5, #16
  40c9b8:	e6e7      	b.n	40c78a <_realloc_r+0x8e>
  40c9ba:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40c9be:	f023 0303 	bic.w	r3, r3, #3
  40c9c2:	441c      	add	r4, r3
  40c9c4:	462e      	mov	r6, r5
  40c9c6:	e6f9      	b.n	40c7bc <_realloc_r+0xc0>
  40c9c8:	68a9      	ldr	r1, [r5, #8]
  40c9ca:	f8ca 1010 	str.w	r1, [sl, #16]
  40c9ce:	68e9      	ldr	r1, [r5, #12]
  40c9d0:	f8ca 1014 	str.w	r1, [sl, #20]
  40c9d4:	2a24      	cmp	r2, #36	; 0x24
  40c9d6:	d00c      	beq.n	40c9f2 <_realloc_r+0x2f6>
  40c9d8:	3510      	adds	r5, #16
  40c9da:	f10a 0218 	add.w	r2, sl, #24
  40c9de:	e7b9      	b.n	40c954 <_realloc_r+0x258>
  40c9e0:	692b      	ldr	r3, [r5, #16]
  40c9e2:	6103      	str	r3, [r0, #16]
  40c9e4:	696b      	ldr	r3, [r5, #20]
  40c9e6:	6143      	str	r3, [r0, #20]
  40c9e8:	f105 0218 	add.w	r2, r5, #24
  40c9ec:	f100 0318 	add.w	r3, r0, #24
  40c9f0:	e6cb      	b.n	40c78a <_realloc_r+0x8e>
  40c9f2:	692a      	ldr	r2, [r5, #16]
  40c9f4:	f8ca 2018 	str.w	r2, [sl, #24]
  40c9f8:	696a      	ldr	r2, [r5, #20]
  40c9fa:	f8ca 201c 	str.w	r2, [sl, #28]
  40c9fe:	3518      	adds	r5, #24
  40ca00:	f10a 0220 	add.w	r2, sl, #32
  40ca04:	e7a6      	b.n	40c954 <_realloc_r+0x258>
  40ca06:	4632      	mov	r2, r6
  40ca08:	e77f      	b.n	40c90a <_realloc_r+0x20e>
  40ca0a:	4629      	mov	r1, r5
  40ca0c:	4630      	mov	r0, r6
  40ca0e:	9301      	str	r3, [sp, #4]
  40ca10:	f7ff fb16 	bl	40c040 <memmove>
  40ca14:	9b01      	ldr	r3, [sp, #4]
  40ca16:	e77e      	b.n	40c916 <_realloc_r+0x21a>
  40ca18:	68a9      	ldr	r1, [r5, #8]
  40ca1a:	f8ca 1010 	str.w	r1, [sl, #16]
  40ca1e:	68e9      	ldr	r1, [r5, #12]
  40ca20:	f8ca 1014 	str.w	r1, [sl, #20]
  40ca24:	2a24      	cmp	r2, #36	; 0x24
  40ca26:	d003      	beq.n	40ca30 <_realloc_r+0x334>
  40ca28:	3510      	adds	r5, #16
  40ca2a:	f10a 0218 	add.w	r2, sl, #24
  40ca2e:	e76c      	b.n	40c90a <_realloc_r+0x20e>
  40ca30:	692a      	ldr	r2, [r5, #16]
  40ca32:	f8ca 2018 	str.w	r2, [sl, #24]
  40ca36:	696a      	ldr	r2, [r5, #20]
  40ca38:	f8ca 201c 	str.w	r2, [sl, #28]
  40ca3c:	3518      	adds	r5, #24
  40ca3e:	f10a 0220 	add.w	r2, sl, #32
  40ca42:	e762      	b.n	40c90a <_realloc_r+0x20e>
  40ca44:	20400458 	.word	0x20400458

0040ca48 <__sread>:
  40ca48:	b510      	push	{r4, lr}
  40ca4a:	460c      	mov	r4, r1
  40ca4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40ca50:	f000 fb06 	bl	40d060 <_read_r>
  40ca54:	2800      	cmp	r0, #0
  40ca56:	db03      	blt.n	40ca60 <__sread+0x18>
  40ca58:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40ca5a:	4403      	add	r3, r0
  40ca5c:	6523      	str	r3, [r4, #80]	; 0x50
  40ca5e:	bd10      	pop	{r4, pc}
  40ca60:	89a3      	ldrh	r3, [r4, #12]
  40ca62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40ca66:	81a3      	strh	r3, [r4, #12]
  40ca68:	bd10      	pop	{r4, pc}
  40ca6a:	bf00      	nop

0040ca6c <__swrite>:
  40ca6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ca70:	4616      	mov	r6, r2
  40ca72:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40ca76:	461f      	mov	r7, r3
  40ca78:	05d3      	lsls	r3, r2, #23
  40ca7a:	460c      	mov	r4, r1
  40ca7c:	4605      	mov	r5, r0
  40ca7e:	d507      	bpl.n	40ca90 <__swrite+0x24>
  40ca80:	2200      	movs	r2, #0
  40ca82:	2302      	movs	r3, #2
  40ca84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40ca88:	f000 fabe 	bl	40d008 <_lseek_r>
  40ca8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40ca90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40ca94:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40ca98:	81a2      	strh	r2, [r4, #12]
  40ca9a:	463b      	mov	r3, r7
  40ca9c:	4632      	mov	r2, r6
  40ca9e:	4628      	mov	r0, r5
  40caa0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40caa4:	f000 b8dc 	b.w	40cc60 <_write_r>

0040caa8 <__sseek>:
  40caa8:	b510      	push	{r4, lr}
  40caaa:	460c      	mov	r4, r1
  40caac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cab0:	f000 faaa 	bl	40d008 <_lseek_r>
  40cab4:	89a3      	ldrh	r3, [r4, #12]
  40cab6:	1c42      	adds	r2, r0, #1
  40cab8:	bf0e      	itee	eq
  40caba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40cabe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40cac2:	6520      	strne	r0, [r4, #80]	; 0x50
  40cac4:	81a3      	strh	r3, [r4, #12]
  40cac6:	bd10      	pop	{r4, pc}

0040cac8 <__sclose>:
  40cac8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cacc:	f000 b970 	b.w	40cdb0 <_close_r>

0040cad0 <__ssprint_r>:
  40cad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cad4:	6893      	ldr	r3, [r2, #8]
  40cad6:	b083      	sub	sp, #12
  40cad8:	4690      	mov	r8, r2
  40cada:	2b00      	cmp	r3, #0
  40cadc:	d070      	beq.n	40cbc0 <__ssprint_r+0xf0>
  40cade:	4682      	mov	sl, r0
  40cae0:	460c      	mov	r4, r1
  40cae2:	6817      	ldr	r7, [r2, #0]
  40cae4:	688d      	ldr	r5, [r1, #8]
  40cae6:	6808      	ldr	r0, [r1, #0]
  40cae8:	e042      	b.n	40cb70 <__ssprint_r+0xa0>
  40caea:	89a3      	ldrh	r3, [r4, #12]
  40caec:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40caf0:	d02e      	beq.n	40cb50 <__ssprint_r+0x80>
  40caf2:	6965      	ldr	r5, [r4, #20]
  40caf4:	6921      	ldr	r1, [r4, #16]
  40caf6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40cafa:	eba0 0b01 	sub.w	fp, r0, r1
  40cafe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40cb02:	f10b 0001 	add.w	r0, fp, #1
  40cb06:	106d      	asrs	r5, r5, #1
  40cb08:	4430      	add	r0, r6
  40cb0a:	42a8      	cmp	r0, r5
  40cb0c:	462a      	mov	r2, r5
  40cb0e:	bf84      	itt	hi
  40cb10:	4605      	movhi	r5, r0
  40cb12:	462a      	movhi	r2, r5
  40cb14:	055b      	lsls	r3, r3, #21
  40cb16:	d538      	bpl.n	40cb8a <__ssprint_r+0xba>
  40cb18:	4611      	mov	r1, r2
  40cb1a:	4650      	mov	r0, sl
  40cb1c:	f7fa fa9e 	bl	40705c <_malloc_r>
  40cb20:	2800      	cmp	r0, #0
  40cb22:	d03c      	beq.n	40cb9e <__ssprint_r+0xce>
  40cb24:	465a      	mov	r2, fp
  40cb26:	6921      	ldr	r1, [r4, #16]
  40cb28:	9001      	str	r0, [sp, #4]
  40cb2a:	f7fa fd47 	bl	4075bc <memcpy>
  40cb2e:	89a2      	ldrh	r2, [r4, #12]
  40cb30:	9b01      	ldr	r3, [sp, #4]
  40cb32:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40cb36:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40cb3a:	81a2      	strh	r2, [r4, #12]
  40cb3c:	eba5 020b 	sub.w	r2, r5, fp
  40cb40:	eb03 000b 	add.w	r0, r3, fp
  40cb44:	6165      	str	r5, [r4, #20]
  40cb46:	6123      	str	r3, [r4, #16]
  40cb48:	6020      	str	r0, [r4, #0]
  40cb4a:	60a2      	str	r2, [r4, #8]
  40cb4c:	4635      	mov	r5, r6
  40cb4e:	46b3      	mov	fp, r6
  40cb50:	465a      	mov	r2, fp
  40cb52:	4649      	mov	r1, r9
  40cb54:	f7ff fa74 	bl	40c040 <memmove>
  40cb58:	f8d8 3008 	ldr.w	r3, [r8, #8]
  40cb5c:	68a2      	ldr	r2, [r4, #8]
  40cb5e:	6820      	ldr	r0, [r4, #0]
  40cb60:	1b55      	subs	r5, r2, r5
  40cb62:	4458      	add	r0, fp
  40cb64:	1b9e      	subs	r6, r3, r6
  40cb66:	60a5      	str	r5, [r4, #8]
  40cb68:	6020      	str	r0, [r4, #0]
  40cb6a:	f8c8 6008 	str.w	r6, [r8, #8]
  40cb6e:	b33e      	cbz	r6, 40cbc0 <__ssprint_r+0xf0>
  40cb70:	687e      	ldr	r6, [r7, #4]
  40cb72:	463b      	mov	r3, r7
  40cb74:	3708      	adds	r7, #8
  40cb76:	2e00      	cmp	r6, #0
  40cb78:	d0fa      	beq.n	40cb70 <__ssprint_r+0xa0>
  40cb7a:	42ae      	cmp	r6, r5
  40cb7c:	f8d3 9000 	ldr.w	r9, [r3]
  40cb80:	46ab      	mov	fp, r5
  40cb82:	d2b2      	bcs.n	40caea <__ssprint_r+0x1a>
  40cb84:	4635      	mov	r5, r6
  40cb86:	46b3      	mov	fp, r6
  40cb88:	e7e2      	b.n	40cb50 <__ssprint_r+0x80>
  40cb8a:	4650      	mov	r0, sl
  40cb8c:	f7ff fdb6 	bl	40c6fc <_realloc_r>
  40cb90:	4603      	mov	r3, r0
  40cb92:	2800      	cmp	r0, #0
  40cb94:	d1d2      	bne.n	40cb3c <__ssprint_r+0x6c>
  40cb96:	6921      	ldr	r1, [r4, #16]
  40cb98:	4650      	mov	r0, sl
  40cb9a:	f7fe fee9 	bl	40b970 <_free_r>
  40cb9e:	230c      	movs	r3, #12
  40cba0:	f8ca 3000 	str.w	r3, [sl]
  40cba4:	89a3      	ldrh	r3, [r4, #12]
  40cba6:	2200      	movs	r2, #0
  40cba8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40cbac:	f04f 30ff 	mov.w	r0, #4294967295
  40cbb0:	81a3      	strh	r3, [r4, #12]
  40cbb2:	f8c8 2008 	str.w	r2, [r8, #8]
  40cbb6:	f8c8 2004 	str.w	r2, [r8, #4]
  40cbba:	b003      	add	sp, #12
  40cbbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cbc0:	2000      	movs	r0, #0
  40cbc2:	f8c8 0004 	str.w	r0, [r8, #4]
  40cbc6:	b003      	add	sp, #12
  40cbc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040cbcc <__sprint_r.part.0>:
  40cbcc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cbd0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40cbd2:	049c      	lsls	r4, r3, #18
  40cbd4:	4693      	mov	fp, r2
  40cbd6:	d52f      	bpl.n	40cc38 <__sprint_r.part.0+0x6c>
  40cbd8:	6893      	ldr	r3, [r2, #8]
  40cbda:	6812      	ldr	r2, [r2, #0]
  40cbdc:	b353      	cbz	r3, 40cc34 <__sprint_r.part.0+0x68>
  40cbde:	460e      	mov	r6, r1
  40cbe0:	4607      	mov	r7, r0
  40cbe2:	f102 0908 	add.w	r9, r2, #8
  40cbe6:	e919 0420 	ldmdb	r9, {r5, sl}
  40cbea:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40cbee:	d017      	beq.n	40cc20 <__sprint_r.part.0+0x54>
  40cbf0:	3d04      	subs	r5, #4
  40cbf2:	2400      	movs	r4, #0
  40cbf4:	e001      	b.n	40cbfa <__sprint_r.part.0+0x2e>
  40cbf6:	45a0      	cmp	r8, r4
  40cbf8:	d010      	beq.n	40cc1c <__sprint_r.part.0+0x50>
  40cbfa:	4632      	mov	r2, r6
  40cbfc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40cc00:	4638      	mov	r0, r7
  40cc02:	f000 f999 	bl	40cf38 <_fputwc_r>
  40cc06:	1c43      	adds	r3, r0, #1
  40cc08:	f104 0401 	add.w	r4, r4, #1
  40cc0c:	d1f3      	bne.n	40cbf6 <__sprint_r.part.0+0x2a>
  40cc0e:	2300      	movs	r3, #0
  40cc10:	f8cb 3008 	str.w	r3, [fp, #8]
  40cc14:	f8cb 3004 	str.w	r3, [fp, #4]
  40cc18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cc1c:	f8db 3008 	ldr.w	r3, [fp, #8]
  40cc20:	f02a 0a03 	bic.w	sl, sl, #3
  40cc24:	eba3 030a 	sub.w	r3, r3, sl
  40cc28:	f8cb 3008 	str.w	r3, [fp, #8]
  40cc2c:	f109 0908 	add.w	r9, r9, #8
  40cc30:	2b00      	cmp	r3, #0
  40cc32:	d1d8      	bne.n	40cbe6 <__sprint_r.part.0+0x1a>
  40cc34:	2000      	movs	r0, #0
  40cc36:	e7ea      	b.n	40cc0e <__sprint_r.part.0+0x42>
  40cc38:	f7fe ff80 	bl	40bb3c <__sfvwrite_r>
  40cc3c:	2300      	movs	r3, #0
  40cc3e:	f8cb 3008 	str.w	r3, [fp, #8]
  40cc42:	f8cb 3004 	str.w	r3, [fp, #4]
  40cc46:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cc4a:	bf00      	nop

0040cc4c <__sprint_r>:
  40cc4c:	6893      	ldr	r3, [r2, #8]
  40cc4e:	b10b      	cbz	r3, 40cc54 <__sprint_r+0x8>
  40cc50:	f7ff bfbc 	b.w	40cbcc <__sprint_r.part.0>
  40cc54:	b410      	push	{r4}
  40cc56:	4618      	mov	r0, r3
  40cc58:	6053      	str	r3, [r2, #4]
  40cc5a:	bc10      	pop	{r4}
  40cc5c:	4770      	bx	lr
  40cc5e:	bf00      	nop

0040cc60 <_write_r>:
  40cc60:	b570      	push	{r4, r5, r6, lr}
  40cc62:	460d      	mov	r5, r1
  40cc64:	4c08      	ldr	r4, [pc, #32]	; (40cc88 <_write_r+0x28>)
  40cc66:	4611      	mov	r1, r2
  40cc68:	4606      	mov	r6, r0
  40cc6a:	461a      	mov	r2, r3
  40cc6c:	4628      	mov	r0, r5
  40cc6e:	2300      	movs	r3, #0
  40cc70:	6023      	str	r3, [r4, #0]
  40cc72:	f7f4 fd5d 	bl	401730 <_write>
  40cc76:	1c43      	adds	r3, r0, #1
  40cc78:	d000      	beq.n	40cc7c <_write_r+0x1c>
  40cc7a:	bd70      	pop	{r4, r5, r6, pc}
  40cc7c:	6823      	ldr	r3, [r4, #0]
  40cc7e:	2b00      	cmp	r3, #0
  40cc80:	d0fb      	beq.n	40cc7a <_write_r+0x1a>
  40cc82:	6033      	str	r3, [r6, #0]
  40cc84:	bd70      	pop	{r4, r5, r6, pc}
  40cc86:	bf00      	nop
  40cc88:	20400e60 	.word	0x20400e60

0040cc8c <__register_exitproc>:
  40cc8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40cc90:	4d2c      	ldr	r5, [pc, #176]	; (40cd44 <__register_exitproc+0xb8>)
  40cc92:	4606      	mov	r6, r0
  40cc94:	6828      	ldr	r0, [r5, #0]
  40cc96:	4698      	mov	r8, r3
  40cc98:	460f      	mov	r7, r1
  40cc9a:	4691      	mov	r9, r2
  40cc9c:	f7ff f902 	bl	40bea4 <__retarget_lock_acquire_recursive>
  40cca0:	4b29      	ldr	r3, [pc, #164]	; (40cd48 <__register_exitproc+0xbc>)
  40cca2:	681c      	ldr	r4, [r3, #0]
  40cca4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40cca8:	2b00      	cmp	r3, #0
  40ccaa:	d03e      	beq.n	40cd2a <__register_exitproc+0x9e>
  40ccac:	685a      	ldr	r2, [r3, #4]
  40ccae:	2a1f      	cmp	r2, #31
  40ccb0:	dc1c      	bgt.n	40ccec <__register_exitproc+0x60>
  40ccb2:	f102 0e01 	add.w	lr, r2, #1
  40ccb6:	b176      	cbz	r6, 40ccd6 <__register_exitproc+0x4a>
  40ccb8:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40ccbc:	2401      	movs	r4, #1
  40ccbe:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40ccc2:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40ccc6:	4094      	lsls	r4, r2
  40ccc8:	4320      	orrs	r0, r4
  40ccca:	2e02      	cmp	r6, #2
  40cccc:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40ccd0:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40ccd4:	d023      	beq.n	40cd1e <__register_exitproc+0x92>
  40ccd6:	3202      	adds	r2, #2
  40ccd8:	f8c3 e004 	str.w	lr, [r3, #4]
  40ccdc:	6828      	ldr	r0, [r5, #0]
  40ccde:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40cce2:	f7ff f8e1 	bl	40bea8 <__retarget_lock_release_recursive>
  40cce6:	2000      	movs	r0, #0
  40cce8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40ccec:	4b17      	ldr	r3, [pc, #92]	; (40cd4c <__register_exitproc+0xc0>)
  40ccee:	b30b      	cbz	r3, 40cd34 <__register_exitproc+0xa8>
  40ccf0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40ccf4:	f7fa f9a2 	bl	40703c <malloc>
  40ccf8:	4603      	mov	r3, r0
  40ccfa:	b1d8      	cbz	r0, 40cd34 <__register_exitproc+0xa8>
  40ccfc:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40cd00:	6002      	str	r2, [r0, #0]
  40cd02:	2100      	movs	r1, #0
  40cd04:	6041      	str	r1, [r0, #4]
  40cd06:	460a      	mov	r2, r1
  40cd08:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40cd0c:	f04f 0e01 	mov.w	lr, #1
  40cd10:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40cd14:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40cd18:	2e00      	cmp	r6, #0
  40cd1a:	d0dc      	beq.n	40ccd6 <__register_exitproc+0x4a>
  40cd1c:	e7cc      	b.n	40ccb8 <__register_exitproc+0x2c>
  40cd1e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40cd22:	430c      	orrs	r4, r1
  40cd24:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40cd28:	e7d5      	b.n	40ccd6 <__register_exitproc+0x4a>
  40cd2a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40cd2e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40cd32:	e7bb      	b.n	40ccac <__register_exitproc+0x20>
  40cd34:	6828      	ldr	r0, [r5, #0]
  40cd36:	f7ff f8b7 	bl	40bea8 <__retarget_lock_release_recursive>
  40cd3a:	f04f 30ff 	mov.w	r0, #4294967295
  40cd3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40cd42:	bf00      	nop
  40cd44:	20400868 	.word	0x20400868
  40cd48:	0040dca8 	.word	0x0040dca8
  40cd4c:	0040703d 	.word	0x0040703d

0040cd50 <_calloc_r>:
  40cd50:	b510      	push	{r4, lr}
  40cd52:	fb02 f101 	mul.w	r1, r2, r1
  40cd56:	f7fa f981 	bl	40705c <_malloc_r>
  40cd5a:	4604      	mov	r4, r0
  40cd5c:	b1d8      	cbz	r0, 40cd96 <_calloc_r+0x46>
  40cd5e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40cd62:	f022 0203 	bic.w	r2, r2, #3
  40cd66:	3a04      	subs	r2, #4
  40cd68:	2a24      	cmp	r2, #36	; 0x24
  40cd6a:	d818      	bhi.n	40cd9e <_calloc_r+0x4e>
  40cd6c:	2a13      	cmp	r2, #19
  40cd6e:	d914      	bls.n	40cd9a <_calloc_r+0x4a>
  40cd70:	2300      	movs	r3, #0
  40cd72:	2a1b      	cmp	r2, #27
  40cd74:	6003      	str	r3, [r0, #0]
  40cd76:	6043      	str	r3, [r0, #4]
  40cd78:	d916      	bls.n	40cda8 <_calloc_r+0x58>
  40cd7a:	2a24      	cmp	r2, #36	; 0x24
  40cd7c:	6083      	str	r3, [r0, #8]
  40cd7e:	60c3      	str	r3, [r0, #12]
  40cd80:	bf11      	iteee	ne
  40cd82:	f100 0210 	addne.w	r2, r0, #16
  40cd86:	6103      	streq	r3, [r0, #16]
  40cd88:	6143      	streq	r3, [r0, #20]
  40cd8a:	f100 0218 	addeq.w	r2, r0, #24
  40cd8e:	2300      	movs	r3, #0
  40cd90:	6013      	str	r3, [r2, #0]
  40cd92:	6053      	str	r3, [r2, #4]
  40cd94:	6093      	str	r3, [r2, #8]
  40cd96:	4620      	mov	r0, r4
  40cd98:	bd10      	pop	{r4, pc}
  40cd9a:	4602      	mov	r2, r0
  40cd9c:	e7f7      	b.n	40cd8e <_calloc_r+0x3e>
  40cd9e:	2100      	movs	r1, #0
  40cda0:	f7fa fca6 	bl	4076f0 <memset>
  40cda4:	4620      	mov	r0, r4
  40cda6:	bd10      	pop	{r4, pc}
  40cda8:	f100 0208 	add.w	r2, r0, #8
  40cdac:	e7ef      	b.n	40cd8e <_calloc_r+0x3e>
  40cdae:	bf00      	nop

0040cdb0 <_close_r>:
  40cdb0:	b538      	push	{r3, r4, r5, lr}
  40cdb2:	4c07      	ldr	r4, [pc, #28]	; (40cdd0 <_close_r+0x20>)
  40cdb4:	2300      	movs	r3, #0
  40cdb6:	4605      	mov	r5, r0
  40cdb8:	4608      	mov	r0, r1
  40cdba:	6023      	str	r3, [r4, #0]
  40cdbc:	f7f5 f9d2 	bl	402164 <_close>
  40cdc0:	1c43      	adds	r3, r0, #1
  40cdc2:	d000      	beq.n	40cdc6 <_close_r+0x16>
  40cdc4:	bd38      	pop	{r3, r4, r5, pc}
  40cdc6:	6823      	ldr	r3, [r4, #0]
  40cdc8:	2b00      	cmp	r3, #0
  40cdca:	d0fb      	beq.n	40cdc4 <_close_r+0x14>
  40cdcc:	602b      	str	r3, [r5, #0]
  40cdce:	bd38      	pop	{r3, r4, r5, pc}
  40cdd0:	20400e60 	.word	0x20400e60

0040cdd4 <_fclose_r>:
  40cdd4:	b570      	push	{r4, r5, r6, lr}
  40cdd6:	b159      	cbz	r1, 40cdf0 <_fclose_r+0x1c>
  40cdd8:	4605      	mov	r5, r0
  40cdda:	460c      	mov	r4, r1
  40cddc:	b110      	cbz	r0, 40cde4 <_fclose_r+0x10>
  40cdde:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40cde0:	2b00      	cmp	r3, #0
  40cde2:	d03c      	beq.n	40ce5e <_fclose_r+0x8a>
  40cde4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40cde6:	07d8      	lsls	r0, r3, #31
  40cde8:	d505      	bpl.n	40cdf6 <_fclose_r+0x22>
  40cdea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40cdee:	b92b      	cbnz	r3, 40cdfc <_fclose_r+0x28>
  40cdf0:	2600      	movs	r6, #0
  40cdf2:	4630      	mov	r0, r6
  40cdf4:	bd70      	pop	{r4, r5, r6, pc}
  40cdf6:	89a3      	ldrh	r3, [r4, #12]
  40cdf8:	0599      	lsls	r1, r3, #22
  40cdfa:	d53c      	bpl.n	40ce76 <_fclose_r+0xa2>
  40cdfc:	4621      	mov	r1, r4
  40cdfe:	4628      	mov	r0, r5
  40ce00:	f7fe fc1c 	bl	40b63c <__sflush_r>
  40ce04:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40ce06:	4606      	mov	r6, r0
  40ce08:	b133      	cbz	r3, 40ce18 <_fclose_r+0x44>
  40ce0a:	69e1      	ldr	r1, [r4, #28]
  40ce0c:	4628      	mov	r0, r5
  40ce0e:	4798      	blx	r3
  40ce10:	2800      	cmp	r0, #0
  40ce12:	bfb8      	it	lt
  40ce14:	f04f 36ff 	movlt.w	r6, #4294967295
  40ce18:	89a3      	ldrh	r3, [r4, #12]
  40ce1a:	061a      	lsls	r2, r3, #24
  40ce1c:	d422      	bmi.n	40ce64 <_fclose_r+0x90>
  40ce1e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40ce20:	b141      	cbz	r1, 40ce34 <_fclose_r+0x60>
  40ce22:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40ce26:	4299      	cmp	r1, r3
  40ce28:	d002      	beq.n	40ce30 <_fclose_r+0x5c>
  40ce2a:	4628      	mov	r0, r5
  40ce2c:	f7fe fda0 	bl	40b970 <_free_r>
  40ce30:	2300      	movs	r3, #0
  40ce32:	6323      	str	r3, [r4, #48]	; 0x30
  40ce34:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40ce36:	b121      	cbz	r1, 40ce42 <_fclose_r+0x6e>
  40ce38:	4628      	mov	r0, r5
  40ce3a:	f7fe fd99 	bl	40b970 <_free_r>
  40ce3e:	2300      	movs	r3, #0
  40ce40:	6463      	str	r3, [r4, #68]	; 0x44
  40ce42:	f7fe fd1f 	bl	40b884 <__sfp_lock_acquire>
  40ce46:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40ce48:	2200      	movs	r2, #0
  40ce4a:	07db      	lsls	r3, r3, #31
  40ce4c:	81a2      	strh	r2, [r4, #12]
  40ce4e:	d50e      	bpl.n	40ce6e <_fclose_r+0x9a>
  40ce50:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40ce52:	f7ff f825 	bl	40bea0 <__retarget_lock_close_recursive>
  40ce56:	f7fe fd1b 	bl	40b890 <__sfp_lock_release>
  40ce5a:	4630      	mov	r0, r6
  40ce5c:	bd70      	pop	{r4, r5, r6, pc}
  40ce5e:	f7fe fce5 	bl	40b82c <__sinit>
  40ce62:	e7bf      	b.n	40cde4 <_fclose_r+0x10>
  40ce64:	6921      	ldr	r1, [r4, #16]
  40ce66:	4628      	mov	r0, r5
  40ce68:	f7fe fd82 	bl	40b970 <_free_r>
  40ce6c:	e7d7      	b.n	40ce1e <_fclose_r+0x4a>
  40ce6e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40ce70:	f7ff f81a 	bl	40bea8 <__retarget_lock_release_recursive>
  40ce74:	e7ec      	b.n	40ce50 <_fclose_r+0x7c>
  40ce76:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40ce78:	f7ff f814 	bl	40bea4 <__retarget_lock_acquire_recursive>
  40ce7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40ce80:	2b00      	cmp	r3, #0
  40ce82:	d1bb      	bne.n	40cdfc <_fclose_r+0x28>
  40ce84:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40ce86:	f016 0601 	ands.w	r6, r6, #1
  40ce8a:	d1b1      	bne.n	40cdf0 <_fclose_r+0x1c>
  40ce8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40ce8e:	f7ff f80b 	bl	40bea8 <__retarget_lock_release_recursive>
  40ce92:	4630      	mov	r0, r6
  40ce94:	bd70      	pop	{r4, r5, r6, pc}
  40ce96:	bf00      	nop

0040ce98 <__fputwc>:
  40ce98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40ce9c:	b082      	sub	sp, #8
  40ce9e:	4680      	mov	r8, r0
  40cea0:	4689      	mov	r9, r1
  40cea2:	4614      	mov	r4, r2
  40cea4:	f000 f8a2 	bl	40cfec <__locale_mb_cur_max>
  40cea8:	2801      	cmp	r0, #1
  40ceaa:	d036      	beq.n	40cf1a <__fputwc+0x82>
  40ceac:	464a      	mov	r2, r9
  40ceae:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40ceb2:	a901      	add	r1, sp, #4
  40ceb4:	4640      	mov	r0, r8
  40ceb6:	f000 f941 	bl	40d13c <_wcrtomb_r>
  40ceba:	1c42      	adds	r2, r0, #1
  40cebc:	4606      	mov	r6, r0
  40cebe:	d025      	beq.n	40cf0c <__fputwc+0x74>
  40cec0:	b3a8      	cbz	r0, 40cf2e <__fputwc+0x96>
  40cec2:	f89d e004 	ldrb.w	lr, [sp, #4]
  40cec6:	2500      	movs	r5, #0
  40cec8:	f10d 0a04 	add.w	sl, sp, #4
  40cecc:	e009      	b.n	40cee2 <__fputwc+0x4a>
  40cece:	6823      	ldr	r3, [r4, #0]
  40ced0:	1c5a      	adds	r2, r3, #1
  40ced2:	6022      	str	r2, [r4, #0]
  40ced4:	f883 e000 	strb.w	lr, [r3]
  40ced8:	3501      	adds	r5, #1
  40ceda:	42b5      	cmp	r5, r6
  40cedc:	d227      	bcs.n	40cf2e <__fputwc+0x96>
  40cede:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40cee2:	68a3      	ldr	r3, [r4, #8]
  40cee4:	3b01      	subs	r3, #1
  40cee6:	2b00      	cmp	r3, #0
  40cee8:	60a3      	str	r3, [r4, #8]
  40ceea:	daf0      	bge.n	40cece <__fputwc+0x36>
  40ceec:	69a7      	ldr	r7, [r4, #24]
  40ceee:	42bb      	cmp	r3, r7
  40cef0:	4671      	mov	r1, lr
  40cef2:	4622      	mov	r2, r4
  40cef4:	4640      	mov	r0, r8
  40cef6:	db02      	blt.n	40cefe <__fputwc+0x66>
  40cef8:	f1be 0f0a 	cmp.w	lr, #10
  40cefc:	d1e7      	bne.n	40cece <__fputwc+0x36>
  40cefe:	f000 f8c5 	bl	40d08c <__swbuf_r>
  40cf02:	1c43      	adds	r3, r0, #1
  40cf04:	d1e8      	bne.n	40ced8 <__fputwc+0x40>
  40cf06:	b002      	add	sp, #8
  40cf08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cf0c:	89a3      	ldrh	r3, [r4, #12]
  40cf0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40cf12:	81a3      	strh	r3, [r4, #12]
  40cf14:	b002      	add	sp, #8
  40cf16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cf1a:	f109 33ff 	add.w	r3, r9, #4294967295
  40cf1e:	2bfe      	cmp	r3, #254	; 0xfe
  40cf20:	d8c4      	bhi.n	40ceac <__fputwc+0x14>
  40cf22:	fa5f fe89 	uxtb.w	lr, r9
  40cf26:	4606      	mov	r6, r0
  40cf28:	f88d e004 	strb.w	lr, [sp, #4]
  40cf2c:	e7cb      	b.n	40cec6 <__fputwc+0x2e>
  40cf2e:	4648      	mov	r0, r9
  40cf30:	b002      	add	sp, #8
  40cf32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cf36:	bf00      	nop

0040cf38 <_fputwc_r>:
  40cf38:	b530      	push	{r4, r5, lr}
  40cf3a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40cf3c:	f013 0f01 	tst.w	r3, #1
  40cf40:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40cf44:	4614      	mov	r4, r2
  40cf46:	b083      	sub	sp, #12
  40cf48:	4605      	mov	r5, r0
  40cf4a:	b29a      	uxth	r2, r3
  40cf4c:	d101      	bne.n	40cf52 <_fputwc_r+0x1a>
  40cf4e:	0590      	lsls	r0, r2, #22
  40cf50:	d51c      	bpl.n	40cf8c <_fputwc_r+0x54>
  40cf52:	0490      	lsls	r0, r2, #18
  40cf54:	d406      	bmi.n	40cf64 <_fputwc_r+0x2c>
  40cf56:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40cf58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40cf5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40cf60:	81a3      	strh	r3, [r4, #12]
  40cf62:	6662      	str	r2, [r4, #100]	; 0x64
  40cf64:	4628      	mov	r0, r5
  40cf66:	4622      	mov	r2, r4
  40cf68:	f7ff ff96 	bl	40ce98 <__fputwc>
  40cf6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40cf6e:	07da      	lsls	r2, r3, #31
  40cf70:	4605      	mov	r5, r0
  40cf72:	d402      	bmi.n	40cf7a <_fputwc_r+0x42>
  40cf74:	89a3      	ldrh	r3, [r4, #12]
  40cf76:	059b      	lsls	r3, r3, #22
  40cf78:	d502      	bpl.n	40cf80 <_fputwc_r+0x48>
  40cf7a:	4628      	mov	r0, r5
  40cf7c:	b003      	add	sp, #12
  40cf7e:	bd30      	pop	{r4, r5, pc}
  40cf80:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40cf82:	f7fe ff91 	bl	40bea8 <__retarget_lock_release_recursive>
  40cf86:	4628      	mov	r0, r5
  40cf88:	b003      	add	sp, #12
  40cf8a:	bd30      	pop	{r4, r5, pc}
  40cf8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40cf8e:	9101      	str	r1, [sp, #4]
  40cf90:	f7fe ff88 	bl	40bea4 <__retarget_lock_acquire_recursive>
  40cf94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40cf98:	9901      	ldr	r1, [sp, #4]
  40cf9a:	b29a      	uxth	r2, r3
  40cf9c:	e7d9      	b.n	40cf52 <_fputwc_r+0x1a>
  40cf9e:	bf00      	nop

0040cfa0 <_fstat_r>:
  40cfa0:	b538      	push	{r3, r4, r5, lr}
  40cfa2:	460b      	mov	r3, r1
  40cfa4:	4c07      	ldr	r4, [pc, #28]	; (40cfc4 <_fstat_r+0x24>)
  40cfa6:	4605      	mov	r5, r0
  40cfa8:	4611      	mov	r1, r2
  40cfaa:	4618      	mov	r0, r3
  40cfac:	2300      	movs	r3, #0
  40cfae:	6023      	str	r3, [r4, #0]
  40cfb0:	f7f5 f8db 	bl	40216a <_fstat>
  40cfb4:	1c43      	adds	r3, r0, #1
  40cfb6:	d000      	beq.n	40cfba <_fstat_r+0x1a>
  40cfb8:	bd38      	pop	{r3, r4, r5, pc}
  40cfba:	6823      	ldr	r3, [r4, #0]
  40cfbc:	2b00      	cmp	r3, #0
  40cfbe:	d0fb      	beq.n	40cfb8 <_fstat_r+0x18>
  40cfc0:	602b      	str	r3, [r5, #0]
  40cfc2:	bd38      	pop	{r3, r4, r5, pc}
  40cfc4:	20400e60 	.word	0x20400e60

0040cfc8 <_isatty_r>:
  40cfc8:	b538      	push	{r3, r4, r5, lr}
  40cfca:	4c07      	ldr	r4, [pc, #28]	; (40cfe8 <_isatty_r+0x20>)
  40cfcc:	2300      	movs	r3, #0
  40cfce:	4605      	mov	r5, r0
  40cfd0:	4608      	mov	r0, r1
  40cfd2:	6023      	str	r3, [r4, #0]
  40cfd4:	f7f5 f8ce 	bl	402174 <_isatty>
  40cfd8:	1c43      	adds	r3, r0, #1
  40cfda:	d000      	beq.n	40cfde <_isatty_r+0x16>
  40cfdc:	bd38      	pop	{r3, r4, r5, pc}
  40cfde:	6823      	ldr	r3, [r4, #0]
  40cfe0:	2b00      	cmp	r3, #0
  40cfe2:	d0fb      	beq.n	40cfdc <_isatty_r+0x14>
  40cfe4:	602b      	str	r3, [r5, #0]
  40cfe6:	bd38      	pop	{r3, r4, r5, pc}
  40cfe8:	20400e60 	.word	0x20400e60

0040cfec <__locale_mb_cur_max>:
  40cfec:	4b04      	ldr	r3, [pc, #16]	; (40d000 <__locale_mb_cur_max+0x14>)
  40cfee:	4a05      	ldr	r2, [pc, #20]	; (40d004 <__locale_mb_cur_max+0x18>)
  40cff0:	681b      	ldr	r3, [r3, #0]
  40cff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40cff4:	2b00      	cmp	r3, #0
  40cff6:	bf08      	it	eq
  40cff8:	4613      	moveq	r3, r2
  40cffa:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40cffe:	4770      	bx	lr
  40d000:	20400028 	.word	0x20400028
  40d004:	2040086c 	.word	0x2040086c

0040d008 <_lseek_r>:
  40d008:	b570      	push	{r4, r5, r6, lr}
  40d00a:	460d      	mov	r5, r1
  40d00c:	4c08      	ldr	r4, [pc, #32]	; (40d030 <_lseek_r+0x28>)
  40d00e:	4611      	mov	r1, r2
  40d010:	4606      	mov	r6, r0
  40d012:	461a      	mov	r2, r3
  40d014:	4628      	mov	r0, r5
  40d016:	2300      	movs	r3, #0
  40d018:	6023      	str	r3, [r4, #0]
  40d01a:	f7f5 f8ad 	bl	402178 <_lseek>
  40d01e:	1c43      	adds	r3, r0, #1
  40d020:	d000      	beq.n	40d024 <_lseek_r+0x1c>
  40d022:	bd70      	pop	{r4, r5, r6, pc}
  40d024:	6823      	ldr	r3, [r4, #0]
  40d026:	2b00      	cmp	r3, #0
  40d028:	d0fb      	beq.n	40d022 <_lseek_r+0x1a>
  40d02a:	6033      	str	r3, [r6, #0]
  40d02c:	bd70      	pop	{r4, r5, r6, pc}
  40d02e:	bf00      	nop
  40d030:	20400e60 	.word	0x20400e60

0040d034 <__ascii_mbtowc>:
  40d034:	b082      	sub	sp, #8
  40d036:	b149      	cbz	r1, 40d04c <__ascii_mbtowc+0x18>
  40d038:	b15a      	cbz	r2, 40d052 <__ascii_mbtowc+0x1e>
  40d03a:	b16b      	cbz	r3, 40d058 <__ascii_mbtowc+0x24>
  40d03c:	7813      	ldrb	r3, [r2, #0]
  40d03e:	600b      	str	r3, [r1, #0]
  40d040:	7812      	ldrb	r2, [r2, #0]
  40d042:	1c10      	adds	r0, r2, #0
  40d044:	bf18      	it	ne
  40d046:	2001      	movne	r0, #1
  40d048:	b002      	add	sp, #8
  40d04a:	4770      	bx	lr
  40d04c:	a901      	add	r1, sp, #4
  40d04e:	2a00      	cmp	r2, #0
  40d050:	d1f3      	bne.n	40d03a <__ascii_mbtowc+0x6>
  40d052:	4610      	mov	r0, r2
  40d054:	b002      	add	sp, #8
  40d056:	4770      	bx	lr
  40d058:	f06f 0001 	mvn.w	r0, #1
  40d05c:	e7f4      	b.n	40d048 <__ascii_mbtowc+0x14>
  40d05e:	bf00      	nop

0040d060 <_read_r>:
  40d060:	b570      	push	{r4, r5, r6, lr}
  40d062:	460d      	mov	r5, r1
  40d064:	4c08      	ldr	r4, [pc, #32]	; (40d088 <_read_r+0x28>)
  40d066:	4611      	mov	r1, r2
  40d068:	4606      	mov	r6, r0
  40d06a:	461a      	mov	r2, r3
  40d06c:	4628      	mov	r0, r5
  40d06e:	2300      	movs	r3, #0
  40d070:	6023      	str	r3, [r4, #0]
  40d072:	f7f4 fb3f 	bl	4016f4 <_read>
  40d076:	1c43      	adds	r3, r0, #1
  40d078:	d000      	beq.n	40d07c <_read_r+0x1c>
  40d07a:	bd70      	pop	{r4, r5, r6, pc}
  40d07c:	6823      	ldr	r3, [r4, #0]
  40d07e:	2b00      	cmp	r3, #0
  40d080:	d0fb      	beq.n	40d07a <_read_r+0x1a>
  40d082:	6033      	str	r3, [r6, #0]
  40d084:	bd70      	pop	{r4, r5, r6, pc}
  40d086:	bf00      	nop
  40d088:	20400e60 	.word	0x20400e60

0040d08c <__swbuf_r>:
  40d08c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d08e:	460d      	mov	r5, r1
  40d090:	4614      	mov	r4, r2
  40d092:	4606      	mov	r6, r0
  40d094:	b110      	cbz	r0, 40d09c <__swbuf_r+0x10>
  40d096:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40d098:	2b00      	cmp	r3, #0
  40d09a:	d04b      	beq.n	40d134 <__swbuf_r+0xa8>
  40d09c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40d0a0:	69a3      	ldr	r3, [r4, #24]
  40d0a2:	60a3      	str	r3, [r4, #8]
  40d0a4:	b291      	uxth	r1, r2
  40d0a6:	0708      	lsls	r0, r1, #28
  40d0a8:	d539      	bpl.n	40d11e <__swbuf_r+0x92>
  40d0aa:	6923      	ldr	r3, [r4, #16]
  40d0ac:	2b00      	cmp	r3, #0
  40d0ae:	d036      	beq.n	40d11e <__swbuf_r+0x92>
  40d0b0:	b2ed      	uxtb	r5, r5
  40d0b2:	0489      	lsls	r1, r1, #18
  40d0b4:	462f      	mov	r7, r5
  40d0b6:	d515      	bpl.n	40d0e4 <__swbuf_r+0x58>
  40d0b8:	6822      	ldr	r2, [r4, #0]
  40d0ba:	6961      	ldr	r1, [r4, #20]
  40d0bc:	1ad3      	subs	r3, r2, r3
  40d0be:	428b      	cmp	r3, r1
  40d0c0:	da1c      	bge.n	40d0fc <__swbuf_r+0x70>
  40d0c2:	3301      	adds	r3, #1
  40d0c4:	68a1      	ldr	r1, [r4, #8]
  40d0c6:	1c50      	adds	r0, r2, #1
  40d0c8:	3901      	subs	r1, #1
  40d0ca:	60a1      	str	r1, [r4, #8]
  40d0cc:	6020      	str	r0, [r4, #0]
  40d0ce:	7015      	strb	r5, [r2, #0]
  40d0d0:	6962      	ldr	r2, [r4, #20]
  40d0d2:	429a      	cmp	r2, r3
  40d0d4:	d01a      	beq.n	40d10c <__swbuf_r+0x80>
  40d0d6:	89a3      	ldrh	r3, [r4, #12]
  40d0d8:	07db      	lsls	r3, r3, #31
  40d0da:	d501      	bpl.n	40d0e0 <__swbuf_r+0x54>
  40d0dc:	2d0a      	cmp	r5, #10
  40d0de:	d015      	beq.n	40d10c <__swbuf_r+0x80>
  40d0e0:	4638      	mov	r0, r7
  40d0e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40d0e4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40d0e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40d0ea:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40d0ee:	81a2      	strh	r2, [r4, #12]
  40d0f0:	6822      	ldr	r2, [r4, #0]
  40d0f2:	6661      	str	r1, [r4, #100]	; 0x64
  40d0f4:	6961      	ldr	r1, [r4, #20]
  40d0f6:	1ad3      	subs	r3, r2, r3
  40d0f8:	428b      	cmp	r3, r1
  40d0fa:	dbe2      	blt.n	40d0c2 <__swbuf_r+0x36>
  40d0fc:	4621      	mov	r1, r4
  40d0fe:	4630      	mov	r0, r6
  40d100:	f7fe fb3c 	bl	40b77c <_fflush_r>
  40d104:	b940      	cbnz	r0, 40d118 <__swbuf_r+0x8c>
  40d106:	6822      	ldr	r2, [r4, #0]
  40d108:	2301      	movs	r3, #1
  40d10a:	e7db      	b.n	40d0c4 <__swbuf_r+0x38>
  40d10c:	4621      	mov	r1, r4
  40d10e:	4630      	mov	r0, r6
  40d110:	f7fe fb34 	bl	40b77c <_fflush_r>
  40d114:	2800      	cmp	r0, #0
  40d116:	d0e3      	beq.n	40d0e0 <__swbuf_r+0x54>
  40d118:	f04f 37ff 	mov.w	r7, #4294967295
  40d11c:	e7e0      	b.n	40d0e0 <__swbuf_r+0x54>
  40d11e:	4621      	mov	r1, r4
  40d120:	4630      	mov	r0, r6
  40d122:	f7fd fa57 	bl	40a5d4 <__swsetup_r>
  40d126:	2800      	cmp	r0, #0
  40d128:	d1f6      	bne.n	40d118 <__swbuf_r+0x8c>
  40d12a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40d12e:	6923      	ldr	r3, [r4, #16]
  40d130:	b291      	uxth	r1, r2
  40d132:	e7bd      	b.n	40d0b0 <__swbuf_r+0x24>
  40d134:	f7fe fb7a 	bl	40b82c <__sinit>
  40d138:	e7b0      	b.n	40d09c <__swbuf_r+0x10>
  40d13a:	bf00      	nop

0040d13c <_wcrtomb_r>:
  40d13c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40d13e:	4606      	mov	r6, r0
  40d140:	b085      	sub	sp, #20
  40d142:	461f      	mov	r7, r3
  40d144:	b189      	cbz	r1, 40d16a <_wcrtomb_r+0x2e>
  40d146:	4c10      	ldr	r4, [pc, #64]	; (40d188 <_wcrtomb_r+0x4c>)
  40d148:	4d10      	ldr	r5, [pc, #64]	; (40d18c <_wcrtomb_r+0x50>)
  40d14a:	6824      	ldr	r4, [r4, #0]
  40d14c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40d14e:	2c00      	cmp	r4, #0
  40d150:	bf08      	it	eq
  40d152:	462c      	moveq	r4, r5
  40d154:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40d158:	47a0      	blx	r4
  40d15a:	1c43      	adds	r3, r0, #1
  40d15c:	d103      	bne.n	40d166 <_wcrtomb_r+0x2a>
  40d15e:	2200      	movs	r2, #0
  40d160:	238a      	movs	r3, #138	; 0x8a
  40d162:	603a      	str	r2, [r7, #0]
  40d164:	6033      	str	r3, [r6, #0]
  40d166:	b005      	add	sp, #20
  40d168:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40d16a:	460c      	mov	r4, r1
  40d16c:	4906      	ldr	r1, [pc, #24]	; (40d188 <_wcrtomb_r+0x4c>)
  40d16e:	4a07      	ldr	r2, [pc, #28]	; (40d18c <_wcrtomb_r+0x50>)
  40d170:	6809      	ldr	r1, [r1, #0]
  40d172:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40d174:	2900      	cmp	r1, #0
  40d176:	bf08      	it	eq
  40d178:	4611      	moveq	r1, r2
  40d17a:	4622      	mov	r2, r4
  40d17c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40d180:	a901      	add	r1, sp, #4
  40d182:	47a0      	blx	r4
  40d184:	e7e9      	b.n	40d15a <_wcrtomb_r+0x1e>
  40d186:	bf00      	nop
  40d188:	20400028 	.word	0x20400028
  40d18c:	2040086c 	.word	0x2040086c

0040d190 <__ascii_wctomb>:
  40d190:	b121      	cbz	r1, 40d19c <__ascii_wctomb+0xc>
  40d192:	2aff      	cmp	r2, #255	; 0xff
  40d194:	d804      	bhi.n	40d1a0 <__ascii_wctomb+0x10>
  40d196:	700a      	strb	r2, [r1, #0]
  40d198:	2001      	movs	r0, #1
  40d19a:	4770      	bx	lr
  40d19c:	4608      	mov	r0, r1
  40d19e:	4770      	bx	lr
  40d1a0:	238a      	movs	r3, #138	; 0x8a
  40d1a2:	6003      	str	r3, [r0, #0]
  40d1a4:	f04f 30ff 	mov.w	r0, #4294967295
  40d1a8:	4770      	bx	lr
  40d1aa:	bf00      	nop

0040d1ac <__aeabi_d2iz>:
  40d1ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40d1b0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40d1b4:	d215      	bcs.n	40d1e2 <__aeabi_d2iz+0x36>
  40d1b6:	d511      	bpl.n	40d1dc <__aeabi_d2iz+0x30>
  40d1b8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40d1bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40d1c0:	d912      	bls.n	40d1e8 <__aeabi_d2iz+0x3c>
  40d1c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40d1c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40d1ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40d1ce:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40d1d2:	fa23 f002 	lsr.w	r0, r3, r2
  40d1d6:	bf18      	it	ne
  40d1d8:	4240      	negne	r0, r0
  40d1da:	4770      	bx	lr
  40d1dc:	f04f 0000 	mov.w	r0, #0
  40d1e0:	4770      	bx	lr
  40d1e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40d1e6:	d105      	bne.n	40d1f4 <__aeabi_d2iz+0x48>
  40d1e8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40d1ec:	bf08      	it	eq
  40d1ee:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40d1f2:	4770      	bx	lr
  40d1f4:	f04f 0000 	mov.w	r0, #0
  40d1f8:	4770      	bx	lr
  40d1fa:	bf00      	nop

0040d1fc <__aeabi_uldivmod>:
  40d1fc:	b953      	cbnz	r3, 40d214 <__aeabi_uldivmod+0x18>
  40d1fe:	b94a      	cbnz	r2, 40d214 <__aeabi_uldivmod+0x18>
  40d200:	2900      	cmp	r1, #0
  40d202:	bf08      	it	eq
  40d204:	2800      	cmpeq	r0, #0
  40d206:	bf1c      	itt	ne
  40d208:	f04f 31ff 	movne.w	r1, #4294967295
  40d20c:	f04f 30ff 	movne.w	r0, #4294967295
  40d210:	f000 b97a 	b.w	40d508 <__aeabi_idiv0>
  40d214:	f1ad 0c08 	sub.w	ip, sp, #8
  40d218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40d21c:	f000 f806 	bl	40d22c <__udivmoddi4>
  40d220:	f8dd e004 	ldr.w	lr, [sp, #4]
  40d224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40d228:	b004      	add	sp, #16
  40d22a:	4770      	bx	lr

0040d22c <__udivmoddi4>:
  40d22c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40d230:	468c      	mov	ip, r1
  40d232:	460d      	mov	r5, r1
  40d234:	4604      	mov	r4, r0
  40d236:	9e08      	ldr	r6, [sp, #32]
  40d238:	2b00      	cmp	r3, #0
  40d23a:	d151      	bne.n	40d2e0 <__udivmoddi4+0xb4>
  40d23c:	428a      	cmp	r2, r1
  40d23e:	4617      	mov	r7, r2
  40d240:	d96d      	bls.n	40d31e <__udivmoddi4+0xf2>
  40d242:	fab2 fe82 	clz	lr, r2
  40d246:	f1be 0f00 	cmp.w	lr, #0
  40d24a:	d00b      	beq.n	40d264 <__udivmoddi4+0x38>
  40d24c:	f1ce 0c20 	rsb	ip, lr, #32
  40d250:	fa01 f50e 	lsl.w	r5, r1, lr
  40d254:	fa20 fc0c 	lsr.w	ip, r0, ip
  40d258:	fa02 f70e 	lsl.w	r7, r2, lr
  40d25c:	ea4c 0c05 	orr.w	ip, ip, r5
  40d260:	fa00 f40e 	lsl.w	r4, r0, lr
  40d264:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40d268:	0c25      	lsrs	r5, r4, #16
  40d26a:	fbbc f8fa 	udiv	r8, ip, sl
  40d26e:	fa1f f987 	uxth.w	r9, r7
  40d272:	fb0a cc18 	mls	ip, sl, r8, ip
  40d276:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40d27a:	fb08 f309 	mul.w	r3, r8, r9
  40d27e:	42ab      	cmp	r3, r5
  40d280:	d90a      	bls.n	40d298 <__udivmoddi4+0x6c>
  40d282:	19ed      	adds	r5, r5, r7
  40d284:	f108 32ff 	add.w	r2, r8, #4294967295
  40d288:	f080 8123 	bcs.w	40d4d2 <__udivmoddi4+0x2a6>
  40d28c:	42ab      	cmp	r3, r5
  40d28e:	f240 8120 	bls.w	40d4d2 <__udivmoddi4+0x2a6>
  40d292:	f1a8 0802 	sub.w	r8, r8, #2
  40d296:	443d      	add	r5, r7
  40d298:	1aed      	subs	r5, r5, r3
  40d29a:	b2a4      	uxth	r4, r4
  40d29c:	fbb5 f0fa 	udiv	r0, r5, sl
  40d2a0:	fb0a 5510 	mls	r5, sl, r0, r5
  40d2a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40d2a8:	fb00 f909 	mul.w	r9, r0, r9
  40d2ac:	45a1      	cmp	r9, r4
  40d2ae:	d909      	bls.n	40d2c4 <__udivmoddi4+0x98>
  40d2b0:	19e4      	adds	r4, r4, r7
  40d2b2:	f100 33ff 	add.w	r3, r0, #4294967295
  40d2b6:	f080 810a 	bcs.w	40d4ce <__udivmoddi4+0x2a2>
  40d2ba:	45a1      	cmp	r9, r4
  40d2bc:	f240 8107 	bls.w	40d4ce <__udivmoddi4+0x2a2>
  40d2c0:	3802      	subs	r0, #2
  40d2c2:	443c      	add	r4, r7
  40d2c4:	eba4 0409 	sub.w	r4, r4, r9
  40d2c8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40d2cc:	2100      	movs	r1, #0
  40d2ce:	2e00      	cmp	r6, #0
  40d2d0:	d061      	beq.n	40d396 <__udivmoddi4+0x16a>
  40d2d2:	fa24 f40e 	lsr.w	r4, r4, lr
  40d2d6:	2300      	movs	r3, #0
  40d2d8:	6034      	str	r4, [r6, #0]
  40d2da:	6073      	str	r3, [r6, #4]
  40d2dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40d2e0:	428b      	cmp	r3, r1
  40d2e2:	d907      	bls.n	40d2f4 <__udivmoddi4+0xc8>
  40d2e4:	2e00      	cmp	r6, #0
  40d2e6:	d054      	beq.n	40d392 <__udivmoddi4+0x166>
  40d2e8:	2100      	movs	r1, #0
  40d2ea:	e886 0021 	stmia.w	r6, {r0, r5}
  40d2ee:	4608      	mov	r0, r1
  40d2f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40d2f4:	fab3 f183 	clz	r1, r3
  40d2f8:	2900      	cmp	r1, #0
  40d2fa:	f040 808e 	bne.w	40d41a <__udivmoddi4+0x1ee>
  40d2fe:	42ab      	cmp	r3, r5
  40d300:	d302      	bcc.n	40d308 <__udivmoddi4+0xdc>
  40d302:	4282      	cmp	r2, r0
  40d304:	f200 80fa 	bhi.w	40d4fc <__udivmoddi4+0x2d0>
  40d308:	1a84      	subs	r4, r0, r2
  40d30a:	eb65 0503 	sbc.w	r5, r5, r3
  40d30e:	2001      	movs	r0, #1
  40d310:	46ac      	mov	ip, r5
  40d312:	2e00      	cmp	r6, #0
  40d314:	d03f      	beq.n	40d396 <__udivmoddi4+0x16a>
  40d316:	e886 1010 	stmia.w	r6, {r4, ip}
  40d31a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40d31e:	b912      	cbnz	r2, 40d326 <__udivmoddi4+0xfa>
  40d320:	2701      	movs	r7, #1
  40d322:	fbb7 f7f2 	udiv	r7, r7, r2
  40d326:	fab7 fe87 	clz	lr, r7
  40d32a:	f1be 0f00 	cmp.w	lr, #0
  40d32e:	d134      	bne.n	40d39a <__udivmoddi4+0x16e>
  40d330:	1beb      	subs	r3, r5, r7
  40d332:	0c3a      	lsrs	r2, r7, #16
  40d334:	fa1f fc87 	uxth.w	ip, r7
  40d338:	2101      	movs	r1, #1
  40d33a:	fbb3 f8f2 	udiv	r8, r3, r2
  40d33e:	0c25      	lsrs	r5, r4, #16
  40d340:	fb02 3318 	mls	r3, r2, r8, r3
  40d344:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40d348:	fb0c f308 	mul.w	r3, ip, r8
  40d34c:	42ab      	cmp	r3, r5
  40d34e:	d907      	bls.n	40d360 <__udivmoddi4+0x134>
  40d350:	19ed      	adds	r5, r5, r7
  40d352:	f108 30ff 	add.w	r0, r8, #4294967295
  40d356:	d202      	bcs.n	40d35e <__udivmoddi4+0x132>
  40d358:	42ab      	cmp	r3, r5
  40d35a:	f200 80d1 	bhi.w	40d500 <__udivmoddi4+0x2d4>
  40d35e:	4680      	mov	r8, r0
  40d360:	1aed      	subs	r5, r5, r3
  40d362:	b2a3      	uxth	r3, r4
  40d364:	fbb5 f0f2 	udiv	r0, r5, r2
  40d368:	fb02 5510 	mls	r5, r2, r0, r5
  40d36c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40d370:	fb0c fc00 	mul.w	ip, ip, r0
  40d374:	45a4      	cmp	ip, r4
  40d376:	d907      	bls.n	40d388 <__udivmoddi4+0x15c>
  40d378:	19e4      	adds	r4, r4, r7
  40d37a:	f100 33ff 	add.w	r3, r0, #4294967295
  40d37e:	d202      	bcs.n	40d386 <__udivmoddi4+0x15a>
  40d380:	45a4      	cmp	ip, r4
  40d382:	f200 80b8 	bhi.w	40d4f6 <__udivmoddi4+0x2ca>
  40d386:	4618      	mov	r0, r3
  40d388:	eba4 040c 	sub.w	r4, r4, ip
  40d38c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40d390:	e79d      	b.n	40d2ce <__udivmoddi4+0xa2>
  40d392:	4631      	mov	r1, r6
  40d394:	4630      	mov	r0, r6
  40d396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40d39a:	f1ce 0420 	rsb	r4, lr, #32
  40d39e:	fa05 f30e 	lsl.w	r3, r5, lr
  40d3a2:	fa07 f70e 	lsl.w	r7, r7, lr
  40d3a6:	fa20 f804 	lsr.w	r8, r0, r4
  40d3aa:	0c3a      	lsrs	r2, r7, #16
  40d3ac:	fa25 f404 	lsr.w	r4, r5, r4
  40d3b0:	ea48 0803 	orr.w	r8, r8, r3
  40d3b4:	fbb4 f1f2 	udiv	r1, r4, r2
  40d3b8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40d3bc:	fb02 4411 	mls	r4, r2, r1, r4
  40d3c0:	fa1f fc87 	uxth.w	ip, r7
  40d3c4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40d3c8:	fb01 f30c 	mul.w	r3, r1, ip
  40d3cc:	42ab      	cmp	r3, r5
  40d3ce:	fa00 f40e 	lsl.w	r4, r0, lr
  40d3d2:	d909      	bls.n	40d3e8 <__udivmoddi4+0x1bc>
  40d3d4:	19ed      	adds	r5, r5, r7
  40d3d6:	f101 30ff 	add.w	r0, r1, #4294967295
  40d3da:	f080 808a 	bcs.w	40d4f2 <__udivmoddi4+0x2c6>
  40d3de:	42ab      	cmp	r3, r5
  40d3e0:	f240 8087 	bls.w	40d4f2 <__udivmoddi4+0x2c6>
  40d3e4:	3902      	subs	r1, #2
  40d3e6:	443d      	add	r5, r7
  40d3e8:	1aeb      	subs	r3, r5, r3
  40d3ea:	fa1f f588 	uxth.w	r5, r8
  40d3ee:	fbb3 f0f2 	udiv	r0, r3, r2
  40d3f2:	fb02 3310 	mls	r3, r2, r0, r3
  40d3f6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40d3fa:	fb00 f30c 	mul.w	r3, r0, ip
  40d3fe:	42ab      	cmp	r3, r5
  40d400:	d907      	bls.n	40d412 <__udivmoddi4+0x1e6>
  40d402:	19ed      	adds	r5, r5, r7
  40d404:	f100 38ff 	add.w	r8, r0, #4294967295
  40d408:	d26f      	bcs.n	40d4ea <__udivmoddi4+0x2be>
  40d40a:	42ab      	cmp	r3, r5
  40d40c:	d96d      	bls.n	40d4ea <__udivmoddi4+0x2be>
  40d40e:	3802      	subs	r0, #2
  40d410:	443d      	add	r5, r7
  40d412:	1aeb      	subs	r3, r5, r3
  40d414:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40d418:	e78f      	b.n	40d33a <__udivmoddi4+0x10e>
  40d41a:	f1c1 0720 	rsb	r7, r1, #32
  40d41e:	fa22 f807 	lsr.w	r8, r2, r7
  40d422:	408b      	lsls	r3, r1
  40d424:	fa05 f401 	lsl.w	r4, r5, r1
  40d428:	ea48 0303 	orr.w	r3, r8, r3
  40d42c:	fa20 fe07 	lsr.w	lr, r0, r7
  40d430:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40d434:	40fd      	lsrs	r5, r7
  40d436:	ea4e 0e04 	orr.w	lr, lr, r4
  40d43a:	fbb5 f9fc 	udiv	r9, r5, ip
  40d43e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40d442:	fb0c 5519 	mls	r5, ip, r9, r5
  40d446:	fa1f f883 	uxth.w	r8, r3
  40d44a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40d44e:	fb09 f408 	mul.w	r4, r9, r8
  40d452:	42ac      	cmp	r4, r5
  40d454:	fa02 f201 	lsl.w	r2, r2, r1
  40d458:	fa00 fa01 	lsl.w	sl, r0, r1
  40d45c:	d908      	bls.n	40d470 <__udivmoddi4+0x244>
  40d45e:	18ed      	adds	r5, r5, r3
  40d460:	f109 30ff 	add.w	r0, r9, #4294967295
  40d464:	d243      	bcs.n	40d4ee <__udivmoddi4+0x2c2>
  40d466:	42ac      	cmp	r4, r5
  40d468:	d941      	bls.n	40d4ee <__udivmoddi4+0x2c2>
  40d46a:	f1a9 0902 	sub.w	r9, r9, #2
  40d46e:	441d      	add	r5, r3
  40d470:	1b2d      	subs	r5, r5, r4
  40d472:	fa1f fe8e 	uxth.w	lr, lr
  40d476:	fbb5 f0fc 	udiv	r0, r5, ip
  40d47a:	fb0c 5510 	mls	r5, ip, r0, r5
  40d47e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40d482:	fb00 f808 	mul.w	r8, r0, r8
  40d486:	45a0      	cmp	r8, r4
  40d488:	d907      	bls.n	40d49a <__udivmoddi4+0x26e>
  40d48a:	18e4      	adds	r4, r4, r3
  40d48c:	f100 35ff 	add.w	r5, r0, #4294967295
  40d490:	d229      	bcs.n	40d4e6 <__udivmoddi4+0x2ba>
  40d492:	45a0      	cmp	r8, r4
  40d494:	d927      	bls.n	40d4e6 <__udivmoddi4+0x2ba>
  40d496:	3802      	subs	r0, #2
  40d498:	441c      	add	r4, r3
  40d49a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40d49e:	eba4 0408 	sub.w	r4, r4, r8
  40d4a2:	fba0 8902 	umull	r8, r9, r0, r2
  40d4a6:	454c      	cmp	r4, r9
  40d4a8:	46c6      	mov	lr, r8
  40d4aa:	464d      	mov	r5, r9
  40d4ac:	d315      	bcc.n	40d4da <__udivmoddi4+0x2ae>
  40d4ae:	d012      	beq.n	40d4d6 <__udivmoddi4+0x2aa>
  40d4b0:	b156      	cbz	r6, 40d4c8 <__udivmoddi4+0x29c>
  40d4b2:	ebba 030e 	subs.w	r3, sl, lr
  40d4b6:	eb64 0405 	sbc.w	r4, r4, r5
  40d4ba:	fa04 f707 	lsl.w	r7, r4, r7
  40d4be:	40cb      	lsrs	r3, r1
  40d4c0:	431f      	orrs	r7, r3
  40d4c2:	40cc      	lsrs	r4, r1
  40d4c4:	6037      	str	r7, [r6, #0]
  40d4c6:	6074      	str	r4, [r6, #4]
  40d4c8:	2100      	movs	r1, #0
  40d4ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40d4ce:	4618      	mov	r0, r3
  40d4d0:	e6f8      	b.n	40d2c4 <__udivmoddi4+0x98>
  40d4d2:	4690      	mov	r8, r2
  40d4d4:	e6e0      	b.n	40d298 <__udivmoddi4+0x6c>
  40d4d6:	45c2      	cmp	sl, r8
  40d4d8:	d2ea      	bcs.n	40d4b0 <__udivmoddi4+0x284>
  40d4da:	ebb8 0e02 	subs.w	lr, r8, r2
  40d4de:	eb69 0503 	sbc.w	r5, r9, r3
  40d4e2:	3801      	subs	r0, #1
  40d4e4:	e7e4      	b.n	40d4b0 <__udivmoddi4+0x284>
  40d4e6:	4628      	mov	r0, r5
  40d4e8:	e7d7      	b.n	40d49a <__udivmoddi4+0x26e>
  40d4ea:	4640      	mov	r0, r8
  40d4ec:	e791      	b.n	40d412 <__udivmoddi4+0x1e6>
  40d4ee:	4681      	mov	r9, r0
  40d4f0:	e7be      	b.n	40d470 <__udivmoddi4+0x244>
  40d4f2:	4601      	mov	r1, r0
  40d4f4:	e778      	b.n	40d3e8 <__udivmoddi4+0x1bc>
  40d4f6:	3802      	subs	r0, #2
  40d4f8:	443c      	add	r4, r7
  40d4fa:	e745      	b.n	40d388 <__udivmoddi4+0x15c>
  40d4fc:	4608      	mov	r0, r1
  40d4fe:	e708      	b.n	40d312 <__udivmoddi4+0xe6>
  40d500:	f1a8 0802 	sub.w	r8, r8, #2
  40d504:	443d      	add	r5, r7
  40d506:	e72b      	b.n	40d360 <__udivmoddi4+0x134>

0040d508 <__aeabi_idiv0>:
  40d508:	4770      	bx	lr
  40d50a:	bf00      	nop
  40d50c:	00000000 	.word	0x00000000
  40d510:	3f000000 	.word	0x3f000000
  40d514:	42b40000 	.word	0x42b40000
  40d518:	42b40000 	.word	0x42b40000
  40d51c:	00000000 	.word	0x00000000

0040d520 <sysfont_glyphs>:
  40d520:	00000000 20000000 20202020 50502000     .......     . PP
  40d530:	00000050 f8505000 5050f850 70a07820     P....PP.P.PP x.p
  40d540:	c020f028 402010c8 90601898 90a840a0     (. ... @..`..@..
  40d550:	40206068 00000000 40402010 40102040     h` @..... @@@ .@
  40d560:	10101020 50004020 5020f820 20200000      ... @.P . P..  
  40d570:	002020f8 00000000 00402060 00f80000     .  .....` @.....
  40d580:	00000000 60000000 10080060 00804020     .......``... @..
  40d590:	a8988870 207088c8 20202060 88707020     p.....p `    pp.
  40d5a0:	40201008 2010f8f8 70880810 90503010     .. @... ...p.0P.
  40d5b0:	f81010f8 0808f080 40307088 8888f080     .........p0@....
  40d5c0:	1008f870 40404020 70888870 70708888     p... @@@p..p..pp
  40d5d0:	08788888 60006010 60600060 60600000     ..x..`.``.``..``
  40d5e0:	40206000 40201008 00081020 f800f800     .` @.. @ .......
  40d5f0:	40800000 40201020 08887080 20002010     ...@ . @.p... . 
  40d600:	68088870 7070a8a8 f8888888 88f08888     p..h..pp........
  40d610:	8888f088 808870f0 70888080 888890e0     .....p.....p....
  40d620:	f8e09088 80f08080 80f8f880 8080e080     ................
  40d630:	80887080 70889880 f8888888 70888888     .p.....p.......p
  40d640:	20202020 10387020 90101010 a0908860          p8.....`...
  40d650:	8890a0c0 80808080 88f88080 8888a8d8     ................
  40d660:	88888888 8898a8c8 88887088 70888888     .........p.....p
  40d670:	f08888f0 70808080 a8888888 88f06890     .......p.....h..
  40d680:	90a0f088 80807888 f0080870 202020f8     .....x..p....   
  40d690:	88202020 88888888 88887088 50888888        ......p.....P
  40d6a0:	88888820 88d8a8a8 20508888 88888850      .........P P...
  40d6b0:	20205088 08f82020 80402010 202038f8     .P    ... @..8  
  40d6c0:	38202020 20408000 e0000810 20202020        8..@ ....    
  40d6d0:	5020e020 00000088 00000000 f8000000      . P............
  40d6e0:	00102040 00000000 78087000 80807888     @ .......p.x.x..
  40d6f0:	8888c8b0 700000f0 70888080 98680808     .......p...p..h.
  40d700:	00788888 f8887000 48307080 4040e040     ..x..p...p0H@.@@
  40d710:	78000040 30087888 c8b08080 20888888     @..x.x.0....... 
  40d720:	20206000 00107020 90101030 48404060     .`   p..0...`@@H
  40d730:	48506050 20202060 00702020 a8a8d000     P`PH`     p.....
  40d740:	00008888 8888c8b0 70000088 70888888     ...........p...p
  40d750:	88f00000 008080f0 78986800 00000808     .........h.x....
  40d760:	8080c8b0 70000080 f0087080 40e04040     .......p.p..@@.@
  40d770:	00304840 88888800 00006898 50888888     @H0......h.....P
  40d780:	88000020 50a8a888 50880000 00885020      ......P...P P..
  40d790:	78888800 00007008 402010f8 202010f8     ...x.p.... @..  
  40d7a0:	10202040 20202020 40202020 20102020     @  .       @  . 
  40d7b0:	00004020 454c4449 00000000 51726d54      @..IDLE....TmrQ
  40d7c0:	00000000 20726d54 00637653 686c6166     ....Tmr Svc.falh
  40d7d0:	6d652061 69726320 6f207261 6d657320     a em criar o sem
  40d7e0:	726f6661 0000206f 00756d69 6c696146     aforo ..imu.Fail
  40d7f0:	74206465 7263206f 65746165 656c6f20     ed to create ole
  40d800:	61742064 000d6b73 73756f68 00000065     d task..house...
  40d810:	6569726f 0061746e 656d6f63 00006163     orienta.comeca..
  40d820:	5252455b 30205d4f 00000000 4f42414c     [ERRO] 0....LABO
  40d830:	4f544152 204f4952 00000036 5252455b     RATORIO 6...[ERR
  40d840:	31205d4f 00000000 5252455b 32205d4f     O] 1....[ERRO] 2
  40d850:	00000000 5252455b 5b205d4f 74697277     ....[ERRO] [writ
  40d860:	00005d65 6c6c6f52 2e302520 202c6631     e]..Roll %0.1f, 
  40d870:	63746950 30252068 2c66312e 77615920     Pitch %0.1f, Yaw
  40d880:	2e302520 000a6631 6e657266 00006574      %0.1f..frente..
  40d890:	63617473 766f206b 6c667265 2520776f     stack overflow %
  40d8a0:	73252078 00000a0d 74727173 00000000     x %s....sqrt....
  40d8b0:	6e697361 00000066                       asinf...

0040d8b8 <npio2_hw>:
  40d8b8:	3fc90f00 40490f00 4096cb00 40c90f00     ...?..I@...@...@
  40d8c8:	40fb5300 4116cb00 412fed00 41490f00     .S.@...A../A..IA
  40d8d8:	41623100 417b5300 418a3a00 4196cb00     .1bA.S{A.:.A...A
  40d8e8:	41a35c00 41afed00 41bc7e00 41c90f00     .\.A...A.~.A...A
  40d8f8:	41d5a000 41e23100 41eec200 41fb5300     ...A.1.A...A.S.A
  40d908:	4203f200 420a3a00 42108300 4216cb00     ...B.:.B...B...B
  40d918:	421d1400 42235c00 4229a500 422fed00     ...B.\#B..)B../B
  40d928:	42363600 423c7e00 4242c700 42490f00     .66B.~<B..BB..IB

0040d938 <two_over_pi>:
  40d938:	000000a2 000000f9 00000083 0000006e     ............n...
  40d948:	0000004e 00000044 00000015 00000029     N...D.......)...
  40d958:	000000fc 00000027 00000057 000000d1     ....'...W.......
  40d968:	000000f5 00000034 000000dd 000000c0     ....4...........
  40d978:	000000db 00000062 00000095 00000099     ....b...........
  40d988:	0000003c 00000043 00000090 00000041     <...C.......A...
  40d998:	000000fe 00000051 00000063 000000ab     ....Q...c.......
  40d9a8:	000000de 000000bb 000000c5 00000061     ............a...
  40d9b8:	000000b7 00000024 0000006e 0000003a     ....$...n...:...
  40d9c8:	00000042 0000004d 000000d2 000000e0     B...M...........
  40d9d8:	00000006 00000049 0000002e 000000ea     ....I...........
  40d9e8:	00000009 000000d1 00000092 0000001c     ................
  40d9f8:	000000fe 0000001d 000000eb 0000001c     ................
  40da08:	000000b1 00000029 000000a7 0000003e     ....).......>...
  40da18:	000000e8 00000082 00000035 000000f5     ........5.......
  40da28:	0000002e 000000bb 00000044 00000084     ........D.......
  40da38:	000000e9 0000009c 00000070 00000026     ........p...&...
  40da48:	000000b4 0000005f 0000007e 00000041     ...._...~...A...
  40da58:	00000039 00000091 000000d6 00000039     9...........9...
  40da68:	00000083 00000053 00000039 000000f4     ....S...9.......
  40da78:	0000009c 00000084 0000005f 0000008b     ........_.......
  40da88:	000000bd 000000f9 00000028 0000003b     ........(...;...
  40da98:	0000001f 000000f8 00000097 000000ff     ................
  40daa8:	000000de 00000005 00000098 0000000f     ................
  40dab8:	000000ef 0000002f 00000011 0000008b     ..../...........
  40dac8:	0000005a 0000000a 0000006d 0000001f     Z.......m.......
  40dad8:	0000006d 00000036 0000007e 000000cf     m...6...~.......
  40dae8:	00000027 000000cb 00000009 000000b7     '...............
  40daf8:	0000004f 00000046 0000003f 00000066     O...F...?...f...
  40db08:	0000009e 0000005f 000000ea 0000002d     ...._.......-...
  40db18:	00000075 00000027 000000ba 000000c7     u...'...........
  40db28:	000000eb 000000e5 000000f1 0000007b     ............{...
  40db38:	0000003d 00000007 00000039 000000f7     =.......9.......
  40db48:	0000008a 00000052 00000092 000000ea     ....R...........
  40db58:	0000006b 000000fb 0000005f 000000b1     k......._.......
  40db68:	0000001f 0000008d 0000005d 00000008     ........].......
  40db78:	00000056 00000003 00000030 00000046     V.......0...F...
  40db88:	000000fc 0000007b 0000006b 000000ab     ....{...k.......
  40db98:	000000f0 000000cf 000000bc 00000020     ............ ...
  40dba8:	0000009a 000000f4 00000036 0000001d     ........6.......
  40dbb8:	000000a9 000000e3 00000091 00000061     ............a...
  40dbc8:	0000005e 000000e6 0000001b 00000008     ^...............
  40dbd8:	00000065 00000099 00000085 0000005f     e..........._...
  40dbe8:	00000014 000000a0 00000068 00000040     ........h...@...
  40dbf8:	0000008d 000000ff 000000d8 00000080     ................
  40dc08:	0000004d 00000073 00000027 00000031     M...s...'...1...
  40dc18:	00000006 00000006 00000015 00000056     ............V...
  40dc28:	000000ca 00000073 000000a8 000000c9     ....s...........
  40dc38:	00000060 000000e2 0000007b 000000c0     `.......{.......
  40dc48:	0000008c 0000006b                       ....k...

0040dc50 <PIo2>:
  40dc50:	3fc90000 39f00000 37da0000 33a20000     ...?...9...7...3
  40dc60:	2e840000 2b500000 27c20000 22d00000     ......P+...'..."
  40dc70:	1fc40000 1bc60000 17440000              ..........D.

0040dc7c <init_jk>:
  40dc7c:	00000004 00000007 00000009              ............

0040dc88 <atanhi>:
  40dc88:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?

0040dc98 <atanlo>:
  40dc98:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

0040dca8 <_global_impure_ptr>:
  40dca8:	20400030 0000000a 00464e49 00666e69     0.@ ....INF.inf.
  40dcb8:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  40dcc8:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  40dcd8:	37363534 62613938 66656463 00000000     456789abcdef....
  40dce8:	6c756e28 0000296c 00000030              (null)..0...

0040dcf4 <blanks.7223>:
  40dcf4:	20202020 20202020 20202020 20202020                     

0040dd04 <zeroes.7224>:
  40dd04:	30303030 30303030 30303030 30303030     0000000000000000

0040dd14 <blanks.7238>:
  40dd14:	20202020 20202020 20202020 20202020                     

0040dd24 <zeroes.7239>:
  40dd24:	30303030 30303030 30303030 30303030     0000000000000000
  40dd34:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40dd44:	00000000                                ....

0040dd48 <__mprec_bigtens>:
  40dd48:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40dd58:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40dd68:	7f73bf3c 75154fdd                       <.s..O.u

0040dd70 <__mprec_tens>:
  40dd70:	00000000 3ff00000 00000000 40240000     .......?......$@
  40dd80:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40dd90:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40dda0:	00000000 412e8480 00000000 416312d0     .......A......cA
  40ddb0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40ddc0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40ddd0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40dde0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40ddf0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40de00:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40de10:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40de20:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40de30:	79d99db4 44ea7843                       ...yCx.D

0040de38 <p05.6055>:
  40de38:	00000005 00000019 0000007d 00000043     ........}...C...
  40de48:	49534f50 00000058 0000002e              POSIX.......

0040de54 <_ctype_>:
  40de54:	20202000 20202020 28282020 20282828     .         ((((( 
  40de64:	20202020 20202020 20202020 20202020                     
  40de74:	10108820 10101010 10101010 10101010      ...............
  40de84:	04040410 04040404 10040404 10101010     ................
  40de94:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40dea4:	01010101 01010101 01010101 10101010     ................
  40deb4:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40dec4:	02020202 02020202 02020202 10101010     ................
  40ded4:	00000020 00000000 00000000 00000000      ...............
	...

0040df58 <_init>:
  40df58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40df5a:	bf00      	nop
  40df5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40df5e:	bc08      	pop	{r3}
  40df60:	469e      	mov	lr, r3
  40df62:	4770      	bx	lr

0040df64 <__init_array_start>:
  40df64:	0040a69d 	.word	0x0040a69d

0040df68 <__frame_dummy_init_array_entry>:
  40df68:	00400165                                e.@.

0040df6c <_fini>:
  40df6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40df6e:	bf00      	nop
  40df70:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40df72:	bc08      	pop	{r3}
  40df74:	469e      	mov	lr, r3
  40df76:	4770      	bx	lr

0040df78 <__fini_array_start>:
  40df78:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 d520 0040 0706 7d20               .... .@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <uxCriticalNesting>:
20400020:	aaaa aaaa                                   ....

20400024 <__fdlib_version>:
20400024:	0001 0000                                   ....

20400028 <_impure_ptr>:
20400028:	0030 2040 0000 0000                         0.@ ....

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__malloc_av_>:
	...
20400460:	0458 2040 0458 2040 0460 2040 0460 2040     X.@ X.@ `.@ `.@ 
20400470:	0468 2040 0468 2040 0470 2040 0470 2040     h.@ h.@ p.@ p.@ 
20400480:	0478 2040 0478 2040 0480 2040 0480 2040     x.@ x.@ ..@ ..@ 
20400490:	0488 2040 0488 2040 0490 2040 0490 2040     ..@ ..@ ..@ ..@ 
204004a0:	0498 2040 0498 2040 04a0 2040 04a0 2040     ..@ ..@ ..@ ..@ 
204004b0:	04a8 2040 04a8 2040 04b0 2040 04b0 2040     ..@ ..@ ..@ ..@ 
204004c0:	04b8 2040 04b8 2040 04c0 2040 04c0 2040     ..@ ..@ ..@ ..@ 
204004d0:	04c8 2040 04c8 2040 04d0 2040 04d0 2040     ..@ ..@ ..@ ..@ 
204004e0:	04d8 2040 04d8 2040 04e0 2040 04e0 2040     ..@ ..@ ..@ ..@ 
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 

20400860 <__malloc_sbrk_base>:
20400860:	ffff ffff                                   ....

20400864 <__malloc_trim_threshold>:
20400864:	0000 0002                                   ....

20400868 <__atexit_recursive_mutex>:
20400868:	0e3c 2040                                   <.@ 

2040086c <__global_locale>:
2040086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	d191 0040 d035 0040 0000 0000 de54 0040     ..@.5.@.....T.@.
2040095c:	de50 0040 d828 0040 d828 0040 d828 0040     P.@.(.@.(.@.(.@.
2040096c:	d828 0040 d828 0040 d828 0040 d828 0040     (.@.(.@.(.@.(.@.
2040097c:	d828 0040 d828 0040 ffff ffff ffff ffff     (.@.(.@.........
2040098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
