Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Thu Mar 27 23:12:27 2025
| Host         : GoodKook-Skull running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fxp_sqrt_top_wrapper_timing_summary_routed.rpt -pb fxp_sqrt_top_wrapper_timing_summary_routed.pb -rpx fxp_sqrt_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fxp_sqrt_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    491.316        0.000                      0                  599        0.026        0.000                      0                  599        4.500        0.000                       0                   394  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       491.316        0.000                      0                  506        0.148        0.000                      0                  506        4.500        0.000                       0                   303  
emu_clk_pin       497.884        0.000                      0                   63        0.151        0.000                      0                   63        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       495.569        0.000                      0                   36        0.171        0.000                      0                   36  
dut_clk_pin   emu_clk_pin       493.500        0.000                      0                   30        0.026        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      491.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             491.316ns  (required time - arrival time)
  Source:                 _0691_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0897_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.638ns  (logic 2.141ns (24.786%)  route 6.497ns (75.214%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 505.009 - 500.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.717     5.310    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y83          FDRE                                         r  _0691_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  _0691_/Q
                         net (fo=116, routed)         3.636     9.402    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[30]
    SLICE_X12Y86         LUT3 (Prop_lut3_I2_O)        0.153     9.555 r  _0258_/O
                         net (fo=3, routed)           1.001    10.556    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_8_fu_235_p3[27]
    SLICE_X11Y84         LUT5 (Prop_lut5_I1_O)        0.331    10.887 r  _0651_/O
                         net (fo=1, routed)           0.000    10.887    _0047_
    SLICE_X11Y84         MUXF7 (Prop_muxf7_I1_O)      0.245    11.132 r  _0652_/O
                         net (fo=1, routed)           0.838    11.970    _0041_[3]
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.298    12.268 r  _0644_/O
                         net (fo=1, routed)           0.000    12.268    _0044_
    SLICE_X9Y83          MUXF7 (Prop_muxf7_I0_O)      0.238    12.506 r  _0645_/O
                         net (fo=1, routed)           0.000    12.506    _0042_
    SLICE_X9Y83          MUXF8 (Prop_muxf8_I0_O)      0.104    12.610 r  _0648_/O
                         net (fo=1, routed)           1.021    13.632    _0164_[1]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.316    13.948 r  _0642_/O
                         net (fo=1, routed)           0.000    13.948    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_fu_168_p2[30]
    SLICE_X7Y83          FDRE                                         r  _0897_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.596   505.009    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y83          FDRE                                         r  _0897_/C
                         clock pessimism              0.259   505.268    
                         clock uncertainty           -0.035   505.232    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.031   505.263    _0897_
  -------------------------------------------------------------------
                         required time                        505.263    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                491.316    

Slack (MET) :             491.544ns  (required time - arrival time)
  Source:                 _0691_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0895_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 1.344ns (15.896%)  route 7.111ns (84.104%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 505.006 - 500.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.717     5.310    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y83          FDRE                                         r  _0691_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  _0691_/Q
                         net (fo=116, routed)         3.845     9.611    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[30]
    SLICE_X13Y86         LUT5 (Prop_lut5_I3_O)        0.124     9.735 r  _0313_/O
                         net (fo=5, routed)           1.117    10.852    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[24]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124    10.976 r  _0630_/O
                         net (fo=1, routed)           1.128    12.104    _0034_[3]
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124    12.228 f  _0627_/O
                         net (fo=1, routed)           0.000    12.228    _0035_
    SLICE_X9Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    12.445 f  _0628_/O
                         net (fo=1, routed)           1.020    13.466    _0171_[0]
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.299    13.765 r  _0626_/O
                         net (fo=1, routed)           0.000    13.765    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_fu_168_p2[28]
    SLICE_X6Y81          FDRE                                         r  _0895_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.593   505.006    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y81          FDRE                                         r  _0895_/C
                         clock pessimism              0.259   505.265    
                         clock uncertainty           -0.035   505.229    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)        0.079   505.308    _0895_
  -------------------------------------------------------------------
                         required time                        505.308    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                491.544    

Slack (MET) :             491.569ns  (required time - arrival time)
  Source:                 _0691_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0896_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 1.726ns (20.587%)  route 6.658ns (79.413%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 505.010 - 500.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.717     5.310    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y83          FDRE                                         r  _0691_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  _0691_/Q
                         net (fo=116, routed)         3.845     9.611    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[30]
    SLICE_X13Y86         LUT5 (Prop_lut5_I3_O)        0.124     9.735 r  _0313_/O
                         net (fo=5, routed)           0.960    10.695    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[24]
    SLICE_X11Y84         LUT4 (Prop_lut4_I1_O)        0.124    10.819 f  _0638_/O
                         net (fo=1, routed)           0.000    10.819    _0039_
    SLICE_X11Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    11.031 f  _0640_/O
                         net (fo=1, routed)           0.825    11.856    _0036_[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I1_O)        0.299    12.155 r  _0635_/O
                         net (fo=1, routed)           0.000    12.155    _0037_
    SLICE_X9Y85          MUXF7 (Prop_muxf7_I0_O)      0.212    12.367 r  _0637_/O
                         net (fo=1, routed)           1.027    13.394    _0167_[1]
    SLICE_X7Y84          LUT2 (Prop_lut2_I1_O)        0.299    13.693 r  _0633_/O
                         net (fo=1, routed)           0.000    13.693    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_fu_168_p2[29]
    SLICE_X7Y84          FDRE                                         r  _0896_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.597   505.010    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y84          FDRE                                         r  _0896_/C
                         clock pessimism              0.259   505.269    
                         clock uncertainty           -0.035   505.233    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.029   505.262    _0896_
  -------------------------------------------------------------------
                         required time                        505.262    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                491.569    

Slack (MET) :             491.845ns  (required time - arrival time)
  Source:                 _0691_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0892_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 0.952ns (11.741%)  route 7.156ns (88.259%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 505.008 - 500.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.717     5.310    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y83          FDRE                                         r  _0691_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  _0691_/Q
                         net (fo=116, routed)         3.450     9.216    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[30]
    SLICE_X14Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.340 r  _0308_/O
                         net (fo=5, routed)           1.317    10.657    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[19]
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.781 f  _0590_/O
                         net (fo=3, routed)           1.658    12.440    _0036_[1]
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.124    12.564 r  _0612_/O
                         net (fo=1, routed)           0.730    13.294    _0177_[0]
    SLICE_X5Y82          LUT3 (Prop_lut3_I0_O)        0.124    13.418 r  _0611_/O
                         net (fo=1, routed)           0.000    13.418    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_fu_168_p2[25]
    SLICE_X5Y82          FDRE                                         r  _0892_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.595   505.008    u_fxp_sqrt_top.ap_clk
    SLICE_X5Y82          FDRE                                         r  _0892_/C
                         clock pessimism              0.259   505.267    
                         clock uncertainty           -0.035   505.231    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.032   505.263    _0892_
  -------------------------------------------------------------------
                         required time                        505.263    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                491.845    

Slack (MET) :             492.064ns  (required time - arrival time)
  Source:                 _0691_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0906_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 1.339ns (16.978%)  route 6.548ns (83.022%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 505.008 - 500.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.717     5.310    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y83          FDRE                                         r  _0691_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  _0691_/Q
                         net (fo=116, routed)         3.259     9.025    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[30]
    SLICE_X12Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.149 r  _0337_/O
                         net (fo=6, routed)           1.437    10.586    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q6_load[20]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.710 f  _0501_/O
                         net (fo=2, routed)           1.050    11.760    _0009_[0]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124    11.884 f  _0498_/O
                         net (fo=1, routed)           0.000    11.884    _0010_
    SLICE_X7Y82          MUXF7 (Prop_muxf7_I0_O)      0.212    12.096 f  _0500_/O
                         net (fo=1, routed)           0.802    12.897    _0205_[0]
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.299    13.196 r  _0497_/O
                         net (fo=1, routed)           0.000    13.196    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_fu_154_p2[24]
    SLICE_X5Y82          FDRE                                         r  _0906_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.595   505.008    u_fxp_sqrt_top.ap_clk
    SLICE_X5Y82          FDRE                                         r  _0906_/C
                         clock pessimism              0.259   505.267    
                         clock uncertainty           -0.035   505.231    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.029   505.260    _0906_
  -------------------------------------------------------------------
                         required time                        505.260    
                         arrival time                         -13.196    
  -------------------------------------------------------------------
                         slack                                492.064    

Slack (MET) :             492.119ns  (required time - arrival time)
  Source:                 _0691_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0910_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 1.182ns (15.088%)  route 6.652ns (84.912%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 505.008 - 500.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.717     5.310    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y83          FDRE                                         r  _0691_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  _0691_/Q
                         net (fo=116, routed)         3.578     9.343    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[30]
    SLICE_X11Y86         LUT5 (Prop_lut5_I3_O)        0.124     9.467 r  _0342_/O
                         net (fo=6, routed)           1.200    10.667    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q6_load[25]
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.150    10.817 f  _0525_/O
                         net (fo=1, routed)           0.969    11.786    _0197_[0]
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.328    12.114 f  _0523_/O
                         net (fo=1, routed)           0.906    13.020    _0198_[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.124    13.144 r  _0522_/O
                         net (fo=1, routed)           0.000    13.144    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_fu_154_p2[28]
    SLICE_X5Y82          FDRE                                         r  _0910_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.595   505.008    u_fxp_sqrt_top.ap_clk
    SLICE_X5Y82          FDRE                                         r  _0910_/C
                         clock pessimism              0.259   505.267    
                         clock uncertainty           -0.035   505.231    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.031   505.262    _0910_
  -------------------------------------------------------------------
                         required time                        505.262    
                         arrival time                         -13.144    
  -------------------------------------------------------------------
                         slack                                492.119    

Slack (MET) :             492.186ns  (required time - arrival time)
  Source:                 _0691_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0888_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 0.952ns (12.185%)  route 6.861ns (87.815%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 505.008 - 500.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.717     5.310    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y83          FDRE                                         r  _0691_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  _0691_/Q
                         net (fo=116, routed)         3.450     9.216    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[30]
    SLICE_X14Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.340 r  _0308_/O
                         net (fo=5, routed)           1.317    10.657    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[19]
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.781 f  _0590_/O
                         net (fo=3, routed)           1.243    12.024    _0036_[1]
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.124    12.148 f  _0589_/O
                         net (fo=1, routed)           0.850    12.999    _0182_[1]
    SLICE_X6Y82          LUT5 (Prop_lut5_I1_O)        0.124    13.123 r  _0588_/O
                         net (fo=1, routed)           0.000    13.123    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_fu_168_p2[21]
    SLICE_X6Y82          FDRE                                         r  _0888_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.595   505.008    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y82          FDRE                                         r  _0888_/C
                         clock pessimism              0.259   505.267    
                         clock uncertainty           -0.035   505.231    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)        0.077   505.308    _0888_
  -------------------------------------------------------------------
                         required time                        505.308    
                         arrival time                         -13.123    
  -------------------------------------------------------------------
                         slack                                492.186    

Slack (MET) :             492.192ns  (required time - arrival time)
  Source:                 _0691_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0911_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 1.486ns (19.151%)  route 6.274ns (80.849%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 505.009 - 500.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.717     5.310    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y83          FDRE                                         r  _0691_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  _0691_/Q
                         net (fo=116, routed)         3.639     9.405    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[30]
    SLICE_X12Y86         LUT5 (Prop_lut5_I3_O)        0.124     9.529 r  _0340_/O
                         net (fo=6, routed)           1.193    10.722    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q6_load[23]
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.846 f  _0508_/O
                         net (fo=2, routed)           0.626    11.473    _0017_[0]
    SLICE_X8Y83          LUT4 (Prop_lut4_I0_O)        0.124    11.597 r  _0529_/O
                         net (fo=1, routed)           0.000    11.597    _0020_
    SLICE_X8Y83          MUXF7 (Prop_muxf7_I0_O)      0.241    11.838 r  _0530_/O
                         net (fo=1, routed)           0.000    11.838    _0018_
    SLICE_X8Y83          MUXF8 (Prop_muxf8_I0_O)      0.098    11.936 r  _0533_/O
                         net (fo=1, routed)           0.814    12.750    _0195_[1]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.319    13.069 r  _0527_/O
                         net (fo=1, routed)           0.000    13.069    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_fu_154_p2[29]
    SLICE_X7Y83          FDRE                                         r  _0911_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.596   505.009    u_fxp_sqrt_top.ap_clk
    SLICE_X7Y83          FDRE                                         r  _0911_/C
                         clock pessimism              0.259   505.268    
                         clock uncertainty           -0.035   505.232    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.029   505.261    _0911_
  -------------------------------------------------------------------
                         required time                        505.261    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                492.192    

Slack (MET) :             492.228ns  (required time - arrival time)
  Source:                 _0691_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0912_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.486ns (19.118%)  route 6.287ns (80.882%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 505.010 - 500.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.717     5.310    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y83          FDRE                                         r  _0691_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  _0691_/Q
                         net (fo=116, routed)         3.636     9.402    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[30]
    SLICE_X12Y86         LUT5 (Prop_lut5_I3_O)        0.124     9.526 r  _0341_/O
                         net (fo=6, routed)           0.894    10.421    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q6_load[24]
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.545 f  _0512_/O
                         net (fo=2, routed)           0.837    11.382    _0022_[0]
    SLICE_X9Y84          LUT4 (Prop_lut4_I0_O)        0.124    11.506 r  _0539_/O
                         net (fo=1, routed)           0.000    11.506    _0025_
    SLICE_X9Y84          MUXF7 (Prop_muxf7_I0_O)      0.238    11.744 r  _0540_/O
                         net (fo=1, routed)           0.000    11.744    _0023_
    SLICE_X9Y84          MUXF8 (Prop_muxf8_I0_O)      0.104    11.848 r  _0543_/O
                         net (fo=1, routed)           0.919    12.767    _0192_[1]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.316    13.083 r  _0537_/O
                         net (fo=1, routed)           0.000    13.083    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_fu_154_p2[30]
    SLICE_X6Y84          FDRE                                         r  _0912_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.597   505.010    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y84          FDRE                                         r  _0912_/C
                         clock pessimism              0.259   505.269    
                         clock uncertainty           -0.035   505.233    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.077   505.310    _0912_
  -------------------------------------------------------------------
                         required time                        505.310    
                         arrival time                         -13.083    
  -------------------------------------------------------------------
                         slack                                492.228    

Slack (MET) :             492.282ns  (required time - arrival time)
  Source:                 _0691_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0905_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 0.952ns (12.340%)  route 6.763ns (87.660%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 505.006 - 500.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.717     5.310    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y83          FDRE                                         r  _0691_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  _0691_/Q
                         net (fo=116, routed)         3.259     9.025    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[30]
    SLICE_X12Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.149 r  _0337_/O
                         net (fo=6, routed)           1.436    10.585    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q6_load[20]
    SLICE_X11Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.709 f  _0494_/O
                         net (fo=2, routed)           1.011    11.720    _0015_[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I0_O)        0.124    11.844 r  _0493_/O
                         net (fo=1, routed)           1.057    12.900    _0207_[1]
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.124    13.024 r  _0492_/O
                         net (fo=1, routed)           0.000    13.024    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_fu_154_p2[23]
    SLICE_X6Y81          FDRE                                         r  _0905_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.593   505.006    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y81          FDRE                                         r  _0905_/C
                         clock pessimism              0.259   505.265    
                         clock uncertainty           -0.035   505.229    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)        0.077   505.306    _0905_
  -------------------------------------------------------------------
                         required time                        505.306    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                492.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 _1012_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0796_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.628%)  route 0.097ns (34.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.599     1.508    u_fxp_sqrt_top.ap_clk
    SLICE_X5Y85          FDRE                                         r  _1012_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  _1012_/Q
                         net (fo=1, routed)           0.097     1.747    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[27]
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.045     1.792 r  _1100_/O
                         net (fo=1, routed)           0.000     1.792    _0125_
    SLICE_X6Y84          FDRE                                         r  _0796_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.868     2.023    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y84          FDRE                                         r  _0796_/C
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121     1.643    _0796_
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 _0836_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0807_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.563     1.472    u_fxp_sqrt_top.ap_clk
    SLICE_X11Y76         FDRE                                         r  _0836_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  _0836_/Q
                         net (fo=3, routed)           0.098     1.712    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[8]
    SLICE_X10Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.757 r  _0326_/O
                         net (fo=6, routed)           0.000     1.757    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q6_load[9]
    SLICE_X10Y76         FDRE                                         r  _0807_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.831     1.986    u_fxp_sqrt_top.ap_clk
    SLICE_X10Y76         FDRE                                         r  _0807_/C
                         clock pessimism             -0.500     1.485    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.120     1.605    _0807_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 _0850_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0821_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.571     1.480    u_fxp_sqrt_top.ap_clk
    SLICE_X13Y86         FDRE                                         r  _0850_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  _0850_/Q
                         net (fo=3, routed)           0.098     1.720    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[22]
    SLICE_X12Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.765 r  _0340_/O
                         net (fo=6, routed)           0.000     1.765    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q6_load[23]
    SLICE_X12Y86         FDRE                                         r  _0821_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.841     1.996    u_fxp_sqrt_top.ap_clk
    SLICE_X12Y86         FDRE                                         r  _0821_/C
                         clock pessimism             -0.502     1.493    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.120     1.613    _0821_
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 _0994_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0778_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.595     1.504    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y79          FDRE                                         r  _0994_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  _0994_/Q
                         net (fo=1, routed)           0.120     1.766    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[9]
    SLICE_X4Y79          LUT5 (Prop_lut5_I3_O)        0.045     1.811 r  _1103_/O
                         net (fo=1, routed)           0.000     1.811    _0140_
    SLICE_X4Y79          FDRE                                         r  _0778_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.863     2.018    u_fxp_sqrt_top.ap_clk
    SLICE_X4Y79          FDRE                                         r  _0778_/C
                         clock pessimism             -0.479     1.538    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.092     1.630    _0778_
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 _0864_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0808_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.750%)  route 0.154ns (45.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.566     1.475    u_fxp_sqrt_top.ap_clk
    SLICE_X9Y79          FDRE                                         r  _0864_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  _0864_/Q
                         net (fo=3, routed)           0.154     1.770    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[9]
    SLICE_X10Y79         LUT5 (Prop_lut5_I1_O)        0.045     1.815 r  _0327_/O
                         net (fo=6, routed)           0.000     1.815    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q6_load[10]
    SLICE_X10Y79         FDRE                                         r  _0808_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.835     1.990    u_fxp_sqrt_top.ap_clk
    SLICE_X10Y79         FDRE                                         r  _0808_/C
                         clock pessimism             -0.479     1.510    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.120     1.630    _0808_
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 _1011_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0795_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.050%)  route 0.134ns (41.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.599     1.508    u_fxp_sqrt_top.ap_clk
    SLICE_X5Y85          FDRE                                         r  _1011_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  _1011_/Q
                         net (fo=1, routed)           0.134     1.784    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[26]
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.045     1.829 r  _1098_/O
                         net (fo=1, routed)           0.000     1.829    _0123_
    SLICE_X6Y84          FDRE                                         r  _0795_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.868     2.023    u_fxp_sqrt_top.ap_clk
    SLICE_X6Y84          FDRE                                         r  _0795_/C
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121     1.643    _0795_
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 _0813_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0843_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.569     1.478    u_fxp_sqrt_top.ap_clk
    SLICE_X10Y82         FDRE                                         r  _0813_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _0813_/Q
                         net (fo=1, routed)           0.082     1.725    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[15]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.045     1.770 r  _0332_/O
                         net (fo=6, routed)           0.000     1.770    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q6_load[15]
    SLICE_X11Y82         FDRE                                         r  _0843_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.838     1.993    u_fxp_sqrt_top.ap_clk
    SLICE_X11Y82         FDRE                                         r  _0843_/C
                         clock pessimism             -0.501     1.491    
    SLICE_X11Y82         FDRE (Hold_fdre_C_D)         0.091     1.582    _0843_
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 _1004_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0788_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.600     1.509    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y85          FDRE                                         r  _1004_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  _1004_/Q
                         net (fo=1, routed)           0.108     1.759    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[19]
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.804 r  _1102_/O
                         net (fo=1, routed)           0.000     1.804    _0135_
    SLICE_X3Y86          FDRE                                         r  _0788_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.872     2.027    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y86          FDRE                                         r  _0788_/C
                         clock pessimism             -0.502     1.524    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.092     1.616    _0788_
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 _0867_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0811_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.567     1.476    u_fxp_sqrt_top.ap_clk
    SLICE_X11Y80         FDRE                                         r  _0867_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  _0867_/Q
                         net (fo=3, routed)           0.151     1.769    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[12]
    SLICE_X10Y80         LUT5 (Prop_lut5_I1_O)        0.045     1.814 r  _0330_/O
                         net (fo=6, routed)           0.000     1.814    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q6_load[13]
    SLICE_X10Y80         FDRE                                         r  _0811_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.836     1.991    u_fxp_sqrt_top.ap_clk
    SLICE_X10Y80         FDRE                                         r  _0811_/C
                         clock pessimism             -0.501     1.489    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.120     1.609    _0811_
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 _0998_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0782_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.536%)  route 0.126ns (40.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.597     1.506    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y81          FDRE                                         r  _0998_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  _0998_/Q
                         net (fo=1, routed)           0.126     1.774    u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[13]
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.045     1.819 r  _1089_/O
                         net (fo=1, routed)           0.000     1.819    _0114_
    SLICE_X1Y80          FDRE                                         r  _0782_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.867     2.022    u_fxp_sqrt_top.ap_clk
    SLICE_X1Y80          FDRE                                         r  _0782_/C
                         clock pessimism             -0.502     1.519    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092     1.611    _0782_
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _0682_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y77     _0685_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y77     _0686_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y77     _0687_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y77     _0688_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y83     _0689_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y83     _0690_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y83     _0691_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y75     _0772_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y76     _0773_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y77     _0685_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y77     _0685_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y77     _0686_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y77     _0686_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y77     _0687_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y77     _0687_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y77     _0688_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y77     _0688_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y83     _0689_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y83     _0689_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     _0685_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     _0685_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     _0686_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     _0686_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     _0687_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     _0687_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     _0688_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     _0688_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     _0689_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     _0689_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      497.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.884ns  (required time - arrival time)
  Source:                 _0770_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0704_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.580ns (28.488%)  route 1.456ns (71.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 504.942 - 500.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.715     5.324    _0159_
    SLICE_X7Y82          FDRE                                         r  _0770_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  _0770_/Q
                         net (fo=2, routed)           1.456     7.235    vectOut[3][6]
    SLICE_X12Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  _0353_/O
                         net (fo=1, routed)           0.000     7.359    _0095_[4]
    SLICE_X12Y81         FDRE                                         r  _0704_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.514   504.942    _0159_
    SLICE_X12Y81         FDRE                                         r  _0704_/C
                         clock pessimism              0.259   505.202    
                         clock uncertainty           -0.035   505.166    
    SLICE_X12Y81         FDRE (Setup_fdre_C_D)        0.077   505.243    _0704_
  -------------------------------------------------------------------
                         required time                        505.243    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                497.884    

Slack (MET) :             498.164ns  (required time - arrival time)
  Source:                 _0708_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0700_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.580ns (31.988%)  route 1.233ns (68.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.632     5.241    _0159_
    SLICE_X13Y78         FDRE                                         r  _0708_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  _0708_/Q
                         net (fo=2, routed)           1.233     6.930    vectOut[0][0]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.054 r  _0349_/O
                         net (fo=1, routed)           0.000     7.054    _0095_[0]
    SLICE_X13Y82         FDRE                                         r  _0700_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.516   504.944    _0159_
    SLICE_X13Y82         FDRE                                         r  _0700_/C
                         clock pessimism              0.277   505.222    
                         clock uncertainty           -0.035   505.186    
    SLICE_X13Y82         FDRE (Setup_fdre_C_D)        0.031   505.217    _0700_
  -------------------------------------------------------------------
                         required time                        505.217    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                498.164    

Slack (MET) :             498.177ns  (required time - arrival time)
  Source:                 _0733_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0771_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.580ns (32.235%)  route 1.219ns (67.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 505.019 - 500.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.704     5.313    _0159_
    SLICE_X5Y75          FDRE                                         r  _0733_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.769 f  _0733_/Q
                         net (fo=2, routed)           1.219     6.988    ap_start
    SLICE_X7Y78          LUT5 (Prop_lut5_I3_O)        0.124     7.112 r  _1082_/O
                         net (fo=1, routed)           0.000     7.112    _0107_
    SLICE_X7Y78          FDRE                                         r  _0771_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.591   505.019    _0159_
    SLICE_X7Y78          FDRE                                         r  _0771_/C
                         clock pessimism              0.276   505.296    
                         clock uncertainty           -0.035   505.260    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)        0.029   505.289    _0771_
  -------------------------------------------------------------------
                         required time                        505.289    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                498.177    

Slack (MET) :             498.211ns  (required time - arrival time)
  Source:                 _0770_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0706_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.580ns (34.845%)  route 1.084ns (65.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.715     5.324    _0159_
    SLICE_X7Y82          FDRE                                         r  _0770_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  _0770_/Q
                         net (fo=2, routed)           1.084     6.864    vectOut[3][6]
    SLICE_X13Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  _0355_/O
                         net (fo=1, routed)           0.000     6.988    _0095_[6]
    SLICE_X13Y82         FDRE                                         r  _0706_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.516   504.944    _0159_
    SLICE_X13Y82         FDRE                                         r  _0706_/C
                         clock pessimism              0.259   505.204    
                         clock uncertainty           -0.035   505.168    
    SLICE_X13Y82         FDRE (Setup_fdre_C_D)        0.031   505.199    _0706_
  -------------------------------------------------------------------
                         required time                        505.199    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                498.211    

Slack (MET) :             498.231ns  (required time - arrival time)
  Source:                 _0713_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0705_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.642ns (35.814%)  route 1.151ns (64.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 504.941 - 500.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.632     5.241    _0159_
    SLICE_X12Y78         FDRE                                         r  _0713_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  _0713_/Q
                         net (fo=2, routed)           1.151     6.909    vectOut[0][5]
    SLICE_X12Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.033 r  _0354_/O
                         net (fo=1, routed)           0.000     7.033    _0095_[5]
    SLICE_X12Y80         FDRE                                         r  _0705_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.513   504.941    _0159_
    SLICE_X12Y80         FDRE                                         r  _0705_/C
                         clock pessimism              0.277   505.219    
                         clock uncertainty           -0.035   505.183    
    SLICE_X12Y80         FDRE (Setup_fdre_C_D)        0.081   505.264    _0705_
  -------------------------------------------------------------------
                         required time                        505.264    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                498.231    

Slack (MET) :             498.302ns  (required time - arrival time)
  Source:                 _0767_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0701_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.580ns (33.882%)  route 1.132ns (66.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 504.941 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.638     5.247    _0159_
    SLICE_X13Y83         FDRE                                         r  _0767_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  _0767_/Q
                         net (fo=2, routed)           1.132     6.834    vectOut[3][1]
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.958 r  _0350_/O
                         net (fo=1, routed)           0.000     6.958    _0095_[1]
    SLICE_X12Y80         FDRE                                         r  _0701_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.513   504.941    _0159_
    SLICE_X12Y80         FDRE                                         r  _0701_/C
                         clock pessimism              0.277   505.219    
                         clock uncertainty           -0.035   505.183    
    SLICE_X12Y80         FDRE (Setup_fdre_C_D)        0.077   505.260    _0701_
  -------------------------------------------------------------------
                         required time                        505.260    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                498.302    

Slack (MET) :             498.424ns  (required time - arrival time)
  Source:                 _0719_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0703_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.580ns (37.530%)  route 0.965ns (62.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 504.941 - 500.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.634     5.243    _0159_
    SLICE_X13Y80         FDRE                                         r  _0719_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  _0719_/Q
                         net (fo=2, routed)           0.965     6.664    vectOut[1][3]
    SLICE_X15Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.788 r  _0352_/O
                         net (fo=1, routed)           0.000     6.788    _0095_[3]
    SLICE_X15Y80         FDRE                                         r  _0703_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.513   504.941    _0159_
    SLICE_X15Y80         FDRE                                         r  _0703_/C
                         clock pessimism              0.277   505.219    
                         clock uncertainty           -0.035   505.183    
    SLICE_X15Y80         FDRE (Setup_fdre_C_D)        0.029   505.212    _0703_
  -------------------------------------------------------------------
                         required time                        505.212    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                498.424    

Slack (MET) :             498.433ns  (required time - arrival time)
  Source:                 _0710_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0702_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.580ns (37.653%)  route 0.960ns (62.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.633     5.242    _0159_
    SLICE_X13Y79         FDRE                                         r  _0710_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  _0710_/Q
                         net (fo=2, routed)           0.960     6.658    vectOut[0][2]
    SLICE_X13Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.782 r  _0351_/O
                         net (fo=1, routed)           0.000     6.782    _0095_[2]
    SLICE_X13Y82         FDRE                                         r  _0702_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.516   504.944    _0159_
    SLICE_X13Y82         FDRE                                         r  _0702_/C
                         clock pessimism              0.277   505.222    
                         clock uncertainty           -0.035   505.186    
    SLICE_X13Y82         FDRE (Setup_fdre_C_D)        0.029   505.215    _0702_
  -------------------------------------------------------------------
                         required time                        505.215    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                498.433    

Slack (MET) :             498.517ns  (required time - arrival time)
  Source:                 _0762_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0746_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.518ns (39.357%)  route 0.798ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 505.027 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.720     5.329    _0159_
    SLICE_X2Y85          FDRE                                         r  _0762_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  _0762_/Q
                         net (fo=1, routed)           0.798     6.645    stimIn[2][4]
    SLICE_X3Y84          FDRE                                         r  _0746_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.599   505.027    _0159_
    SLICE_X3Y84          FDRE                                         r  _0746_/C
                         clock pessimism              0.275   505.303    
                         clock uncertainty           -0.035   505.267    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)       -0.105   505.162    _0746_
  -------------------------------------------------------------------
                         required time                        505.162    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                498.517    

Slack (MET) :             498.520ns  (required time - arrival time)
  Source:                 _0765_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0749_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.518ns (39.416%)  route 0.796ns (60.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 505.027 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.720     5.329    _0159_
    SLICE_X2Y85          FDRE                                         r  _0765_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  _0765_/Q
                         net (fo=1, routed)           0.796     6.643    stimIn[2][7]
    SLICE_X3Y84          FDRE                                         r  _0749_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.599   505.027    _0159_
    SLICE_X3Y84          FDRE                                         r  _0749_/C
                         clock pessimism              0.275   505.303    
                         clock uncertainty           -0.035   505.267    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)       -0.105   505.162    _0749_
  -------------------------------------------------------------------
                         required time                        505.162    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                498.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 _0720_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0704_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.568     1.493    _0159_
    SLICE_X13Y81         FDRE                                         r  _0720_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  _0720_/Q
                         net (fo=2, routed)           0.098     1.732    vectOut[1][4]
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.777 r  _0353_/O
                         net (fo=1, routed)           0.000     1.777    _0095_[4]
    SLICE_X12Y81         FDRE                                         r  _0704_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.837     2.008    _0159_
    SLICE_X12Y81         FDRE                                         r  _0704_/C
                         clock pessimism             -0.502     1.506    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.120     1.626    _0704_
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 _0721_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0705_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.567     1.492    _0159_
    SLICE_X13Y80         FDRE                                         r  _0721_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  _0721_/Q
                         net (fo=2, routed)           0.102     1.735    vectOut[1][5]
    SLICE_X12Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  _0354_/O
                         net (fo=1, routed)           0.000     1.780    _0095_[5]
    SLICE_X12Y80         FDRE                                         r  _0705_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.836     2.007    _0159_
    SLICE_X12Y80         FDRE                                         r  _0705_/C
                         clock pessimism             -0.502     1.505    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.121     1.626    _0705_
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 _0917_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0736_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.590     1.515    _0159_
    SLICE_X5Y74          FDRE                                         r  _0917_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  _0917_/Q
                         net (fo=1, routed)           0.110     1.766    stimIn[1][2]
    SLICE_X5Y73          FDRE                                         r  _0736_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.859     2.030    _0159_
    SLICE_X5Y73          FDRE                                         r  _0736_/C
                         clock pessimism             -0.501     1.529    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.070     1.599    _0736_
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 _0697_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0755_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.599     1.524    _0159_
    SLICE_X4Y84          FDRE                                         r  _0697_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _0697_/Q
                         net (fo=1, routed)           0.115     1.780    stimIn[3][5]
    SLICE_X4Y85          FDRE                                         r  _0755_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.869     2.040    _0159_
    SLICE_X4Y85          FDRE                                         r  _0755_/C
                         clock pessimism             -0.501     1.539    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070     1.609    _0755_
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 _0698_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0756_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.599     1.524    _0159_
    SLICE_X4Y84          FDRE                                         r  _0698_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _0698_/Q
                         net (fo=1, routed)           0.118     1.783    stimIn[3][6]
    SLICE_X4Y85          FDRE                                         r  _0756_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.869     2.040    _0159_
    SLICE_X4Y85          FDRE                                         r  _0756_/C
                         clock pessimism             -0.501     1.539    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.072     1.611    _0756_
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 _0696_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0754_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.599     1.524    _0159_
    SLICE_X4Y84          FDRE                                         r  _0696_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _0696_/Q
                         net (fo=1, routed)           0.114     1.779    stimIn[3][4]
    SLICE_X4Y85          FDRE                                         r  _0754_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.869     2.040    _0159_
    SLICE_X4Y85          FDRE                                         r  _0754_/C
                         clock pessimism             -0.501     1.539    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.066     1.605    _0754_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _0920_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0739_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.596     1.521    _0159_
    SLICE_X2Y80          FDRE                                         r  _0920_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  _0920_/Q
                         net (fo=1, routed)           0.082     1.767    stimIn[1][5]
    SLICE_X3Y80          FDRE                                         r  _0739_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.867     2.038    _0159_
    SLICE_X3Y80          FDRE                                         r  _0739_/C
                         clock pessimism             -0.504     1.534    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.057     1.591    _0739_
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 _0725_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0701_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.567     1.492    _0159_
    SLICE_X13Y80         FDRE                                         r  _0725_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  _0725_/Q
                         net (fo=2, routed)           0.151     1.784    vectOut[2][1]
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.829 r  _0350_/O
                         net (fo=1, routed)           0.000     1.829    _0095_[1]
    SLICE_X12Y80         FDRE                                         r  _0701_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.836     2.007    _0159_
    SLICE_X12Y80         FDRE                                         r  _0701_/C
                         clock pessimism             -0.502     1.505    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.120     1.625    _0701_
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 _0731_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0707_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.369%)  route 0.163ns (46.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.570     1.495    _0159_
    SLICE_X13Y83         FDRE                                         r  _0731_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _0731_/Q
                         net (fo=2, routed)           0.163     1.799    vectOut[2][7]
    SLICE_X12Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.844 r  _0356_/O
                         net (fo=1, routed)           0.000     1.844    _0095_[7]
    SLICE_X12Y81         FDRE                                         r  _0707_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.837     2.008    _0159_
    SLICE_X12Y81         FDRE                                         r  _0707_/C
                         clock pessimism             -0.501     1.507    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.121     1.628    _0707_
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 _0766_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0700_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.536%)  route 0.137ns (42.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.570     1.495    _0159_
    SLICE_X15Y83         FDRE                                         r  _0766_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _0766_/Q
                         net (fo=2, routed)           0.137     1.773    vectOut[3][0]
    SLICE_X13Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  _0349_/O
                         net (fo=1, routed)           0.000     1.818    _0095_[0]
    SLICE_X13Y82         FDRE                                         r  _0700_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.838     2.009    _0159_
    SLICE_X13Y82         FDRE                                         r  _0700_/C
                         clock pessimism             -0.501     1.508    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.092     1.600    _0700_
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _0681_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y75     _0683_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y75     _0684_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y82     _0692_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y84     _0693_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y84     _0694_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y84     _0695_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y84     _0696_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y84     _0697_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y84     _0698_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y75     _0683_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y75     _0683_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y75     _0684_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y75     _0684_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y82     _0692_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y82     _0692_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y84     _0693_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y84     _0693_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y84     _0694_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y84     _0694_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     _0683_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     _0683_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     _0684_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     _0684_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     _0692_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     _0692_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     _0693_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     _0693_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     _0694_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     _0694_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      495.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.569ns  (required time - arrival time)
  Source:                 _0733_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1013_/CE
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.704ns (17.969%)  route 3.214ns (82.031%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 505.004 - 500.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.704     5.313    _0159_
    SLICE_X5Y75          FDRE                                         r  _0733_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _0733_/Q
                         net (fo=2, routed)           1.166     6.934    ap_start
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.058 r  _0225_/O
                         net (fo=4, routed)           1.409     8.467    _0154_[1]
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  _0226_/O
                         net (fo=1, routed)           0.639     9.230    _0050_
    SLICE_X2Y77          FDRE                                         r  _1013_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.591   505.004    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y77          FDRE                                         r  _1013_/C
                         clock pessimism              0.000   505.004    
                         clock uncertainty           -0.035   504.968    
    SLICE_X2Y77          FDRE (Setup_fdre_C_CE)      -0.169   504.799    _1013_
  -------------------------------------------------------------------
                         required time                        504.799    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                495.569    

Slack (MET) :             495.977ns  (required time - arrival time)
  Source:                 _0732_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1042_/S
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.608ns (19.970%)  route 2.437ns (80.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.704     5.313    _0159_
    SLICE_X5Y75          FDRE                                         r  _0732_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _0732_/Q
                         net (fo=8, routed)           1.754     7.523    ap_rst
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.152     7.675 r  _0227_/O
                         net (fo=1, routed)           0.682     8.357    _0052_
    SLICE_X1Y75          FDSE                                         r  _1042_/S
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.588   505.001    u_fxp_sqrt_top.ap_clk
    SLICE_X1Y75          FDSE                                         r  _1042_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.965    
    SLICE_X1Y75          FDSE (Setup_fdse_C_S)       -0.631   504.334    _1042_
  -------------------------------------------------------------------
                         required time                        504.334    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                495.977    

Slack (MET) :             496.143ns  (required time - arrival time)
  Source:                 _0733_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0913_/D
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.704ns (19.880%)  route 2.837ns (80.120%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 505.003 - 500.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.704     5.313    _0159_
    SLICE_X5Y75          FDRE                                         r  _0733_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.769 f  _0733_/Q
                         net (fo=2, routed)           1.166     6.934    ap_start
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.058 f  _0225_/O
                         net (fo=4, routed)           1.671     8.730    _0154_[1]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.124     8.854 r  _0346_/O
                         net (fo=1, routed)           0.000     8.854    u_fxp_sqrt_top.ap_NS_fsm[0]
    SLICE_X3Y76          FDSE                                         r  _0913_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.590   505.003    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y76          FDSE                                         r  _0913_/C
                         clock pessimism              0.000   505.003    
                         clock uncertainty           -0.035   504.967    
    SLICE_X3Y76          FDSE (Setup_fdse_C_D)        0.029   504.996    _0913_
  -------------------------------------------------------------------
                         required time                        504.996    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                496.143    

Slack (MET) :             496.190ns  (required time - arrival time)
  Source:                 _0732_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0797_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.580ns (19.732%)  route 2.359ns (80.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.704     5.313    _0159_
    SLICE_X5Y75          FDRE                                         r  _0732_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _0732_/Q
                         net (fo=8, routed)           1.147     6.915    ap_rst
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.039 r  _0223_/O
                         net (fo=1, routed)           1.213     8.252    _0053_
    SLICE_X2Y75          FDRE                                         r  _0797_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.588   505.001    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y75          FDRE                                         r  _0797_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.965    
    SLICE_X2Y75          FDRE (Setup_fdre_C_R)       -0.524   504.441    _0797_
  -------------------------------------------------------------------
                         required time                        504.441    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                496.190    

Slack (MET) :             496.306ns  (required time - arrival time)
  Source:                 _0733_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1013_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.580ns (17.617%)  route 2.712ns (82.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 505.004 - 500.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.704     5.313    _0159_
    SLICE_X5Y75          FDRE                                         r  _0733_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _0733_/Q
                         net (fo=2, routed)           1.166     6.934    ap_start
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.058 r  _0225_/O
                         net (fo=4, routed)           1.546     8.605    _0154_[1]
    SLICE_X2Y77          FDRE                                         r  _1013_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.591   505.004    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y77          FDRE                                         r  _1013_/C
                         clock pessimism              0.000   505.004    
                         clock uncertainty           -0.035   504.968    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)       -0.058   504.910    _1013_
  -------------------------------------------------------------------
                         required time                        504.910    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                496.306    

Slack (MET) :             496.661ns  (required time - arrival time)
  Source:                 _0733_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0914_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.704ns (23.307%)  route 2.317ns (76.693%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.704     5.313    _0159_
    SLICE_X5Y75          FDRE                                         r  _0733_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _0733_/Q
                         net (fo=2, routed)           1.166     6.934    ap_start
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.058 r  _0225_/O
                         net (fo=4, routed)           1.151     8.209    _0154_[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  _0347_/O
                         net (fo=1, routed)           0.000     8.333    u_fxp_sqrt_top.ap_NS_fsm[1]
    SLICE_X3Y75          FDRE                                         r  _0914_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.588   505.001    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y75          FDRE                                         r  _0914_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.965    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)        0.029   504.994    _0914_
  -------------------------------------------------------------------
                         required time                        504.994    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                496.661    

Slack (MET) :             496.755ns  (required time - arrival time)
  Source:                 _0732_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1073_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.604ns (26.671%)  route 1.661ns (73.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.704     5.313    _0159_
    SLICE_X5Y75          FDRE                                         r  _0732_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _0732_/Q
                         net (fo=8, routed)           1.147     6.915    ap_rst
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.148     7.063 r  _0230_/O
                         net (fo=1, routed)           0.514     7.577    _0054_
    SLICE_X3Y74          FDRE                                         r  _1073_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.588   505.001    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y74          FDRE                                         r  _1073_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.965    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.633   504.332    _1073_
  -------------------------------------------------------------------
                         required time                        504.332    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                496.755    

Slack (MET) :             496.952ns  (required time - arrival time)
  Source:                 _0732_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1013_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.456ns (20.914%)  route 1.724ns (79.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 505.004 - 500.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.704     5.313    _0159_
    SLICE_X5Y75          FDRE                                         r  _0732_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _0732_/Q
                         net (fo=8, routed)           1.724     7.493    ap_rst
    SLICE_X2Y77          FDRE                                         r  _1013_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.591   505.004    u_fxp_sqrt_top.ap_clk
    SLICE_X2Y77          FDRE                                         r  _1013_/C
                         clock pessimism              0.000   505.004    
                         clock uncertainty           -0.035   504.968    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524   504.444    _1013_
  -------------------------------------------------------------------
                         required time                        504.444    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                496.952    

Slack (MET) :             497.150ns  (required time - arrival time)
  Source:                 _0732_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0957_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.456ns (21.970%)  route 1.620ns (78.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 505.003 - 500.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.704     5.313    _0159_
    SLICE_X5Y75          FDRE                                         r  _0732_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _0732_/Q
                         net (fo=8, routed)           1.620     7.388    ap_rst
    SLICE_X1Y76          FDRE                                         r  _0957_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.590   505.003    u_fxp_sqrt_top.ap_clk
    SLICE_X1Y76          FDRE                                         r  _0957_/C
                         clock pessimism              0.000   505.003    
                         clock uncertainty           -0.035   504.967    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.429   504.538    _0957_
  -------------------------------------------------------------------
                         required time                        504.538    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                497.150    

Slack (MET) :             497.184ns  (required time - arrival time)
  Source:                 _0732_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0913_/S
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.456ns (22.332%)  route 1.586ns (77.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 505.003 - 500.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.704     5.313    _0159_
    SLICE_X5Y75          FDRE                                         r  _0732_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _0732_/Q
                         net (fo=8, routed)           1.586     7.354    ap_rst
    SLICE_X3Y76          FDSE                                         r  _0913_/S
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1156_/O
                         net (fo=1, routed)           1.920   503.321    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _0682_/O
                         net (fo=302, routed)         1.590   505.003    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y76          FDSE                                         r  _0913_/C
                         clock pessimism              0.000   505.003    
                         clock uncertainty           -0.035   504.967    
    SLICE_X3Y76          FDSE (Setup_fdse_C_S)       -0.429   504.538    _0913_
  -------------------------------------------------------------------
                         required time                        504.538    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                497.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 _0747_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1002_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.546%)  route 0.619ns (81.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.599     1.524    _0159_
    SLICE_X5Y86          FDRE                                         r  _0747_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _0747_/Q
                         net (fo=1, routed)           0.619     2.284    in_val[13]
    SLICE_X3Y81          FDRE                                         r  _1002_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.868     2.023    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y81          FDRE                                         r  _1002_/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.055     2.113    _1002_
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 _0742_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0997_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.946%)  route 0.619ns (79.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.599     1.524    _0159_
    SLICE_X6Y86          FDRE                                         r  _0742_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _0742_/Q
                         net (fo=1, routed)           0.619     2.307    in_val[8]
    SLICE_X1Y83          FDRE                                         r  _0997_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.870     2.025    u_fxp_sqrt_top.ap_clk
    SLICE_X1Y83          FDRE                                         r  _0997_/C
                         clock pessimism              0.000     2.025    
                         clock uncertainty            0.035     2.060    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.070     2.130    _0997_
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 _0755_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1010_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.006%)  route 0.642ns (81.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.599     1.524    _0159_
    SLICE_X4Y85          FDRE                                         r  _0755_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _0755_/Q
                         net (fo=1, routed)           0.642     2.307    in_val[21]
    SLICE_X1Y83          FDRE                                         r  _1010_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.870     2.025    u_fxp_sqrt_top.ap_clk
    SLICE_X1Y83          FDRE                                         r  _1010_/C
                         clock pessimism              0.000     2.025    
                         clock uncertainty            0.035     2.060    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.070     2.130    _1010_
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 _0750_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1005_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.868%)  route 0.648ns (82.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.598     1.523    _0159_
    SLICE_X3Y82          FDRE                                         r  _0750_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _0750_/Q
                         net (fo=1, routed)           0.648     2.312    in_val[16]
    SLICE_X3Y85          FDRE                                         r  _1005_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.872     2.027    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y85          FDRE                                         r  _1005_/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.062    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.070     2.132    _1005_
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 _0740_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0995_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.814%)  route 0.651ns (82.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.590     1.515    _0159_
    SLICE_X5Y75          FDRE                                         r  _0740_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  _0740_/Q
                         net (fo=1, routed)           0.651     2.307    in_val[6]
    SLICE_X5Y78          FDRE                                         r  _0995_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.862     2.017    u_fxp_sqrt_top.ap_clk
    SLICE_X5Y78          FDRE                                         r  _0995_/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.066     2.118    _0995_
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 _0756_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1011_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.680%)  route 0.656ns (82.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.599     1.524    _0159_
    SLICE_X4Y85          FDRE                                         r  _0756_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _0756_/Q
                         net (fo=1, routed)           0.656     2.322    in_val[22]
    SLICE_X5Y85          FDRE                                         r  _1011_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.869     2.024    u_fxp_sqrt_top.ap_clk
    SLICE_X5Y85          FDRE                                         r  _1011_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.070     2.129    _1011_
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 _0744_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0999_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.013%)  route 0.642ns (81.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.598     1.523    _0159_
    SLICE_X3Y82          FDRE                                         r  _0744_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _0744_/Q
                         net (fo=1, routed)           0.642     2.306    in_val[10]
    SLICE_X3Y81          FDRE                                         r  _0999_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.868     2.023    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y81          FDRE                                         r  _0999_/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.055     2.113    _0999_
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 _0743_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0998_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.794%)  route 0.651ns (82.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.598     1.523    _0159_
    SLICE_X3Y82          FDRE                                         r  _0743_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _0743_/Q
                         net (fo=1, routed)           0.651     2.315    in_val[9]
    SLICE_X3Y81          FDRE                                         r  _0998_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.868     2.023    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y81          FDRE                                         r  _0998_/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.061     2.119    _0998_
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 _0751_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1006_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.505%)  route 0.664ns (82.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.600     1.525    _0159_
    SLICE_X3Y84          FDRE                                         r  _0751_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  _0751_/Q
                         net (fo=1, routed)           0.664     2.331    in_val[17]
    SLICE_X3Y85          FDRE                                         r  _1006_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.872     2.027    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y85          FDRE                                         r  _1006_/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.062    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.072     2.134    _1006_
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 _0746_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1001_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.080%)  route 0.639ns (81.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.600     1.525    _0159_
    SLICE_X3Y84          FDRE                                         r  _0746_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  _0746_/Q
                         net (fo=1, routed)           0.639     2.305    in_val[12]
    SLICE_X3Y85          FDRE                                         r  _1001_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1156_/O
                         net (fo=1, routed)           0.699     1.126    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _0682_/O
                         net (fo=302, routed)         0.872     2.027    u_fxp_sqrt_top.ap_clk
    SLICE_X3Y85          FDRE                                         r  _1001_/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.062    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.046     2.108    _1001_
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      493.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             493.500ns  (required time - arrival time)
  Source:                 _0963_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0708_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 1.697ns (27.684%)  route 4.433ns (72.316%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 504.940 - 500.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.711     5.304    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y78          FDRE                                         r  _0963_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _0963_/Q
                         net (fo=1, routed)           1.298     7.058    u_fxp_sqrt_top.s_5_loc_fu_48[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.182 f  _0357_/O
                         net (fo=2, routed)           0.656     7.837    _0153_[1]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.961 r  _0658_/O
                         net (fo=1, routed)           0.519     8.481    _0150_[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.988 r  _1135_/CO[3]
                         net (fo=1, routed)           0.000     8.988    _0149_[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.145 r  _1136_/CO[1]
                         net (fo=28, routed)          1.960    11.105    _0149_[5]
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.329    11.434 r  _1125_/O
                         net (fo=1, routed)           0.000    11.434    _0134_
    SLICE_X13Y78         FDRE                                         r  _0708_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.512   504.940    _0159_
    SLICE_X13Y78         FDRE                                         r  _0708_/C
                         clock pessimism              0.000   504.940    
                         clock uncertainty           -0.035   504.905    
    SLICE_X13Y78         FDRE (Setup_fdre_C_D)        0.029   504.934    _0708_
  -------------------------------------------------------------------
                         required time                        504.934    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                493.500    

Slack (MET) :             493.500ns  (required time - arrival time)
  Source:                 _0963_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0714_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.697ns (27.675%)  route 4.435ns (72.325%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 504.940 - 500.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.711     5.304    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y78          FDRE                                         r  _0963_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _0963_/Q
                         net (fo=1, routed)           1.298     7.058    u_fxp_sqrt_top.s_5_loc_fu_48[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.182 f  _0357_/O
                         net (fo=2, routed)           0.656     7.837    _0153_[1]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.961 r  _0658_/O
                         net (fo=1, routed)           0.519     8.481    _0150_[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.988 r  _1135_/CO[3]
                         net (fo=1, routed)           0.000     8.988    _0149_[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.145 r  _1136_/CO[1]
                         net (fo=28, routed)          1.962    11.107    _0149_[5]
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.329    11.436 r  _1108_/O
                         net (fo=1, routed)           0.000    11.436    _0097_
    SLICE_X13Y78         FDRE                                         r  _0714_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.512   504.940    _0159_
    SLICE_X13Y78         FDRE                                         r  _0714_/C
                         clock pessimism              0.000   504.940    
                         clock uncertainty           -0.035   504.905    
    SLICE_X13Y78         FDRE (Setup_fdre_C_D)        0.031   504.936    _0714_
  -------------------------------------------------------------------
                         required time                        504.936    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                493.500    

Slack (MET) :             493.533ns  (required time - arrival time)
  Source:                 _0963_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0713_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 1.697ns (27.617%)  route 4.448ns (72.383%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 504.940 - 500.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.711     5.304    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y78          FDRE                                         r  _0963_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _0963_/Q
                         net (fo=1, routed)           1.298     7.058    u_fxp_sqrt_top.s_5_loc_fu_48[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.182 f  _0357_/O
                         net (fo=2, routed)           0.656     7.837    _0153_[1]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.961 r  _0658_/O
                         net (fo=1, routed)           0.519     8.481    _0150_[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.988 r  _1135_/CO[3]
                         net (fo=1, routed)           0.000     8.988    _0149_[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.145 r  _1136_/CO[1]
                         net (fo=28, routed)          1.975    11.120    _0149_[5]
    SLICE_X12Y78         LUT6 (Prop_lut6_I5_O)        0.329    11.449 r  _1123_/O
                         net (fo=1, routed)           0.000    11.449    _0131_
    SLICE_X12Y78         FDRE                                         r  _0713_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.512   504.940    _0159_
    SLICE_X12Y78         FDRE                                         r  _0713_/C
                         clock pessimism              0.000   504.940    
                         clock uncertainty           -0.035   504.905    
    SLICE_X12Y78         FDRE (Setup_fdre_C_D)        0.077   504.982    _0713_
  -------------------------------------------------------------------
                         required time                        504.982    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                493.533    

Slack (MET) :             493.557ns  (required time - arrival time)
  Source:                 _0963_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0712_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 1.697ns (27.707%)  route 4.428ns (72.293%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 504.940 - 500.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.711     5.304    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y78          FDRE                                         r  _0963_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _0963_/Q
                         net (fo=1, routed)           1.298     7.058    u_fxp_sqrt_top.s_5_loc_fu_48[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.182 f  _0357_/O
                         net (fo=2, routed)           0.656     7.837    _0153_[1]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.961 r  _0658_/O
                         net (fo=1, routed)           0.519     8.481    _0150_[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.988 r  _1135_/CO[3]
                         net (fo=1, routed)           0.000     8.988    _0149_[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.145 r  _1136_/CO[1]
                         net (fo=28, routed)          1.955    11.100    _0149_[5]
    SLICE_X12Y78         LUT6 (Prop_lut6_I5_O)        0.329    11.429 r  _1127_/O
                         net (fo=1, routed)           0.000    11.429    _0137_
    SLICE_X12Y78         FDRE                                         r  _0712_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.512   504.940    _0159_
    SLICE_X12Y78         FDRE                                         r  _0712_/C
                         clock pessimism              0.000   504.940    
                         clock uncertainty           -0.035   504.905    
    SLICE_X12Y78         FDRE (Setup_fdre_C_D)        0.081   504.986    _0712_
  -------------------------------------------------------------------
                         required time                        504.986    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                493.557    

Slack (MET) :             493.669ns  (required time - arrival time)
  Source:                 _0963_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0718_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 1.697ns (28.455%)  route 4.267ns (71.545%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 504.941 - 500.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.711     5.304    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y78          FDRE                                         r  _0963_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _0963_/Q
                         net (fo=1, routed)           1.298     7.058    u_fxp_sqrt_top.s_5_loc_fu_48[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.182 f  _0357_/O
                         net (fo=2, routed)           0.656     7.837    _0153_[1]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.961 r  _0658_/O
                         net (fo=1, routed)           0.519     8.481    _0150_[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.988 r  _1135_/CO[3]
                         net (fo=1, routed)           0.000     8.988    _0149_[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.145 r  _1136_/CO[1]
                         net (fo=28, routed)          1.794    10.939    _0149_[5]
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.329    11.268 r  _1110_/O
                         net (fo=1, routed)           0.000    11.268    _0099_
    SLICE_X13Y79         FDRE                                         r  _0718_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.513   504.941    _0159_
    SLICE_X13Y79         FDRE                                         r  _0718_/C
                         clock pessimism              0.000   504.941    
                         clock uncertainty           -0.035   504.906    
    SLICE_X13Y79         FDRE (Setup_fdre_C_D)        0.031   504.937    _0718_
  -------------------------------------------------------------------
                         required time                        504.937    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                493.669    

Slack (MET) :             493.670ns  (required time - arrival time)
  Source:                 _0963_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0717_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.697ns (28.464%)  route 4.265ns (71.536%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 504.941 - 500.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.711     5.304    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y78          FDRE                                         r  _0963_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _0963_/Q
                         net (fo=1, routed)           1.298     7.058    u_fxp_sqrt_top.s_5_loc_fu_48[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.182 f  _0357_/O
                         net (fo=2, routed)           0.656     7.837    _0153_[1]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.961 r  _0658_/O
                         net (fo=1, routed)           0.519     8.481    _0150_[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.988 r  _1135_/CO[3]
                         net (fo=1, routed)           0.000     8.988    _0149_[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.145 r  _1136_/CO[1]
                         net (fo=28, routed)          1.792    10.937    _0149_[5]
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.329    11.266 r  _1109_/O
                         net (fo=1, routed)           0.000    11.266    _0098_
    SLICE_X13Y79         FDRE                                         r  _0717_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.513   504.941    _0159_
    SLICE_X13Y79         FDRE                                         r  _0717_/C
                         clock pessimism              0.000   504.941    
                         clock uncertainty           -0.035   504.906    
    SLICE_X13Y79         FDRE (Setup_fdre_C_D)        0.029   504.935    _0717_
  -------------------------------------------------------------------
                         required time                        504.935    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                493.670    

Slack (MET) :             493.730ns  (required time - arrival time)
  Source:                 _0963_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0720_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 1.697ns (28.753%)  route 4.205ns (71.247%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 504.942 - 500.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.711     5.304    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y78          FDRE                                         r  _0963_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _0963_/Q
                         net (fo=1, routed)           1.298     7.058    u_fxp_sqrt_top.s_5_loc_fu_48[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.182 f  _0357_/O
                         net (fo=2, routed)           0.656     7.837    _0153_[1]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.961 r  _0658_/O
                         net (fo=1, routed)           0.519     8.481    _0150_[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.988 r  _1135_/CO[3]
                         net (fo=1, routed)           0.000     8.988    _0149_[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.145 r  _1136_/CO[1]
                         net (fo=28, routed)          1.732    10.877    _0149_[5]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.329    11.206 r  _1111_/O
                         net (fo=1, routed)           0.000    11.206    _0100_
    SLICE_X13Y81         FDRE                                         r  _0720_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.514   504.942    _0159_
    SLICE_X13Y81         FDRE                                         r  _0720_/C
                         clock pessimism              0.000   504.942    
                         clock uncertainty           -0.035   504.907    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)        0.029   504.936    _0720_
  -------------------------------------------------------------------
                         required time                        504.936    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                493.730    

Slack (MET) :             493.847ns  (required time - arrival time)
  Source:                 _0963_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0725_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 1.697ns (29.325%)  route 4.090ns (70.675%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 504.941 - 500.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.711     5.304    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y78          FDRE                                         r  _0963_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _0963_/Q
                         net (fo=1, routed)           1.298     7.058    u_fxp_sqrt_top.s_5_loc_fu_48[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.182 f  _0357_/O
                         net (fo=2, routed)           0.656     7.837    _0153_[1]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.961 r  _0658_/O
                         net (fo=1, routed)           0.519     8.481    _0150_[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.988 r  _1135_/CO[3]
                         net (fo=1, routed)           0.000     8.988    _0149_[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.145 r  _1136_/CO[1]
                         net (fo=28, routed)          1.617    10.762    _0149_[5]
    SLICE_X13Y80         LUT6 (Prop_lut6_I5_O)        0.329    11.091 r  _1114_/O
                         net (fo=1, routed)           0.000    11.091    _0103_
    SLICE_X13Y80         FDRE                                         r  _0725_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.513   504.941    _0159_
    SLICE_X13Y80         FDRE                                         r  _0725_/C
                         clock pessimism              0.000   504.941    
                         clock uncertainty           -0.035   504.906    
    SLICE_X13Y80         FDRE (Setup_fdre_C_D)        0.031   504.937    _0725_
  -------------------------------------------------------------------
                         required time                        504.937    
                         arrival time                         -11.091    
  -------------------------------------------------------------------
                         slack                                493.847    

Slack (MET) :             493.943ns  (required time - arrival time)
  Source:                 _0963_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0726_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 1.697ns (29.809%)  route 3.996ns (70.191%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.711     5.304    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y78          FDRE                                         r  _0963_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _0963_/Q
                         net (fo=1, routed)           1.298     7.058    u_fxp_sqrt_top.s_5_loc_fu_48[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.182 f  _0357_/O
                         net (fo=2, routed)           0.656     7.837    _0153_[1]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.961 r  _0658_/O
                         net (fo=1, routed)           0.519     8.481    _0150_[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.988 r  _1135_/CO[3]
                         net (fo=1, routed)           0.000     8.988    _0149_[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.145 r  _1136_/CO[1]
                         net (fo=28, routed)          1.523    10.668    _0149_[5]
    SLICE_X15Y82         LUT6 (Prop_lut6_I5_O)        0.329    10.997 r  _1128_/O
                         net (fo=1, routed)           0.000    10.997    _0138_
    SLICE_X15Y82         FDRE                                         r  _0726_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.516   504.944    _0159_
    SLICE_X15Y82         FDRE                                         r  _0726_/C
                         clock pessimism              0.000   504.944    
                         clock uncertainty           -0.035   504.909    
    SLICE_X15Y82         FDRE (Setup_fdre_C_D)        0.031   504.940    _0726_
  -------------------------------------------------------------------
                         required time                        504.940    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                493.943    

Slack (MET) :             493.957ns  (required time - arrival time)
  Source:                 _0963_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0728_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.697ns (29.893%)  route 3.980ns (70.107%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 504.942 - 500.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1156_/O
                         net (fo=1, routed)           2.025     3.496    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _0682_/O
                         net (fo=302, routed)         1.711     5.304    u_fxp_sqrt_top.ap_clk
    SLICE_X0Y78          FDRE                                         r  _0963_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _0963_/Q
                         net (fo=1, routed)           1.298     7.058    u_fxp_sqrt_top.s_5_loc_fu_48[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.182 f  _0357_/O
                         net (fo=2, routed)           0.656     7.837    _0153_[1]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.961 r  _0658_/O
                         net (fo=1, routed)           0.519     8.481    _0150_[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.988 r  _1135_/CO[3]
                         net (fo=1, routed)           0.000     8.988    _0149_[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.145 r  _1136_/CO[1]
                         net (fo=28, routed)          1.507    10.652    _0149_[5]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.329    10.981 r  _1115_/O
                         net (fo=1, routed)           0.000    10.981    _0104_
    SLICE_X13Y81         FDRE                                         r  _0728_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1157_/O
                         net (fo=1, routed)           1.920   503.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _0681_/O
                         net (fo=90, routed)          1.514   504.942    _0159_
    SLICE_X13Y81         FDRE                                         r  _0728_/C
                         clock pessimism              0.000   504.942    
                         clock uncertainty           -0.035   504.907    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)        0.031   504.938    _0728_
  -------------------------------------------------------------------
                         required time                        504.938    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                493.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 _1016_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0710_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.359ns (52.409%)  route 0.326ns (47.591%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.565     1.474    u_fxp_sqrt_top.ap_clk
    SLICE_X13Y77         FDRE                                         r  _1016_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  _1016_/Q
                         net (fo=2, routed)           0.165     1.781    u_fxp_sqrt_top.p_v_loc_fu_44[2]
    SLICE_X14Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  _1075_/O[2]
                         net (fo=1, routed)           0.161     2.051    u_fxp_sqrt_top.add_ln118_fu_90_p2[3]
    SLICE_X13Y79         LUT6 (Prop_lut6_I4_O)        0.108     2.159 r  _1132_/O
                         net (fo=1, routed)           0.000     2.159    _0144_
    SLICE_X13Y79         FDRE                                         r  _0710_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.835     2.006    _0159_
    SLICE_X13Y79         FDRE                                         r  _0710_/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.092     2.133    _0710_
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 _1016_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0713_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.495ns (62.290%)  route 0.300ns (37.710%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.565     1.474    u_fxp_sqrt_top.ap_clk
    SLICE_X13Y77         FDRE                                         r  _1016_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  _1016_/Q
                         net (fo=2, routed)           0.165     1.781    u_fxp_sqrt_top.p_v_loc_fu_44[2]
    SLICE_X14Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.937 r  _1075_/CO[3]
                         net (fo=1, routed)           0.000     1.937    _0094_[3]
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.027 r  _1076_/O[1]
                         net (fo=1, routed)           0.134     2.161    u_fxp_sqrt_top.add_ln118_fu_90_p2[6]
    SLICE_X12Y78         LUT6 (Prop_lut6_I4_O)        0.108     2.269 r  _1123_/O
                         net (fo=1, routed)           0.000     2.269    _0131_
    SLICE_X12Y78         FDRE                                         r  _0713_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.834     2.005    _0159_
    SLICE_X12Y78         FDRE                                         r  _0713_/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.040    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.120     2.160    _0713_
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 _1016_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0714_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.471ns (61.340%)  route 0.297ns (38.660%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.565     1.474    u_fxp_sqrt_top.ap_clk
    SLICE_X13Y77         FDRE                                         r  _1016_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  _1016_/Q
                         net (fo=2, routed)           0.165     1.781    u_fxp_sqrt_top.p_v_loc_fu_44[2]
    SLICE_X14Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.937 r  _1075_/CO[3]
                         net (fo=1, routed)           0.000     1.937    _0094_[3]
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.003 r  _1076_/O[2]
                         net (fo=1, routed)           0.132     2.134    u_fxp_sqrt_top.add_ln118_fu_90_p2[7]
    SLICE_X13Y78         LUT6 (Prop_lut6_I4_O)        0.108     2.242 r  _1108_/O
                         net (fo=1, routed)           0.000     2.242    _0097_
    SLICE_X13Y78         FDRE                                         r  _0714_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.834     2.005    _0159_
    SLICE_X13Y78         FDRE                                         r  _0714_/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.040    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.092     2.132    _0714_
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 _1039_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0767_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.432%)  route 0.608ns (76.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.571     1.480    u_fxp_sqrt_top.ap_clk
    SLICE_X13Y84         FDRE                                         r  _1039_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  _1039_/Q
                         net (fo=2, routed)           0.608     2.229    u_fxp_sqrt_top.p_v_loc_fu_44[25]
    SLICE_X13Y83         LUT6 (Prop_lut6_I3_O)        0.045     2.274 r  _1124_/O
                         net (fo=1, routed)           0.000     2.274    _0133_
    SLICE_X13Y83         FDRE                                         r  _0767_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.839     2.010    _0159_
    SLICE_X13Y83         FDRE                                         r  _0767_/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092     2.137    _0767_
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 _1035_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0729_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.383ns (47.554%)  route 0.422ns (52.446%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.569     1.478    u_fxp_sqrt_top.ap_clk
    SLICE_X14Y82         FDRE                                         r  _1035_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _1035_/Q
                         net (fo=2, routed)           0.293     1.935    u_fxp_sqrt_top.p_v_loc_fu_44[21]
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.046 r  _1080_/O[1]
                         net (fo=1, routed)           0.129     2.176    u_fxp_sqrt_top.add_ln118_fu_90_p2[22]
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.108     2.284 r  _1116_/O
                         net (fo=1, routed)           0.000     2.284    _0105_
    SLICE_X13Y81         FDRE                                         r  _0729_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.837     2.008    _0159_
    SLICE_X13Y81         FDRE                                         r  _0729_/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.035     2.043    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.092     2.135    _0729_
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 _1017_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0711_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.361ns (44.342%)  route 0.453ns (55.658%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.565     1.474    u_fxp_sqrt_top.ap_clk
    SLICE_X13Y77         FDRE                                         r  _1017_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  _1017_/Q
                         net (fo=2, routed)           0.174     1.790    u_fxp_sqrt_top.p_v_loc_fu_44[3]
    SLICE_X14Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.899 r  _1075_/O[3]
                         net (fo=1, routed)           0.279     2.178    u_fxp_sqrt_top.add_ln118_fu_90_p2[4]
    SLICE_X15Y78         LUT6 (Prop_lut6_I4_O)        0.111     2.289 r  _1107_/O
                         net (fo=1, routed)           0.000     2.289    _0096_
    SLICE_X15Y78         FDRE                                         r  _0711_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.834     2.005    _0159_
    SLICE_X15Y78         FDRE                                         r  _0711_/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.040    
    SLICE_X15Y78         FDRE (Hold_fdre_C_D)         0.091     2.131    _0711_
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 _1031_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0725_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.209ns (25.513%)  route 0.610ns (74.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.569     1.478    u_fxp_sqrt_top.ap_clk
    SLICE_X14Y82         FDRE                                         r  _1031_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _1031_/Q
                         net (fo=2, routed)           0.610     2.253    u_fxp_sqrt_top.p_v_loc_fu_44[17]
    SLICE_X13Y80         LUT6 (Prop_lut6_I3_O)        0.045     2.298 r  _1114_/O
                         net (fo=1, routed)           0.000     2.298    _0103_
    SLICE_X13Y80         FDRE                                         r  _0725_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.836     2.007    _0159_
    SLICE_X13Y80         FDRE                                         r  _0725_/C
                         clock pessimism              0.000     2.007    
                         clock uncertainty            0.035     2.042    
    SLICE_X13Y80         FDRE (Hold_fdre_C_D)         0.092     2.134    _0725_
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 _1015_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0709_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.333%)  route 0.616ns (74.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.565     1.474    u_fxp_sqrt_top.ap_clk
    SLICE_X14Y77         FDRE                                         r  _1015_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  _1015_/Q
                         net (fo=2, routed)           0.616     2.254    u_fxp_sqrt_top.p_v_loc_fu_44[1]
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.045     2.299 r  _1130_/O
                         net (fo=1, routed)           0.000     2.299    _0142_
    SLICE_X15Y78         FDRE                                         r  _0709_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.834     2.005    _0159_
    SLICE_X15Y78         FDRE                                         r  _0709_/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.040    
    SLICE_X15Y78         FDRE (Hold_fdre_C_D)         0.092     2.132    _0709_
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 _1018_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0712_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.717%)  route 0.670ns (78.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.565     1.474    u_fxp_sqrt_top.ap_clk
    SLICE_X13Y77         FDRE                                         r  _1018_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  _1018_/Q
                         net (fo=2, routed)           0.670     2.286    u_fxp_sqrt_top.p_v_loc_fu_44[4]
    SLICE_X12Y78         LUT6 (Prop_lut6_I3_O)        0.045     2.331 r  _1127_/O
                         net (fo=1, routed)           0.000     2.331    _0137_
    SLICE_X12Y78         FDRE                                         r  _0712_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.834     2.005    _0159_
    SLICE_X12Y78         FDRE                                         r  _0712_/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.040    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.121     2.161    _0712_
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 _1036_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _0730_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.454%)  route 0.642ns (77.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1156_/O
                         net (fo=1, routed)           0.644     0.884    _0093_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _0682_/O
                         net (fo=302, routed)         0.571     1.480    u_fxp_sqrt_top.ap_clk
    SLICE_X13Y84         FDRE                                         r  _1036_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  _1036_/Q
                         net (fo=2, routed)           0.642     2.264    u_fxp_sqrt_top.p_v_loc_fu_44[22]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.045     2.309 r  _1118_/O
                         net (fo=1, routed)           0.000     2.309    _0126_
    SLICE_X15Y82         FDRE                                         r  _0730_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.838     2.009    _0159_
    SLICE_X15Y82         FDRE                                         r  _0730_/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X15Y82         FDRE (Hold_fdre_C_D)         0.091     2.135    _0730_
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.174    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _0700_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.583ns  (logic 3.990ns (52.626%)  route 3.592ns (47.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.637     5.246    _0159_
    SLICE_X13Y82         FDRE                                         r  _0700_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  _0700_/Q
                         net (fo=1, routed)           3.592     9.294    _0158_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    12.828 r  _1148_/O
                         net (fo=0)                   0.000    12.828    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0703_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.362ns  (logic 3.995ns (54.264%)  route 3.367ns (45.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.634     5.243    _0159_
    SLICE_X15Y80         FDRE                                         r  _0703_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  _0703_/Q
                         net (fo=1, routed)           3.367     9.066    _0158_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    12.604 r  _1151_/O
                         net (fo=0)                   0.000    12.604    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0701_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.293ns  (logic 4.064ns (55.730%)  route 3.228ns (44.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.634     5.243    _0159_
    SLICE_X12Y80         FDRE                                         r  _0701_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  _0701_/Q
                         net (fo=1, routed)           3.228     8.989    _0158_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    12.535 r  _1149_/O
                         net (fo=0)                   0.000    12.535    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0702_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 3.994ns (56.485%)  route 3.077ns (43.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.637     5.246    _0159_
    SLICE_X13Y82         FDRE                                         r  _0702_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  _0702_/Q
                         net (fo=1, routed)           3.077     8.779    _0158_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    12.317 r  _1150_/O
                         net (fo=0)                   0.000    12.317    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0704_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.955ns  (logic 4.054ns (58.283%)  route 2.901ns (41.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.635     5.244    _0159_
    SLICE_X12Y81         FDRE                                         r  _0704_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  _0704_/Q
                         net (fo=1, routed)           2.901     8.663    _0158_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    12.198 r  _1152_/O
                         net (fo=0)                   0.000    12.198    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0705_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.816ns  (logic 4.054ns (59.468%)  route 2.763ns (40.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.634     5.243    _0159_
    SLICE_X12Y80         FDRE                                         r  _0705_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  _0705_/Q
                         net (fo=1, routed)           2.763     8.523    _0158_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.059 r  _1153_/O
                         net (fo=0)                   0.000    12.059    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0707_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.636ns  (logic 4.050ns (61.038%)  route 2.585ns (38.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.635     5.244    _0159_
    SLICE_X12Y81         FDRE                                         r  _0707_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  _0707_/Q
                         net (fo=1, routed)           2.585     8.347    _0158_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.879 r  _1155_/O
                         net (fo=0)                   0.000    11.879    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0706_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.577ns  (logic 3.991ns (60.688%)  route 2.585ns (39.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1157_/O
                         net (fo=1, routed)           2.025     3.512    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _0681_/O
                         net (fo=90, routed)          1.637     5.246    _0159_
    SLICE_X13Y82         FDRE                                         r  _0706_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  _0706_/Q
                         net (fo=1, routed)           2.585     8.287    _0158_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.822 r  _1154_/O
                         net (fo=0)                   0.000    11.822    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _0706_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.377ns (63.916%)  route 0.777ns (36.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.569     1.494    _0159_
    SLICE_X13Y82         FDRE                                         r  _0706_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  _0706_/Q
                         net (fo=1, routed)           0.777     2.413    _0158_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.649 r  _1154_/O
                         net (fo=0)                   0.000     3.649    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0707_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.397ns (64.250%)  route 0.777ns (35.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.568     1.493    _0159_
    SLICE_X12Y81         FDRE                                         r  _0707_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  _0707_/Q
                         net (fo=1, routed)           0.777     2.435    _0158_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.668 r  _1155_/O
                         net (fo=0)                   0.000     3.668    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0705_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.400ns (62.316%)  route 0.847ns (37.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.567     1.492    _0159_
    SLICE_X12Y80         FDRE                                         r  _0705_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  _0705_/Q
                         net (fo=1, routed)           0.847     2.503    _0158_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.739 r  _1153_/O
                         net (fo=0)                   0.000     3.739    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0704_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.400ns (60.946%)  route 0.897ns (39.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.568     1.493    _0159_
    SLICE_X12Y81         FDRE                                         r  _0704_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  _0704_/Q
                         net (fo=1, routed)           0.897     2.554    _0158_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.791 r  _1152_/O
                         net (fo=0)                   0.000     3.791    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0702_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.380ns (59.124%)  route 0.954ns (40.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.569     1.494    _0159_
    SLICE_X13Y82         FDRE                                         r  _0702_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  _0702_/Q
                         net (fo=1, routed)           0.954     2.589    _0158_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.828 r  _1150_/O
                         net (fo=0)                   0.000     3.828    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0701_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.411ns (58.150%)  route 1.015ns (41.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.567     1.492    _0159_
    SLICE_X12Y80         FDRE                                         r  _0701_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  _0701_/Q
                         net (fo=1, routed)           1.015     2.671    _0158_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.918 r  _1149_/O
                         net (fo=0)                   0.000     3.918    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0703_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.381ns (55.299%)  route 1.116ns (44.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.567     1.492    _0159_
    SLICE_X15Y80         FDRE                                         r  _0703_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  _0703_/Q
                         net (fo=1, routed)           1.116     2.749    _0158_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.989 r  _1151_/O
                         net (fo=0)                   0.000     3.989    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _0700_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.376ns (52.944%)  route 1.223ns (47.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1157_/O
                         net (fo=1, routed)           0.644     0.899    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _0681_/O
                         net (fo=90, routed)          0.569     1.494    _0159_
    SLICE_X13Y82         FDRE                                         r  _0700_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  _0700_/Q
                         net (fo=1, routed)           1.223     2.858    _0158_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     4.094 r  _1148_/O
                         net (fo=0)                   0.000     4.094    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _0917_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.378ns  (logic 1.981ns (21.130%)  route 7.396ns (78.870%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1159_/O
                         net (fo=57, routed)          5.572     7.072    _0216_[1]
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.154     7.226 r  _0229_/O
                         net (fo=12, routed)          0.682     7.908    _0217_[0]
    SLICE_X4Y81          LUT3 (Prop_lut3_I2_O)        0.327     8.235 r  _0364_/O
                         net (fo=8, routed)           1.143     9.378    _0057_
    SLICE_X5Y74          FDRE                                         r  _0917_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1157_/O
                         net (fo=1, routed)           1.920     3.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _0681_/O
                         net (fo=90, routed)          1.586     5.014    _0159_
    SLICE_X5Y74          FDRE                                         r  _0917_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _0918_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.378ns  (logic 1.981ns (21.130%)  route 7.396ns (78.870%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1159_/O
                         net (fo=57, routed)          5.572     7.072    _0216_[1]
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.154     7.226 r  _0229_/O
                         net (fo=12, routed)          0.682     7.908    _0217_[0]
    SLICE_X4Y81          LUT3 (Prop_lut3_I2_O)        0.327     8.235 r  _0364_/O
                         net (fo=8, routed)           1.143     9.378    _0057_
    SLICE_X5Y74          FDRE                                         r  _0918_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1157_/O
                         net (fo=1, routed)           1.920     3.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _0681_/O
                         net (fo=90, routed)          1.586     5.014    _0159_
    SLICE_X5Y74          FDRE                                         r  _0918_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _0921_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.378ns  (logic 1.981ns (21.130%)  route 7.396ns (78.870%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1159_/O
                         net (fo=57, routed)          5.572     7.072    _0216_[1]
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.154     7.226 r  _0229_/O
                         net (fo=12, routed)          0.682     7.908    _0217_[0]
    SLICE_X4Y81          LUT3 (Prop_lut3_I2_O)        0.327     8.235 r  _0364_/O
                         net (fo=8, routed)           1.143     9.378    _0057_
    SLICE_X5Y74          FDRE                                         r  _0921_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1157_/O
                         net (fo=1, routed)           1.920     3.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _0681_/O
                         net (fo=90, routed)          1.586     5.014    _0159_
    SLICE_X5Y74          FDRE                                         r  _0921_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _0694_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.218ns  (logic 2.009ns (21.800%)  route 7.208ns (78.200%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1159_/O
                         net (fo=57, routed)          5.572     7.072    _0216_[1]
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.154     7.226 r  _0229_/O
                         net (fo=12, routed)          0.682     7.908    _0217_[0]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.355     8.263 r  _0366_/O
                         net (fo=8, routed)           0.955     9.218    _0059_
    SLICE_X4Y84          FDRE                                         r  _0694_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1157_/O
                         net (fo=1, routed)           1.920     3.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _0681_/O
                         net (fo=90, routed)          1.597     5.025    _0159_
    SLICE_X4Y84          FDRE                                         r  _0694_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _0696_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.218ns  (logic 2.009ns (21.800%)  route 7.208ns (78.200%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1159_/O
                         net (fo=57, routed)          5.572     7.072    _0216_[1]
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.154     7.226 r  _0229_/O
                         net (fo=12, routed)          0.682     7.908    _0217_[0]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.355     8.263 r  _0366_/O
                         net (fo=8, routed)           0.955     9.218    _0059_
    SLICE_X4Y84          FDRE                                         r  _0696_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1157_/O
                         net (fo=1, routed)           1.920     3.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _0681_/O
                         net (fo=90, routed)          1.597     5.025    _0159_
    SLICE_X4Y84          FDRE                                         r  _0696_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _0697_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.218ns  (logic 2.009ns (21.800%)  route 7.208ns (78.200%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1159_/O
                         net (fo=57, routed)          5.572     7.072    _0216_[1]
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.154     7.226 r  _0229_/O
                         net (fo=12, routed)          0.682     7.908    _0217_[0]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.355     8.263 r  _0366_/O
                         net (fo=8, routed)           0.955     9.218    _0059_
    SLICE_X4Y84          FDRE                                         r  _0697_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1157_/O
                         net (fo=1, routed)           1.920     3.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _0681_/O
                         net (fo=90, routed)          1.597     5.025    _0159_
    SLICE_X4Y84          FDRE                                         r  _0697_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _0698_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.218ns  (logic 2.009ns (21.800%)  route 7.208ns (78.200%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1159_/O
                         net (fo=57, routed)          5.572     7.072    _0216_[1]
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.154     7.226 r  _0229_/O
                         net (fo=12, routed)          0.682     7.908    _0217_[0]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.355     8.263 r  _0366_/O
                         net (fo=8, routed)           0.955     9.218    _0059_
    SLICE_X4Y84          FDRE                                         r  _0698_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1157_/O
                         net (fo=1, routed)           1.920     3.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _0681_/O
                         net (fo=90, routed)          1.597     5.025    _0159_
    SLICE_X4Y84          FDRE                                         r  _0698_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _0699_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.218ns  (logic 2.009ns (21.800%)  route 7.208ns (78.200%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1159_/O
                         net (fo=57, routed)          5.572     7.072    _0216_[1]
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.154     7.226 r  _0229_/O
                         net (fo=12, routed)          0.682     7.908    _0217_[0]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.355     8.263 r  _0366_/O
                         net (fo=8, routed)           0.955     9.218    _0059_
    SLICE_X4Y84          FDRE                                         r  _0699_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1157_/O
                         net (fo=1, routed)           1.920     3.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _0681_/O
                         net (fo=90, routed)          1.597     5.025    _0159_
    SLICE_X4Y84          FDRE                                         r  _0699_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _0915_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.059ns  (logic 1.981ns (21.874%)  route 7.077ns (78.126%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1159_/O
                         net (fo=57, routed)          5.572     7.072    _0216_[1]
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.154     7.226 r  _0229_/O
                         net (fo=12, routed)          0.682     7.908    _0217_[0]
    SLICE_X4Y81          LUT3 (Prop_lut3_I2_O)        0.327     8.235 r  _0364_/O
                         net (fo=8, routed)           0.824     9.059    _0057_
    SLICE_X5Y76          FDRE                                         r  _0915_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1157_/O
                         net (fo=1, routed)           1.920     3.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _0681_/O
                         net (fo=90, routed)          1.588     5.016    _0159_
    SLICE_X5Y76          FDRE                                         r  _0915_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _0916_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.059ns  (logic 1.981ns (21.874%)  route 7.077ns (78.126%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1159_/O
                         net (fo=57, routed)          5.572     7.072    _0216_[1]
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.154     7.226 r  _0229_/O
                         net (fo=12, routed)          0.682     7.908    _0217_[0]
    SLICE_X4Y81          LUT3 (Prop_lut3_I2_O)        0.327     8.235 r  _0364_/O
                         net (fo=8, routed)           0.824     9.059    _0057_
    SLICE_X5Y76          FDRE                                         r  _0916_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1157_/O
                         net (fo=1, routed)           1.920     3.337    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _0681_/O
                         net (fo=90, routed)          1.588     5.016    _0159_
    SLICE_X5Y76          FDRE                                         r  _0916_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _0917_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.292ns (34.703%)  route 0.549ns (65.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _1142_/O
                         net (fo=3, routed)           0.549     0.840    _0157_[2]
    SLICE_X5Y74          FDRE                                         r  _0917_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.858     2.029    _0159_
    SLICE_X5Y74          FDRE                                         r  _0917_/C

Slack:                    inf
  Source:                 Din_emu[3]
                            (input port)
  Destination:            _0918_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.282ns (29.352%)  route 0.678ns (70.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Din_emu[3] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _1143_/O
                         net (fo=3, routed)           0.678     0.960    _0157_[3]
    SLICE_X5Y74          FDRE                                         r  _0918_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.858     2.029    _0159_
    SLICE_X5Y74          FDRE                                         r  _0918_/C

Slack:                    inf
  Source:                 Din_emu[6]
                            (input port)
  Destination:            _0921_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.270ns (28.000%)  route 0.693ns (72.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Din_emu[6] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _1146_/O
                         net (fo=3, routed)           0.693     0.963    _0157_[6]
    SLICE_X5Y74          FDRE                                         r  _0921_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.858     2.029    _0159_
    SLICE_X5Y74          FDRE                                         r  _0921_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _0684_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.283ns (28.482%)  route 0.711ns (71.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1141_/O
                         net (fo=4, routed)           0.711     0.994    _0157_[1]
    SLICE_X4Y75          FDRE                                         r  _0684_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.858     2.029    _0159_
    SLICE_X4Y75          FDRE                                         r  _0684_/C

Slack:                    inf
  Source:                 Din_emu[7]
                            (input port)
  Destination:            _0922_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.266ns (26.127%)  route 0.753ns (73.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Din_emu[7] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[7]
    U13                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _1147_/O
                         net (fo=3, routed)           0.753     1.019    _0157_[7]
    SLICE_X5Y77          FDRE                                         r  _0922_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.861     2.032    _0159_
    SLICE_X5Y77          FDRE                                         r  _0922_/C

Slack:                    inf
  Source:                 Din_emu[4]
                            (input port)
  Destination:            _0919_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.265ns (25.942%)  route 0.757ns (74.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din_emu[4] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _1144_/O
                         net (fo=3, routed)           0.757     1.023    _0157_[4]
    SLICE_X5Y76          FDRE                                         r  _0919_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.859     2.030    _0159_
    SLICE_X5Y76          FDRE                                         r  _0919_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _0916_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.283ns (27.026%)  route 0.764ns (72.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1141_/O
                         net (fo=4, routed)           0.764     1.047    _0157_[1]
    SLICE_X5Y76          FDRE                                         r  _0916_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.859     2.030    _0159_
    SLICE_X5Y76          FDRE                                         r  _0916_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _0920_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.267ns (24.634%)  route 0.817ns (75.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _1145_/O
                         net (fo=3, routed)           0.817     1.084    _0157_[5]
    SLICE_X2Y80          FDRE                                         r  _0920_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.867     2.038    _0159_
    SLICE_X2Y80          FDRE                                         r  _0920_/C

Slack:                    inf
  Source:                 Din_emu[6]
                            (input port)
  Destination:            _0764_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.270ns (24.745%)  route 0.820ns (75.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Din_emu[6] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _1146_/O
                         net (fo=3, routed)           0.820     1.090    _0157_[6]
    SLICE_X5Y83          FDRE                                         r  _0764_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.867     2.038    _0159_
    SLICE_X5Y83          FDRE                                         r  _0764_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _0683_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.291ns (26.362%)  route 0.812ns (73.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _1140_/O
                         net (fo=4, routed)           0.812     1.103    _0157_[0]
    SLICE_X4Y75          FDRE                                         r  _0683_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1157_/O
                         net (fo=1, routed)           0.699     1.142    _0092_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _0681_/O
                         net (fo=90, routed)          0.858     2.029    _0159_
    SLICE_X4Y75          FDRE                                         r  _0683_/C





