<root><simulation><result_generated_time />2023-05-16 15:10:32<layer><layer_spec />{'B': 1, 'K': 64, 'C': 3, 'OY': 600, 'OX': 600, 'IY': 1205, 'IX': 1205, 'FY': 7, 'FX': 7, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />3386880000<total_data_size_element />{'W': 9408, 'I': 4356075, 'O': 23040000}<total_data_reuse />{'W': 360000, 'I': 777.5072743237891, 'O': 147}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />84/116</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [15, 1, 1], 'O': [960, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 15)], []], [[('K', 2)], [('K', 32)]], [], []]<I />[[[('K', 2)], [('K', 32)]], [[('OY', 15)], []], [], []]<O />[[], [[('OY', 15), ('K', 2)], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('FX', 7), ('FY', 7), ('C', 3), ('OX', 600), ('OY', 40)], []]<I />[[('FX', 7), ('FY', 7)], [('C', 3), ('OX', 600)], [('OY', 40)]]<O />[[('FX', 7), ('FY', 7), ('C', 3)], [('OX', 600)], [('OY', 40)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [15.0, 1, 24000, 1], 'I': [64.0, 3.0, 4.05, 1.0], 'O': [1.0, 147, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, True, False]<used_mem_size_bit />{'W': [8, 75264, 75264], 'I': [392, 1012200, 34848600], 'O': [8, 4608000, 184320000], 'O_partial': [8, 0, 0], 'O_final': [0, 4608000, 184320000]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.77, 0.03, 0.0], 'O': [0.02, 0.14, 0.01]}<actual_mem_utilization_shared />{'W': [0.02, 0.17, 0.01], 'I': [0.77, 0.17, 0.01], 'O': [0.02, 0.17, 0.01]}<effective_mem_size_bit />{'W': [8, 75264, 75264], 'I': [392, 1012200, 34848600], 'O': [8, 7680, 4608000], 'O_partial': [8, 0, 0], 'O_final': [0, 7680, 4608000]}<total_unit_count />{'W': [960, 64, 1, 1], 'I': [960, 15, 1, 1], 'O': [960, 960, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [15, 15, 1, 1], 'O': [960, 960, 1, 1]}<duplicate_unit_count />{'W': [15.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[225792000, 225792000], [225792000, 9408], [9408, 0]]<I />[[52920000, 17640000], [17640000, 4356075], [4356075, 0]]<O />[[(3363840000, 3386880000), (23040000, 0)], [(0, 23040000), (23040000, 0)], [(0, 23040000), (0, 0)]]<O_partial />[[(3363840000, 3386880000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (23040000, 0)], [(0, 23040000), (23040000, 0)], [(0, 23040000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[28224000, 28224000], [3528000, 147], [37, 0]]<I />[[6615000, 2205000], [275625, 68064], [17016, 0]]<O />[[(420480000, 423360000), (2880000, 0)], [(0, 360000), (360000, 0)], [(0, 90000), (0, 0)]]<O_partial />[([420480000, 423360000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [2880000, 0]), ([0, 360000], [360000, 0]), ([0, 90000], [0, 0])]</mem_access_count_word><mac_count><active />3386880000<idle />225792000</mac_count></basic_info><energy><total_energy />7415949383.0<mem_energy_breakdown><W />[19773.2, 371438.0, 48.9]<I />[3026.7, 35341.2, 22662.7]<O />[296598.4, 71347.5, 119866.5]</mem_energy_breakdown><MAC_energy><active_MAC />7403719680.0<idle_MAC />11289600.0<total />7415009280.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7653<utilization_without_data_loading />0.7656<utilization_spatial />0.9375<utilization_temporal_with_data_loading />0.8163<mac_utilize_temporal_without_data_loading />0.8167</mac_array_utilization><latency><latency_cycle_with_data_loading />4322113<latency_cycle_without_data_loading />4319988<ideal_computing_cycle />3528000<data_loading><load_cycle_total />2125<load_cycle_individual />{'W': [1, 147, 0], 'I': [12, 1977, 0]}<load_cycle_combined />{'W': 147, 'I': 1977}</data_loading><mem_stalling><mem_stall_cycle_total />791988<mem_stall_cycle_individual />{'W': [[-3527999], [-3527999, 0], [-3528000, -3528000]], 'I': [[-3527999], [359995, 719990], [-3362697, -3420534]], 'O': [[-3528000], [-3528000, -3168000], [-3168000, -3438000]]}<mem_stall_cycle_shared />{'W': [[-3527999], [-3527999, 791988], [0, 0]], 'I': [[-3527999], [359995, 791988], [0, 0]], 'O': [[-3528000], [-3528000, -3168000], [-3168000, -3438000]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 75264, 75264], 'I': [392, 1012200, 34848600], 'O': [8, 4608000, 184320000], 'O_partial': [8, 0, 0], 'O_final': [0, 4608000, 184320000]}<data_size_each_level_total />{'W': [512, 75264, 75264], 'I': [5880, 1012200, 34848600], 'O': [7680, 4608000, 184320000]}<loop_cycles_each_level />{'W': [1, 3528000, 3528000], 'I': [49, 88200, 3528000], 'O': [147, 88200, 3528000]}<top_ir_loop_size />{'W': [1, 24000, 1], 'I': [49, 1, 1], 'O': [147, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [512.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 8.0], [120.0, 11.5], [11.5, 9.9]], 'O': [[8.0, 0.1], [52.2, 52.2], [52.2, 52.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 512.0], [512.0, 0.0]], 'I': [[8.0, 392.0], [5880.0, 11.5], [11.5, 9.9]], 'O': [[8.0, 8.0], [7680.0, 52.2], [52.2, 52.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [512.0, 0.0], [0.0, 0]], 'I': [[8.0, 392.0], [5880.0, 11.5], [11.5, 0]], 'O': [[8.0, 0.1], [52.2, 52.2], [52.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [6444.2, 63.7], [11.5, 52.2]], 'I': [[8.0, 392.0], [6444.2, 63.7], [11.5, 52.2]], 'O': [[8.0, 0.1], [6444.2, 63.7], [11.5, 52.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, False], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 3528000], [1, 1, 3528000], [3528000, 3528000, 1]], 'I': [[1, 1, 3528000], [1, 49, 72000], [88200, 88200, 40]], 'O': [[1, 1, 3528000], [147, 147, 24000], [88200, 88200, 40]]}<trans_time_real />{'W': [[0, 1, 3528000], [[0, 1, 3528000], [1, 1, 3528000]], [[147, 3528000, 1], [37, 3528000, 1]]], 'I': [[0, 1, 3528000], [[6, 49, 72000], [11, 49, 72000]], [[1977, 88200, 40], [494, 88200, 40]]], 'O': [[0, 1, 3528000], [[0, 147, 24000], [15, 147, 24000]], [[9000, 88200, 40], [2250, 88200, 40]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-3527853, -3527963]], 'I': [[-1], [5, 10], [-86223, -87706]], 'O': [[-1], [-147, -132], [-79200, -85950]]}<single_stall_count />{'W': [3527999, 3527999, 0], 'I': [3527999, 71999, 39], 'O': [3528000, 24000, 40]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [77103, 0], 'O': [360000, 0]}, 1: {'W': [3527999, 0], 'I': [71999, 77103], 'O': [360000, 360000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3450897, -3528000], [-3168000, -3528000]], 1: [[71998, -3450897], [-3168000, -3168000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />100.0 %</area></results><elapsed_time_second />7</simulation></root>