
### 物理设计
[[820_IC/50-数字EDA/逻辑综合]]
[[docs/IC/50-数字EDA/Physical Design Inputs]]
[[docs/IC/50-数字EDA/FloorPlan]]
[[docs/IC/50-数字EDA/Power Plan]]
[[docs/IC/50-数字EDA/Placement]]
[[docs/IC/50-数字EDA/Clock Tree Synthesis]]
[[docs/IC/50-数字EDA/Routing]]
[[docs/IC/25-STA/STA]]

### Physical Design Verification
[[docs/IC/50-数字EDA/Physical Design Verification]]


### Physical Design Analysis
[[docs/IC/50-数字EDA/Congestion Analysis]]
[[docs/IC/50-数字EDA/Power Analysis]]
[[docs/IC/50-数字EDA/IR Drop]]


### Physical Design Essential
[[docs/IC/50-数字EDA/Issues in Physical Design]]
[[docs/IC/50-数字EDA/Cells in ASIC Physical Design]]
[[docs/IC/50-数字EDA/IO Design]]
[[docs/IC/50-数字EDA/Delay Models]]
[[docs/IC/50-数字EDA/Engineering Change Order]]
[[docs/IC/50-数字EDA/Types of Standard Cell Libraries]]

## The Discontinuity
[[docs/IC/50-数字EDA/DFM-DFY]]
[[docs/IC/50-数字EDA/MCMM-OCV]]



