D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\bin64\c_hdl.exe  -osyn  D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\syn_results\synwork\pll_comp.srs  -top  pll  -hdllog  D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\syn_results\synlog\pll_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -lattice   -I D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\syn_results\  -I D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib   -v2001  -devicelib  D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v  -devicelib  D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro  -dmgen  D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\syn_results\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v -lib work D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v -lib work D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\pll.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\TOOL\LatticeDiamond\diamond\3.13\synpbase\bin64\c_hdl.exe -osyn ..\synwork\pll_comp.srs -top pll -hdllog ..\synlog\pll_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -lattice -I ..\ -I ..\..\..\..\..\..\..\..\..\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib -v2001 -devicelib ..\..\..\..\..\..\..\..\..\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v -devicelib ..\..\..\..\..\..\..\..\..\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\pmi_def.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\..\..\..\..\..\..\..\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v -lib work ..\..\..\..\..\..\..\..\..\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v -lib work ..\..\pll.v -jobname "compiler"
rc:0 success:1 runtime:3
file:..\synwork\pll_comp.srs|io:o|time:1745499330|size:5036|exec:0|csum:
file:..\synlog\pll_compiler.srr|io:o|time:1745499330|size:21451|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\tool\latticediamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v|io:i|time:1691639800|size:89974|exec:0|csum:85BD439A14EE708460D98A7CDD285D98
file:..\..\..\..\..\..\..\..\..\tool\latticediamond\diamond\3.13\synpbase\lib\lucent\pmi_def.v|io:i|time:1691639802|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:..\..\..\..\..\..\..\..\..\tool\latticediamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v|io:i|time:1614184694|size:85677|exec:0|csum:27A7D23A09D3E96D636319789AEA4044
file:..\..\..\..\..\..\..\..\..\tool\latticediamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v|io:i|time:1695121582|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:..\..\pll.v|io:i|time:1745499326|size:3733|exec:0|csum:1382E1D9E828A2FDCE75490E29A5889B
file:..\..\..\..\..\..\..\..\..\tool\latticediamond\diamond\3.13\synpbase\bin64\c_hdl.exe|io:i|time:1691631822|size:7462400|exec:1|csum:94C8F48B2D70AC7BA2E9C211B1E4F4C0
