`define instBfm TB_FPGA_TOP.fpga_top.fpga_bus_top.digital_top.cpu_core.wb_master_bfm_inst
`define dataBfm TB_FPGA_TOP.fpga_top.fpga_bus_top.digital_top.cpu_core.wb_master_bfm_data
`define uartTop TB_FPGA_TOP.fpga_top.fpga_bus_top.digital_top.uart_top

`define dataBfmArrayB3 TB_FPGA_TOP.fpga_top.fpga_bus_top.digital_top.data_ram.DataRam3
`define dataBfmArrayB2 TB_FPGA_TOP.fpga_top.fpga_bus_top.digital_top.data_ram.DataRam2
`define dataBfmArrayB1 TB_FPGA_TOP.fpga_top.fpga_bus_top.digital_top.data_ram.DataRam1
`define dataBfmArrayB0 TB_FPGA_TOP.fpga_top.fpga_bus_top.digital_top.data_ram.DataRam0



`define instBfmArray TB_FPGA_TOP.fpga_top.fpga_bus_top.digital_top.inst_rom_wrap.inst_rom.RomArray

   
