

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_68_3'
================================================================
* Date:           Sun Sep 15 04:03:26 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.398 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_3  |       68|       68|        60|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 60


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 1
  Pipeline-0 : II = 1, D = 60, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 63 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln73_40_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_40"   --->   Operation 64 'read' 'zext_ln73_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_i86_62_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_62_cast"   --->   Operation 65 'read' 'conv_i86_62_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln73_39_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_39"   --->   Operation 66 'read' 'zext_ln73_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_i86_59_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_59_cast"   --->   Operation 67 'read' 'conv_i86_59_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln73_38_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_38"   --->   Operation 68 'read' 'zext_ln73_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln73_37_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_37"   --->   Operation 69 'read' 'zext_ln73_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln73_36_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_36"   --->   Operation 70 'read' 'zext_ln73_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_i86_55_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_55_cast"   --->   Operation 71 'read' 'conv_i86_55_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv_i86_54_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_54_cast"   --->   Operation 72 'read' 'conv_i86_54_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln73_35_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_35"   --->   Operation 73 'read' 'zext_ln73_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln73_34_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_34"   --->   Operation 74 'read' 'zext_ln73_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln73_33_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_33"   --->   Operation 75 'read' 'zext_ln73_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv_i86_50_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_50_cast"   --->   Operation 76 'read' 'conv_i86_50_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv_i86_49_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_49_cast"   --->   Operation 77 'read' 'conv_i86_49_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv_i86_48_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_48_cast"   --->   Operation 78 'read' 'conv_i86_48_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv_i86_46_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_46_cast"   --->   Operation 79 'read' 'conv_i86_46_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln73_32_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_32"   --->   Operation 80 'read' 'zext_ln73_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln73_31_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_31"   --->   Operation 81 'read' 'zext_ln73_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln73_30_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_30"   --->   Operation 82 'read' 'zext_ln73_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln73_29_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_29"   --->   Operation 83 'read' 'zext_ln73_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln73_28_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_28"   --->   Operation 84 'read' 'zext_ln73_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln73_27_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_27"   --->   Operation 85 'read' 'zext_ln73_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln73_26_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_26"   --->   Operation 86 'read' 'zext_ln73_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv_i86_38_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_38_cast"   --->   Operation 87 'read' 'conv_i86_38_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln73_25_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_25"   --->   Operation 88 'read' 'zext_ln73_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln73_24_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_24"   --->   Operation 89 'read' 'zext_ln73_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln73_23_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_23"   --->   Operation 90 'read' 'zext_ln73_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln73_22_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_22"   --->   Operation 91 'read' 'zext_ln73_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln73_21_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_21"   --->   Operation 92 'read' 'zext_ln73_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln73_20_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_20"   --->   Operation 93 'read' 'zext_ln73_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv_i86_31_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_31_cast"   --->   Operation 94 'read' 'conv_i86_31_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln73_19_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_19"   --->   Operation 95 'read' 'zext_ln73_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln73_18_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_18"   --->   Operation 96 'read' 'zext_ln73_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv_i86_28_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_28_cast"   --->   Operation 97 'read' 'conv_i86_28_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv_i86_27_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_27_cast"   --->   Operation 98 'read' 'conv_i86_27_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln73_17_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_17"   --->   Operation 99 'read' 'zext_ln73_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln73_16_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_16"   --->   Operation 100 'read' 'zext_ln73_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln73_15_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_15"   --->   Operation 101 'read' 'zext_ln73_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv_i86_22_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_22_cast"   --->   Operation 102 'read' 'conv_i86_22_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln73_14_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_14"   --->   Operation 103 'read' 'zext_ln73_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln73_13_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_13"   --->   Operation 104 'read' 'zext_ln73_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln73_12_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_12"   --->   Operation 105 'read' 'zext_ln73_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln73_11_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_11"   --->   Operation 106 'read' 'zext_ln73_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln73_10_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_10"   --->   Operation 107 'read' 'zext_ln73_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln73_9_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_9"   --->   Operation 108 'read' 'zext_ln73_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln73_8_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_8"   --->   Operation 109 'read' 'zext_ln73_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln73_7_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_7"   --->   Operation 110 'read' 'zext_ln73_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln73_6_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_6"   --->   Operation 111 'read' 'zext_ln73_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln73_5_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_5"   --->   Operation 112 'read' 'zext_ln73_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln73_4_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_4"   --->   Operation 113 'read' 'zext_ln73_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv_i86_6_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_6_cast"   --->   Operation 114 'read' 'conv_i86_6_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv_i86_5_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_5_cast"   --->   Operation 115 'read' 'conv_i86_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln73_3_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_3"   --->   Operation 116 'read' 'zext_ln73_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln73_2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_2"   --->   Operation 117 'read' 'zext_ln73_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln73_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_1"   --->   Operation 118 'read' 'zext_ln73_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv_i86_1_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_1_cast"   --->   Operation 119 'read' 'conv_i86_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln73_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73"   --->   Operation 120 'read' 'zext_ln73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln73_40_cast = zext i15 %zext_ln73_40_read"   --->   Operation 121 'zext' 'zext_ln73_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv_i86_62_cast_cast = zext i15 %conv_i86_62_cast_read"   --->   Operation 122 'zext' 'conv_i86_62_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln73_39_cast = zext i15 %zext_ln73_39_read"   --->   Operation 123 'zext' 'zext_ln73_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%conv_i86_59_cast_cast = zext i15 %conv_i86_59_cast_read"   --->   Operation 124 'zext' 'conv_i86_59_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln73_38_cast = zext i15 %zext_ln73_38_read"   --->   Operation 125 'zext' 'zext_ln73_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln73_37_cast = zext i15 %zext_ln73_37_read"   --->   Operation 126 'zext' 'zext_ln73_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln73_36_cast = zext i15 %zext_ln73_36_read"   --->   Operation 127 'zext' 'zext_ln73_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%conv_i86_55_cast_cast = zext i15 %conv_i86_55_cast_read"   --->   Operation 128 'zext' 'conv_i86_55_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv_i86_54_cast_cast = zext i15 %conv_i86_54_cast_read"   --->   Operation 129 'zext' 'conv_i86_54_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln73_35_cast = zext i15 %zext_ln73_35_read"   --->   Operation 130 'zext' 'zext_ln73_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln73_34_cast = zext i15 %zext_ln73_34_read"   --->   Operation 131 'zext' 'zext_ln73_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln73_33_cast = zext i15 %zext_ln73_33_read"   --->   Operation 132 'zext' 'zext_ln73_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv_i86_50_cast_cast = zext i15 %conv_i86_50_cast_read"   --->   Operation 133 'zext' 'conv_i86_50_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv_i86_49_cast_cast = zext i15 %conv_i86_49_cast_read"   --->   Operation 134 'zext' 'conv_i86_49_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv_i86_48_cast_cast = zext i15 %conv_i86_48_cast_read"   --->   Operation 135 'zext' 'conv_i86_48_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%conv_i86_46_cast_cast = zext i15 %conv_i86_46_cast_read"   --->   Operation 136 'zext' 'conv_i86_46_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln73_32_cast = zext i15 %zext_ln73_32_read"   --->   Operation 137 'zext' 'zext_ln73_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln73_31_cast = zext i15 %zext_ln73_31_read"   --->   Operation 138 'zext' 'zext_ln73_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln73_30_cast = zext i15 %zext_ln73_30_read"   --->   Operation 139 'zext' 'zext_ln73_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln73_29_cast = zext i15 %zext_ln73_29_read"   --->   Operation 140 'zext' 'zext_ln73_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln73_28_cast = zext i15 %zext_ln73_28_read"   --->   Operation 141 'zext' 'zext_ln73_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln73_27_cast = zext i15 %zext_ln73_27_read"   --->   Operation 142 'zext' 'zext_ln73_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln73_26_cast = zext i15 %zext_ln73_26_read"   --->   Operation 143 'zext' 'zext_ln73_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv_i86_38_cast_cast = zext i15 %conv_i86_38_cast_read"   --->   Operation 144 'zext' 'conv_i86_38_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln73_25_cast = zext i15 %zext_ln73_25_read"   --->   Operation 145 'zext' 'zext_ln73_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln73_24_cast = zext i15 %zext_ln73_24_read"   --->   Operation 146 'zext' 'zext_ln73_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln73_23_cast = zext i15 %zext_ln73_23_read"   --->   Operation 147 'zext' 'zext_ln73_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln73_22_cast = zext i15 %zext_ln73_22_read"   --->   Operation 148 'zext' 'zext_ln73_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln73_21_cast = zext i15 %zext_ln73_21_read"   --->   Operation 149 'zext' 'zext_ln73_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln73_20_cast = zext i15 %zext_ln73_20_read"   --->   Operation 150 'zext' 'zext_ln73_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv_i86_31_cast_cast = zext i15 %conv_i86_31_cast_read"   --->   Operation 151 'zext' 'conv_i86_31_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln73_19_cast = zext i15 %zext_ln73_19_read"   --->   Operation 152 'zext' 'zext_ln73_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln73_18_cast = zext i15 %zext_ln73_18_read"   --->   Operation 153 'zext' 'zext_ln73_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%conv_i86_28_cast_cast = zext i15 %conv_i86_28_cast_read"   --->   Operation 154 'zext' 'conv_i86_28_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv_i86_27_cast_cast = zext i15 %conv_i86_27_cast_read"   --->   Operation 155 'zext' 'conv_i86_27_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln73_17_cast = zext i15 %zext_ln73_17_read"   --->   Operation 156 'zext' 'zext_ln73_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln73_16_cast = zext i15 %zext_ln73_16_read"   --->   Operation 157 'zext' 'zext_ln73_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln73_15_cast = zext i15 %zext_ln73_15_read"   --->   Operation 158 'zext' 'zext_ln73_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv_i86_22_cast_cast = zext i15 %conv_i86_22_cast_read"   --->   Operation 159 'zext' 'conv_i86_22_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln73_14_cast = zext i15 %zext_ln73_14_read"   --->   Operation 160 'zext' 'zext_ln73_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln73_13_cast = zext i15 %zext_ln73_13_read"   --->   Operation 161 'zext' 'zext_ln73_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln73_12_cast = zext i15 %zext_ln73_12_read"   --->   Operation 162 'zext' 'zext_ln73_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln73_11_cast = zext i15 %zext_ln73_11_read"   --->   Operation 163 'zext' 'zext_ln73_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln73_10_cast = zext i15 %zext_ln73_10_read"   --->   Operation 164 'zext' 'zext_ln73_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln73_9_cast = zext i15 %zext_ln73_9_read"   --->   Operation 165 'zext' 'zext_ln73_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln73_8_cast = zext i15 %zext_ln73_8_read"   --->   Operation 166 'zext' 'zext_ln73_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln73_7_cast = zext i15 %zext_ln73_7_read"   --->   Operation 167 'zext' 'zext_ln73_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln73_6_cast = zext i15 %zext_ln73_6_read"   --->   Operation 168 'zext' 'zext_ln73_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln73_5_cast = zext i15 %zext_ln73_5_read"   --->   Operation 169 'zext' 'zext_ln73_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln73_4_cast = zext i15 %zext_ln73_4_read"   --->   Operation 170 'zext' 'zext_ln73_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%conv_i86_6_cast_cast = zext i15 %conv_i86_6_cast_read"   --->   Operation 171 'zext' 'conv_i86_6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%conv_i86_5_cast_cast = zext i15 %conv_i86_5_cast_read"   --->   Operation 172 'zext' 'conv_i86_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln73_3_cast = zext i15 %zext_ln73_3_read"   --->   Operation 173 'zext' 'zext_ln73_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln73_2_cast = zext i15 %zext_ln73_2_read"   --->   Operation 174 'zext' 'zext_ln73_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln73_1_cast = zext i15 %zext_ln73_1_read"   --->   Operation 175 'zext' 'zext_ln73_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%conv_i86_1_cast_cast = zext i15 %conv_i86_1_cast_read"   --->   Operation 176 'zext' 'conv_i86_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln73_cast = zext i15 %zext_ln73_read"   --->   Operation 177 'zext' 'zext_ln73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_bias, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 178 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 179 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %layer2_weights_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 180 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 181 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 182 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 183 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 184 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 185 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 186 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 187 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 188 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 189 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 190 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 191 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 192 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 193 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 194 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 195 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 196 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %layer2_weights_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 197 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 198 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 199 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 200 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 201 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %layer2_weights_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 202 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 203 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 204 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 205 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_32, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 206 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_33, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 207 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_34, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 208 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 209 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 210 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer2_weights_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 211 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %layer2_weights_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 212 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 213 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 214 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 215 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 216 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 217 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_44, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 218 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_45, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 219 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_46, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 220 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_48, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 221 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_49, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 222 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %layer2_weights_50, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 223 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_51, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 224 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_52, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 225 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_53, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 226 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_54, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 227 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %layer2_weights_55, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 228 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_56, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 229 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_57, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 230 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_58, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 231 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i4 %layer2_weights_59, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 232 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_61, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 233 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %layer2_weights_62, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 234 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_63, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 235 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 236 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 237 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [nn.cpp:68]   --->   Operation 238 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (1.77ns)   --->   "%icmp_ln68 = icmp_eq  i4 %i_1, i4 10" [nn.cpp:68]   --->   Operation 239 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (1.77ns)   --->   "%add_ln68 = add i4 %i_1, i4 1" [nn.cpp:68]   --->   Operation 240 'add' 'add_ln68' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.body31.split, void %for.end56.exitStub" [nn.cpp:68]   --->   Operation 241 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %i_1" [nn.cpp:68]   --->   Operation 242 'zext' 'zext_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%layer2_weights_0_addr = getelementptr i11 %layer2_weights_0, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 243 'getelementptr' 'layer2_weights_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 244 [2/2] (3.25ns)   --->   "%layer2_weights_0_load = load i4 %layer2_weights_0_addr" [nn.cpp:73]   --->   Operation 244 'load' 'layer2_weights_0_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%layer2_weights_1_addr = getelementptr i7 %layer2_weights_1, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 245 'getelementptr' 'layer2_weights_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 246 [2/2] (3.25ns)   --->   "%layer2_weights_1_load = load i4 %layer2_weights_1_addr" [nn.cpp:73]   --->   Operation 246 'load' 'layer2_weights_1_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 10> <RAM>
ST_1 : Operation 247 [1/1] (1.61ns)   --->   "%store_ln68 = store i4 %add_ln68, i4 %i" [nn.cpp:68]   --->   Operation 247 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 4.70>
ST_2 : Operation 248 [1/2] (3.25ns)   --->   "%layer2_weights_0_load = load i4 %layer2_weights_0_addr" [nn.cpp:73]   --->   Operation 248 'load' 'layer2_weights_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_2 : Operation 249 [1/2] (3.25ns)   --->   "%layer2_weights_1_load = load i4 %layer2_weights_1_addr" [nn.cpp:73]   --->   Operation 249 'load' 'layer2_weights_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 10> <RAM>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i7 %layer2_weights_1_load" [nn.cpp:73]   --->   Operation 250 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [3/3] (1.45ns) (grouped into DSP with root node add_ln73)   --->   "%mul_ln73_1 = mul i22 %sext_ln73_1, i22 %conv_i86_1_cast_cast" [nn.cpp:73]   --->   Operation 251 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%layer2_weights_2_addr = getelementptr i10 %layer2_weights_2, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 252 'getelementptr' 'layer2_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [2/2] (3.25ns)   --->   "%layer2_weights_2_load = load i4 %layer2_weights_2_addr" [nn.cpp:73]   --->   Operation 253 'load' 'layer2_weights_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i11 %layer2_weights_0_load" [nn.cpp:73]   --->   Operation 254 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (5.58ns)   --->   "%mul_ln73 = mul i24 %sext_ln73, i24 %zext_ln73_cast" [nn.cpp:73]   --->   Operation 255 'mul' 'mul_ln73' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [2/3] (1.45ns) (grouped into DSP with root node add_ln73)   --->   "%mul_ln73_1 = mul i22 %sext_ln73_1, i22 %conv_i86_1_cast_cast" [nn.cpp:73]   --->   Operation 256 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln73, i32 8, i32 23" [nn.cpp:73]   --->   Operation 257 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/2] (3.25ns)   --->   "%layer2_weights_2_load = load i4 %layer2_weights_2_addr" [nn.cpp:73]   --->   Operation 258 'load' 'layer2_weights_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln73_3 = sext i10 %layer2_weights_2_load" [nn.cpp:73]   --->   Operation 259 'sext' 'sext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_1)   --->   "%mul_ln73_2 = mul i24 %sext_ln73_3, i24 %zext_ln73_1_cast" [nn.cpp:73]   --->   Operation 260 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%layer2_weights_3_addr = getelementptr i11 %layer2_weights_3, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 261 'getelementptr' 'layer2_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [2/2] (3.25ns)   --->   "%layer2_weights_3_load = load i4 %layer2_weights_3_addr" [nn.cpp:73]   --->   Operation 262 'load' 'layer2_weights_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 263 [1/3] (0.00ns) (grouped into DSP with root node add_ln73)   --->   "%mul_ln73_1 = mul i22 %sext_ln73_1, i22 %conv_i86_1_cast_cast" [nn.cpp:73]   --->   Operation 263 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:73]   --->   Operation 264 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns) (grouped into DSP with root node add_ln73)   --->   "%sext_ln73_2 = sext i22 %mul_ln73_1" [nn.cpp:73]   --->   Operation 265 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73 = add i24 %shl_ln1, i24 %sext_ln73_2" [nn.cpp:73]   --->   Operation 266 'add' 'add_ln73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 267 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_1)   --->   "%mul_ln73_2 = mul i24 %sext_ln73_3, i24 %zext_ln73_1_cast" [nn.cpp:73]   --->   Operation 267 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 268 [1/2] (3.25ns)   --->   "%layer2_weights_3_load = load i4 %layer2_weights_3_addr" [nn.cpp:73]   --->   Operation 268 'load' 'layer2_weights_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln73_4 = sext i11 %layer2_weights_3_load" [nn.cpp:73]   --->   Operation 269 'sext' 'sext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_2)   --->   "%mul_ln73_3 = mul i24 %sext_ln73_4, i24 %zext_ln73_2_cast" [nn.cpp:73]   --->   Operation 270 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%layer2_weights_4_addr = getelementptr i10 %layer2_weights_4, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 271 'getelementptr' 'layer2_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [2/2] (3.25ns)   --->   "%layer2_weights_4_load = load i4 %layer2_weights_4_addr" [nn.cpp:73]   --->   Operation 272 'load' 'layer2_weights_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 4.70>
ST_5 : Operation 273 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73 = add i24 %shl_ln1, i24 %sext_ln73_2" [nn.cpp:73]   --->   Operation 273 'add' 'add_ln73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 274 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_1)   --->   "%mul_ln73_2 = mul i24 %sext_ln73_3, i24 %zext_ln73_1_cast" [nn.cpp:73]   --->   Operation 274 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73, i32 8, i32 23" [nn.cpp:73]   --->   Operation 275 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln73_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:73]   --->   Operation 276 'bitconcatenate' 'shl_ln73_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_1 = add i24 %shl_ln73_1, i24 %mul_ln73_2" [nn.cpp:73]   --->   Operation 277 'add' 'add_ln73_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 278 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_2)   --->   "%mul_ln73_3 = mul i24 %sext_ln73_4, i24 %zext_ln73_2_cast" [nn.cpp:73]   --->   Operation 278 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 279 [1/2] (3.25ns)   --->   "%layer2_weights_4_load = load i4 %layer2_weights_4_addr" [nn.cpp:73]   --->   Operation 279 'load' 'layer2_weights_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln73_5 = sext i10 %layer2_weights_4_load" [nn.cpp:73]   --->   Operation 280 'sext' 'sext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_3)   --->   "%mul_ln73_4 = mul i24 %sext_ln73_5, i24 %zext_ln73_3_cast" [nn.cpp:73]   --->   Operation 281 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%layer2_weights_5_addr = getelementptr i8 %layer2_weights_5, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 282 'getelementptr' 'layer2_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [2/2] (3.25ns)   --->   "%layer2_weights_5_load = load i4 %layer2_weights_5_addr" [nn.cpp:73]   --->   Operation 283 'load' 'layer2_weights_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 284 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_1 = add i24 %shl_ln73_1, i24 %mul_ln73_2" [nn.cpp:73]   --->   Operation 284 'add' 'add_ln73_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 285 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_2)   --->   "%mul_ln73_3 = mul i24 %sext_ln73_4, i24 %zext_ln73_2_cast" [nn.cpp:73]   --->   Operation 285 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_1, i32 8, i32 23" [nn.cpp:73]   --->   Operation 286 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln73_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [nn.cpp:73]   --->   Operation 287 'bitconcatenate' 'shl_ln73_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_2 = add i24 %shl_ln73_2, i24 %mul_ln73_3" [nn.cpp:73]   --->   Operation 288 'add' 'add_ln73_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 289 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_3)   --->   "%mul_ln73_4 = mul i24 %sext_ln73_5, i24 %zext_ln73_3_cast" [nn.cpp:73]   --->   Operation 289 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 290 [1/2] (3.25ns)   --->   "%layer2_weights_5_load = load i4 %layer2_weights_5_addr" [nn.cpp:73]   --->   Operation 290 'load' 'layer2_weights_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_6 = sext i8 %layer2_weights_5_load" [nn.cpp:73]   --->   Operation 291 'sext' 'sext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 292 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_4)   --->   "%mul_ln73_5 = mul i23 %sext_ln73_6, i23 %conv_i86_5_cast_cast" [nn.cpp:73]   --->   Operation 292 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%layer2_weights_6_addr = getelementptr i9 %layer2_weights_6, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 293 'getelementptr' 'layer2_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 294 [2/2] (3.25ns)   --->   "%layer2_weights_6_load = load i4 %layer2_weights_6_addr" [nn.cpp:73]   --->   Operation 294 'load' 'layer2_weights_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 4.70>
ST_7 : Operation 295 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_2 = add i24 %shl_ln73_2, i24 %mul_ln73_3" [nn.cpp:73]   --->   Operation 295 'add' 'add_ln73_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 296 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_3)   --->   "%mul_ln73_4 = mul i24 %sext_ln73_5, i24 %zext_ln73_3_cast" [nn.cpp:73]   --->   Operation 296 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_2, i32 8, i32 23" [nn.cpp:73]   --->   Operation 297 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln73_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0" [nn.cpp:73]   --->   Operation 298 'bitconcatenate' 'shl_ln73_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 299 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_3 = add i24 %shl_ln73_3, i24 %mul_ln73_4" [nn.cpp:73]   --->   Operation 299 'add' 'add_ln73_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 300 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_4)   --->   "%mul_ln73_5 = mul i23 %sext_ln73_6, i23 %conv_i86_5_cast_cast" [nn.cpp:73]   --->   Operation 300 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 301 [1/2] (3.25ns)   --->   "%layer2_weights_6_load = load i4 %layer2_weights_6_addr" [nn.cpp:73]   --->   Operation 301 'load' 'layer2_weights_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 10> <RAM>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln73_8 = sext i9 %layer2_weights_6_load" [nn.cpp:73]   --->   Operation 302 'sext' 'sext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_5)   --->   "%mul_ln73_6 = mul i24 %sext_ln73_8, i24 %conv_i86_6_cast_cast" [nn.cpp:73]   --->   Operation 303 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%layer2_weights_7_addr = getelementptr i11 %layer2_weights_7, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 304 'getelementptr' 'layer2_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [2/2] (3.25ns)   --->   "%layer2_weights_7_load = load i4 %layer2_weights_7_addr" [nn.cpp:73]   --->   Operation 305 'load' 'layer2_weights_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 4.70>
ST_8 : Operation 306 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_3 = add i24 %shl_ln73_3, i24 %mul_ln73_4" [nn.cpp:73]   --->   Operation 306 'add' 'add_ln73_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 307 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_4)   --->   "%mul_ln73_5 = mul i23 %sext_ln73_6, i23 %conv_i86_5_cast_cast" [nn.cpp:73]   --->   Operation 307 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_3, i32 8, i32 23" [nn.cpp:73]   --->   Operation 308 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln73_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:73]   --->   Operation 309 'bitconcatenate' 'shl_ln73_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.00ns) (grouped into DSP with root node add_ln73_4)   --->   "%sext_ln73_7 = sext i23 %mul_ln73_5" [nn.cpp:73]   --->   Operation 310 'sext' 'sext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 311 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_4 = add i24 %shl_ln73_4, i24 %sext_ln73_7" [nn.cpp:73]   --->   Operation 311 'add' 'add_ln73_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 312 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_5)   --->   "%mul_ln73_6 = mul i24 %sext_ln73_8, i24 %conv_i86_6_cast_cast" [nn.cpp:73]   --->   Operation 312 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 313 [1/2] (3.25ns)   --->   "%layer2_weights_7_load = load i4 %layer2_weights_7_addr" [nn.cpp:73]   --->   Operation 313 'load' 'layer2_weights_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln73_9 = sext i11 %layer2_weights_7_load" [nn.cpp:73]   --->   Operation 314 'sext' 'sext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 315 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_6)   --->   "%mul_ln73_7 = mul i24 %sext_ln73_9, i24 %zext_ln73_4_cast" [nn.cpp:73]   --->   Operation 315 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%layer2_weights_8_addr = getelementptr i11 %layer2_weights_8, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 316 'getelementptr' 'layer2_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 317 [2/2] (3.25ns)   --->   "%layer2_weights_8_load = load i4 %layer2_weights_8_addr" [nn.cpp:73]   --->   Operation 317 'load' 'layer2_weights_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 4.70>
ST_9 : Operation 318 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_4 = add i24 %shl_ln73_4, i24 %sext_ln73_7" [nn.cpp:73]   --->   Operation 318 'add' 'add_ln73_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 319 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_5)   --->   "%mul_ln73_6 = mul i24 %sext_ln73_8, i24 %conv_i86_6_cast_cast" [nn.cpp:73]   --->   Operation 319 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_4, i32 8, i32 23" [nn.cpp:73]   --->   Operation 320 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln73_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:73]   --->   Operation 321 'bitconcatenate' 'shl_ln73_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 322 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_5 = add i24 %shl_ln73_5, i24 %mul_ln73_6" [nn.cpp:73]   --->   Operation 322 'add' 'add_ln73_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 323 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_6)   --->   "%mul_ln73_7 = mul i24 %sext_ln73_9, i24 %zext_ln73_4_cast" [nn.cpp:73]   --->   Operation 323 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 324 [1/2] (3.25ns)   --->   "%layer2_weights_8_load = load i4 %layer2_weights_8_addr" [nn.cpp:73]   --->   Operation 324 'load' 'layer2_weights_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln73_41 = zext i11 %layer2_weights_8_load" [nn.cpp:73]   --->   Operation 325 'zext' 'zext_ln73_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_7)   --->   "%mul_ln73_8 = mul i24 %zext_ln73_41, i24 %zext_ln73_5_cast" [nn.cpp:73]   --->   Operation 326 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%layer2_weights_9_addr = getelementptr i11 %layer2_weights_9, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 327 'getelementptr' 'layer2_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [2/2] (3.25ns)   --->   "%layer2_weights_9_load = load i4 %layer2_weights_9_addr" [nn.cpp:73]   --->   Operation 328 'load' 'layer2_weights_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 4.70>
ST_10 : Operation 329 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_5 = add i24 %shl_ln73_5, i24 %mul_ln73_6" [nn.cpp:73]   --->   Operation 329 'add' 'add_ln73_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 330 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_6)   --->   "%mul_ln73_7 = mul i24 %sext_ln73_9, i24 %zext_ln73_4_cast" [nn.cpp:73]   --->   Operation 330 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_5, i32 8, i32 23" [nn.cpp:73]   --->   Operation 331 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%shl_ln73_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:73]   --->   Operation 332 'bitconcatenate' 'shl_ln73_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_6 = add i24 %shl_ln73_6, i24 %mul_ln73_7" [nn.cpp:73]   --->   Operation 333 'add' 'add_ln73_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 334 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_7)   --->   "%mul_ln73_8 = mul i24 %zext_ln73_41, i24 %zext_ln73_5_cast" [nn.cpp:73]   --->   Operation 334 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 335 [1/2] (3.25ns)   --->   "%layer2_weights_9_load = load i4 %layer2_weights_9_addr" [nn.cpp:73]   --->   Operation 335 'load' 'layer2_weights_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln73_10 = sext i11 %layer2_weights_9_load" [nn.cpp:73]   --->   Operation 336 'sext' 'sext_ln73_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 337 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_8)   --->   "%mul_ln73_9 = mul i24 %sext_ln73_10, i24 %zext_ln73_6_cast" [nn.cpp:73]   --->   Operation 337 'mul' 'mul_ln73_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%layer2_weights_12_addr = getelementptr i12 %layer2_weights_12, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 338 'getelementptr' 'layer2_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [2/2] (3.25ns)   --->   "%layer2_weights_12_load = load i4 %layer2_weights_12_addr" [nn.cpp:73]   --->   Operation 339 'load' 'layer2_weights_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 4.70>
ST_11 : Operation 340 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_6 = add i24 %shl_ln73_6, i24 %mul_ln73_7" [nn.cpp:73]   --->   Operation 340 'add' 'add_ln73_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 341 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_7)   --->   "%mul_ln73_8 = mul i24 %zext_ln73_41, i24 %zext_ln73_5_cast" [nn.cpp:73]   --->   Operation 341 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_6, i32 8, i32 23" [nn.cpp:73]   --->   Operation 342 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln73_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:73]   --->   Operation 343 'bitconcatenate' 'shl_ln73_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 344 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_7 = add i24 %shl_ln73_7, i24 %mul_ln73_8" [nn.cpp:73]   --->   Operation 344 'add' 'add_ln73_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 345 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_8)   --->   "%mul_ln73_9 = mul i24 %sext_ln73_10, i24 %zext_ln73_6_cast" [nn.cpp:73]   --->   Operation 345 'mul' 'mul_ln73_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 346 [1/2] (3.25ns)   --->   "%layer2_weights_12_load = load i4 %layer2_weights_12_addr" [nn.cpp:73]   --->   Operation 346 'load' 'layer2_weights_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln73_11 = sext i12 %layer2_weights_12_load" [nn.cpp:73]   --->   Operation 347 'sext' 'sext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 348 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_9)   --->   "%mul_ln73_10 = mul i24 %sext_ln73_11, i24 %zext_ln73_7_cast" [nn.cpp:73]   --->   Operation 348 'mul' 'mul_ln73_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%layer2_weights_13_addr = getelementptr i10 %layer2_weights_13, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 349 'getelementptr' 'layer2_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 350 [2/2] (3.25ns)   --->   "%layer2_weights_13_load = load i4 %layer2_weights_13_addr" [nn.cpp:73]   --->   Operation 350 'load' 'layer2_weights_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 4.70>
ST_12 : Operation 351 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_7 = add i24 %shl_ln73_7, i24 %mul_ln73_8" [nn.cpp:73]   --->   Operation 351 'add' 'add_ln73_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 352 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_8)   --->   "%mul_ln73_9 = mul i24 %sext_ln73_10, i24 %zext_ln73_6_cast" [nn.cpp:73]   --->   Operation 352 'mul' 'mul_ln73_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_7, i32 8, i32 23" [nn.cpp:73]   --->   Operation 353 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln73_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:73]   --->   Operation 354 'bitconcatenate' 'shl_ln73_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_8 = add i24 %shl_ln73_8, i24 %mul_ln73_9" [nn.cpp:73]   --->   Operation 355 'add' 'add_ln73_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 356 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_9)   --->   "%mul_ln73_10 = mul i24 %sext_ln73_11, i24 %zext_ln73_7_cast" [nn.cpp:73]   --->   Operation 356 'mul' 'mul_ln73_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 357 [1/2] (3.25ns)   --->   "%layer2_weights_13_load = load i4 %layer2_weights_13_addr" [nn.cpp:73]   --->   Operation 357 'load' 'layer2_weights_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln73_12 = sext i10 %layer2_weights_13_load" [nn.cpp:73]   --->   Operation 358 'sext' 'sext_ln73_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_10)   --->   "%mul_ln73_11 = mul i24 %sext_ln73_12, i24 %zext_ln73_8_cast" [nn.cpp:73]   --->   Operation 359 'mul' 'mul_ln73_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%layer2_weights_14_addr = getelementptr i11 %layer2_weights_14, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 360 'getelementptr' 'layer2_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 361 [2/2] (3.25ns)   --->   "%layer2_weights_14_load = load i4 %layer2_weights_14_addr" [nn.cpp:73]   --->   Operation 361 'load' 'layer2_weights_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 4.70>
ST_13 : Operation 362 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_8 = add i24 %shl_ln73_8, i24 %mul_ln73_9" [nn.cpp:73]   --->   Operation 362 'add' 'add_ln73_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 363 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_9)   --->   "%mul_ln73_10 = mul i24 %sext_ln73_11, i24 %zext_ln73_7_cast" [nn.cpp:73]   --->   Operation 363 'mul' 'mul_ln73_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_8, i32 8, i32 23" [nn.cpp:73]   --->   Operation 364 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "%shl_ln73_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:73]   --->   Operation 365 'bitconcatenate' 'shl_ln73_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 366 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_9 = add i24 %shl_ln73_9, i24 %mul_ln73_10" [nn.cpp:73]   --->   Operation 366 'add' 'add_ln73_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 367 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_10)   --->   "%mul_ln73_11 = mul i24 %sext_ln73_12, i24 %zext_ln73_8_cast" [nn.cpp:73]   --->   Operation 367 'mul' 'mul_ln73_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 368 [1/2] (3.25ns)   --->   "%layer2_weights_14_load = load i4 %layer2_weights_14_addr" [nn.cpp:73]   --->   Operation 368 'load' 'layer2_weights_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln73_13 = sext i11 %layer2_weights_14_load" [nn.cpp:73]   --->   Operation 369 'sext' 'sext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 370 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_11)   --->   "%mul_ln73_12 = mul i24 %sext_ln73_13, i24 %zext_ln73_9_cast" [nn.cpp:73]   --->   Operation 370 'mul' 'mul_ln73_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%layer2_weights_15_addr = getelementptr i11 %layer2_weights_15, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 371 'getelementptr' 'layer2_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [2/2] (3.25ns)   --->   "%layer2_weights_15_load = load i4 %layer2_weights_15_addr" [nn.cpp:73]   --->   Operation 372 'load' 'layer2_weights_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 14 <SV = 13> <Delay = 4.70>
ST_14 : Operation 373 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_9 = add i24 %shl_ln73_9, i24 %mul_ln73_10" [nn.cpp:73]   --->   Operation 373 'add' 'add_ln73_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 374 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_10)   --->   "%mul_ln73_11 = mul i24 %sext_ln73_12, i24 %zext_ln73_8_cast" [nn.cpp:73]   --->   Operation 374 'mul' 'mul_ln73_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_9, i32 8, i32 23" [nn.cpp:73]   --->   Operation 375 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln73_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:73]   --->   Operation 376 'bitconcatenate' 'shl_ln73_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_10 = add i24 %shl_ln73_s, i24 %mul_ln73_11" [nn.cpp:73]   --->   Operation 377 'add' 'add_ln73_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 378 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_11)   --->   "%mul_ln73_12 = mul i24 %sext_ln73_13, i24 %zext_ln73_9_cast" [nn.cpp:73]   --->   Operation 378 'mul' 'mul_ln73_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 379 [1/2] (3.25ns)   --->   "%layer2_weights_15_load = load i4 %layer2_weights_15_addr" [nn.cpp:73]   --->   Operation 379 'load' 'layer2_weights_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln73_14 = sext i11 %layer2_weights_15_load" [nn.cpp:73]   --->   Operation 380 'sext' 'sext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 381 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_12)   --->   "%mul_ln73_13 = mul i24 %sext_ln73_14, i24 %zext_ln73_10_cast" [nn.cpp:73]   --->   Operation 381 'mul' 'mul_ln73_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 382 [1/1] (0.00ns)   --->   "%layer2_weights_16_addr = getelementptr i11 %layer2_weights_16, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 382 'getelementptr' 'layer2_weights_16_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 383 [2/2] (3.25ns)   --->   "%layer2_weights_16_load = load i4 %layer2_weights_16_addr" [nn.cpp:73]   --->   Operation 383 'load' 'layer2_weights_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 15 <SV = 14> <Delay = 4.70>
ST_15 : Operation 384 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_10 = add i24 %shl_ln73_s, i24 %mul_ln73_11" [nn.cpp:73]   --->   Operation 384 'add' 'add_ln73_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 385 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_11)   --->   "%mul_ln73_12 = mul i24 %sext_ln73_13, i24 %zext_ln73_9_cast" [nn.cpp:73]   --->   Operation 385 'mul' 'mul_ln73_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_10, i32 8, i32 23" [nn.cpp:73]   --->   Operation 386 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%shl_ln73_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:73]   --->   Operation 387 'bitconcatenate' 'shl_ln73_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_11 = add i24 %shl_ln73_10, i24 %mul_ln73_12" [nn.cpp:73]   --->   Operation 388 'add' 'add_ln73_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 389 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_12)   --->   "%mul_ln73_13 = mul i24 %sext_ln73_14, i24 %zext_ln73_10_cast" [nn.cpp:73]   --->   Operation 389 'mul' 'mul_ln73_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 390 [1/2] (3.25ns)   --->   "%layer2_weights_16_load = load i4 %layer2_weights_16_addr" [nn.cpp:73]   --->   Operation 390 'load' 'layer2_weights_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln73_15 = sext i11 %layer2_weights_16_load" [nn.cpp:73]   --->   Operation 391 'sext' 'sext_ln73_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 392 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_13)   --->   "%mul_ln73_14 = mul i24 %sext_ln73_15, i24 %zext_ln73_11_cast" [nn.cpp:73]   --->   Operation 392 'mul' 'mul_ln73_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%layer2_weights_18_addr = getelementptr i12 %layer2_weights_18, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 393 'getelementptr' 'layer2_weights_18_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 394 [2/2] (3.25ns)   --->   "%layer2_weights_18_load = load i4 %layer2_weights_18_addr" [nn.cpp:73]   --->   Operation 394 'load' 'layer2_weights_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>

State 16 <SV = 15> <Delay = 4.70>
ST_16 : Operation 395 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_11 = add i24 %shl_ln73_10, i24 %mul_ln73_12" [nn.cpp:73]   --->   Operation 395 'add' 'add_ln73_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 396 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_12)   --->   "%mul_ln73_13 = mul i24 %sext_ln73_14, i24 %zext_ln73_10_cast" [nn.cpp:73]   --->   Operation 396 'mul' 'mul_ln73_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_11, i32 8, i32 23" [nn.cpp:73]   --->   Operation 397 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln73_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:73]   --->   Operation 398 'bitconcatenate' 'shl_ln73_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 399 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_12 = add i24 %shl_ln73_11, i24 %mul_ln73_13" [nn.cpp:73]   --->   Operation 399 'add' 'add_ln73_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 400 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_13)   --->   "%mul_ln73_14 = mul i24 %sext_ln73_15, i24 %zext_ln73_11_cast" [nn.cpp:73]   --->   Operation 400 'mul' 'mul_ln73_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 401 [1/2] (3.25ns)   --->   "%layer2_weights_18_load = load i4 %layer2_weights_18_addr" [nn.cpp:73]   --->   Operation 401 'load' 'layer2_weights_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_16 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln73_16 = sext i12 %layer2_weights_18_load" [nn.cpp:73]   --->   Operation 402 'sext' 'sext_ln73_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 403 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_14)   --->   "%mul_ln73_15 = mul i24 %sext_ln73_16, i24 %zext_ln73_12_cast" [nn.cpp:73]   --->   Operation 403 'mul' 'mul_ln73_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%layer2_weights_20_addr = getelementptr i10 %layer2_weights_20, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 404 'getelementptr' 'layer2_weights_20_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 405 [2/2] (3.25ns)   --->   "%layer2_weights_20_load = load i4 %layer2_weights_20_addr" [nn.cpp:73]   --->   Operation 405 'load' 'layer2_weights_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 4.70>
ST_17 : Operation 406 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_12 = add i24 %shl_ln73_11, i24 %mul_ln73_13" [nn.cpp:73]   --->   Operation 406 'add' 'add_ln73_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 407 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_13)   --->   "%mul_ln73_14 = mul i24 %sext_ln73_15, i24 %zext_ln73_11_cast" [nn.cpp:73]   --->   Operation 407 'mul' 'mul_ln73_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_12, i32 8, i32 23" [nn.cpp:73]   --->   Operation 408 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%shl_ln73_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:73]   --->   Operation 409 'bitconcatenate' 'shl_ln73_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 410 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_13 = add i24 %shl_ln73_12, i24 %mul_ln73_14" [nn.cpp:73]   --->   Operation 410 'add' 'add_ln73_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 411 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_14)   --->   "%mul_ln73_15 = mul i24 %sext_ln73_16, i24 %zext_ln73_12_cast" [nn.cpp:73]   --->   Operation 411 'mul' 'mul_ln73_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 412 [1/2] (3.25ns)   --->   "%layer2_weights_20_load = load i4 %layer2_weights_20_addr" [nn.cpp:73]   --->   Operation 412 'load' 'layer2_weights_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln73_17 = sext i10 %layer2_weights_20_load" [nn.cpp:73]   --->   Operation 413 'sext' 'sext_ln73_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 414 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_15)   --->   "%mul_ln73_16 = mul i24 %sext_ln73_17, i24 %zext_ln73_13_cast" [nn.cpp:73]   --->   Operation 414 'mul' 'mul_ln73_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 415 [1/1] (0.00ns)   --->   "%layer2_weights_21_addr = getelementptr i10 %layer2_weights_21, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 415 'getelementptr' 'layer2_weights_21_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 416 [2/2] (3.25ns)   --->   "%layer2_weights_21_load = load i4 %layer2_weights_21_addr" [nn.cpp:73]   --->   Operation 416 'load' 'layer2_weights_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 18 <SV = 17> <Delay = 4.70>
ST_18 : Operation 417 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_13 = add i24 %shl_ln73_12, i24 %mul_ln73_14" [nn.cpp:73]   --->   Operation 417 'add' 'add_ln73_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 418 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_14)   --->   "%mul_ln73_15 = mul i24 %sext_ln73_16, i24 %zext_ln73_12_cast" [nn.cpp:73]   --->   Operation 418 'mul' 'mul_ln73_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_13, i32 8, i32 23" [nn.cpp:73]   --->   Operation 419 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 420 [1/1] (0.00ns)   --->   "%shl_ln73_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:73]   --->   Operation 420 'bitconcatenate' 'shl_ln73_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 421 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_14 = add i24 %shl_ln73_13, i24 %mul_ln73_15" [nn.cpp:73]   --->   Operation 421 'add' 'add_ln73_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 422 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_15)   --->   "%mul_ln73_16 = mul i24 %sext_ln73_17, i24 %zext_ln73_13_cast" [nn.cpp:73]   --->   Operation 422 'mul' 'mul_ln73_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 423 [1/2] (3.25ns)   --->   "%layer2_weights_21_load = load i4 %layer2_weights_21_addr" [nn.cpp:73]   --->   Operation 423 'load' 'layer2_weights_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_18 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln73_42 = zext i10 %layer2_weights_21_load" [nn.cpp:73]   --->   Operation 424 'zext' 'zext_ln73_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 425 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_16)   --->   "%mul_ln73_17 = mul i24 %zext_ln73_42, i24 %zext_ln73_14_cast" [nn.cpp:73]   --->   Operation 425 'mul' 'mul_ln73_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 426 [1/1] (0.00ns)   --->   "%layer2_weights_22_addr = getelementptr i6 %layer2_weights_22, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 426 'getelementptr' 'layer2_weights_22_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 427 [2/2] (3.25ns)   --->   "%layer2_weights_22_load = load i4 %layer2_weights_22_addr" [nn.cpp:73]   --->   Operation 427 'load' 'layer2_weights_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>

State 19 <SV = 18> <Delay = 4.70>
ST_19 : Operation 428 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_14 = add i24 %shl_ln73_13, i24 %mul_ln73_15" [nn.cpp:73]   --->   Operation 428 'add' 'add_ln73_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 429 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_15)   --->   "%mul_ln73_16 = mul i24 %sext_ln73_17, i24 %zext_ln73_13_cast" [nn.cpp:73]   --->   Operation 429 'mul' 'mul_ln73_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_14, i32 8, i32 23" [nn.cpp:73]   --->   Operation 430 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln73_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:73]   --->   Operation 431 'bitconcatenate' 'shl_ln73_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 432 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_15 = add i24 %shl_ln73_14, i24 %mul_ln73_16" [nn.cpp:73]   --->   Operation 432 'add' 'add_ln73_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 433 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_16)   --->   "%mul_ln73_17 = mul i24 %zext_ln73_42, i24 %zext_ln73_14_cast" [nn.cpp:73]   --->   Operation 433 'mul' 'mul_ln73_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 434 [1/2] (3.25ns)   --->   "%layer2_weights_22_load = load i4 %layer2_weights_22_addr" [nn.cpp:73]   --->   Operation 434 'load' 'layer2_weights_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_19 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln73_18 = sext i6 %layer2_weights_22_load" [nn.cpp:73]   --->   Operation 435 'sext' 'sext_ln73_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 436 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_17)   --->   "%mul_ln73_18 = mul i21 %sext_ln73_18, i21 %conv_i86_22_cast_cast" [nn.cpp:73]   --->   Operation 436 'mul' 'mul_ln73_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 437 [1/1] (0.00ns)   --->   "%layer2_weights_23_addr = getelementptr i11 %layer2_weights_23, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 437 'getelementptr' 'layer2_weights_23_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 438 [2/2] (3.25ns)   --->   "%layer2_weights_23_load = load i4 %layer2_weights_23_addr" [nn.cpp:73]   --->   Operation 438 'load' 'layer2_weights_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 20 <SV = 19> <Delay = 4.70>
ST_20 : Operation 439 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_15 = add i24 %shl_ln73_14, i24 %mul_ln73_16" [nn.cpp:73]   --->   Operation 439 'add' 'add_ln73_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 440 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_16)   --->   "%mul_ln73_17 = mul i24 %zext_ln73_42, i24 %zext_ln73_14_cast" [nn.cpp:73]   --->   Operation 440 'mul' 'mul_ln73_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_15, i32 8, i32 23" [nn.cpp:73]   --->   Operation 441 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 442 [1/1] (0.00ns)   --->   "%shl_ln73_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [nn.cpp:73]   --->   Operation 442 'bitconcatenate' 'shl_ln73_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 443 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_16 = add i24 %shl_ln73_15, i24 %mul_ln73_17" [nn.cpp:73]   --->   Operation 443 'add' 'add_ln73_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 444 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_17)   --->   "%mul_ln73_18 = mul i21 %sext_ln73_18, i21 %conv_i86_22_cast_cast" [nn.cpp:73]   --->   Operation 444 'mul' 'mul_ln73_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 445 [1/2] (3.25ns)   --->   "%layer2_weights_23_load = load i4 %layer2_weights_23_addr" [nn.cpp:73]   --->   Operation 445 'load' 'layer2_weights_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_20 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln73_43 = zext i11 %layer2_weights_23_load" [nn.cpp:73]   --->   Operation 446 'zext' 'zext_ln73_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 447 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_18)   --->   "%mul_ln73_19 = mul i24 %zext_ln73_43, i24 %zext_ln73_15_cast" [nn.cpp:73]   --->   Operation 447 'mul' 'mul_ln73_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 448 [1/1] (0.00ns)   --->   "%layer2_weights_25_addr = getelementptr i11 %layer2_weights_25, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 448 'getelementptr' 'layer2_weights_25_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 449 [2/2] (3.25ns)   --->   "%layer2_weights_25_load = load i4 %layer2_weights_25_addr" [nn.cpp:73]   --->   Operation 449 'load' 'layer2_weights_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 21 <SV = 20> <Delay = 4.70>
ST_21 : Operation 450 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_16 = add i24 %shl_ln73_15, i24 %mul_ln73_17" [nn.cpp:73]   --->   Operation 450 'add' 'add_ln73_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 451 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_17)   --->   "%mul_ln73_18 = mul i21 %sext_ln73_18, i21 %conv_i86_22_cast_cast" [nn.cpp:73]   --->   Operation 451 'mul' 'mul_ln73_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_16, i32 8, i32 23" [nn.cpp:73]   --->   Operation 452 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 453 [1/1] (0.00ns)   --->   "%shl_ln73_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [nn.cpp:73]   --->   Operation 453 'bitconcatenate' 'shl_ln73_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 454 [1/1] (0.00ns) (grouped into DSP with root node add_ln73_17)   --->   "%sext_ln73_19 = sext i21 %mul_ln73_18" [nn.cpp:73]   --->   Operation 454 'sext' 'sext_ln73_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 455 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_17 = add i24 %shl_ln73_16, i24 %sext_ln73_19" [nn.cpp:73]   --->   Operation 455 'add' 'add_ln73_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 456 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_18)   --->   "%mul_ln73_19 = mul i24 %zext_ln73_43, i24 %zext_ln73_15_cast" [nn.cpp:73]   --->   Operation 456 'mul' 'mul_ln73_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 457 [1/2] (3.25ns)   --->   "%layer2_weights_25_load = load i4 %layer2_weights_25_addr" [nn.cpp:73]   --->   Operation 457 'load' 'layer2_weights_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_21 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln73_20 = sext i11 %layer2_weights_25_load" [nn.cpp:73]   --->   Operation 458 'sext' 'sext_ln73_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 459 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_19)   --->   "%mul_ln73_20 = mul i24 %sext_ln73_20, i24 %zext_ln73_16_cast" [nn.cpp:73]   --->   Operation 459 'mul' 'mul_ln73_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 460 [1/1] (0.00ns)   --->   "%layer2_weights_26_addr = getelementptr i11 %layer2_weights_26, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 460 'getelementptr' 'layer2_weights_26_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 461 [2/2] (3.25ns)   --->   "%layer2_weights_26_load = load i4 %layer2_weights_26_addr" [nn.cpp:73]   --->   Operation 461 'load' 'layer2_weights_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 22 <SV = 21> <Delay = 4.70>
ST_22 : Operation 462 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_17 = add i24 %shl_ln73_16, i24 %sext_ln73_19" [nn.cpp:73]   --->   Operation 462 'add' 'add_ln73_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 463 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_18)   --->   "%mul_ln73_19 = mul i24 %zext_ln73_43, i24 %zext_ln73_15_cast" [nn.cpp:73]   --->   Operation 463 'mul' 'mul_ln73_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_17, i32 8, i32 23" [nn.cpp:73]   --->   Operation 464 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 465 [1/1] (0.00ns)   --->   "%shl_ln73_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:73]   --->   Operation 465 'bitconcatenate' 'shl_ln73_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 466 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_18 = add i24 %shl_ln73_17, i24 %mul_ln73_19" [nn.cpp:73]   --->   Operation 466 'add' 'add_ln73_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 467 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_19)   --->   "%mul_ln73_20 = mul i24 %sext_ln73_20, i24 %zext_ln73_16_cast" [nn.cpp:73]   --->   Operation 467 'mul' 'mul_ln73_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 468 [1/2] (3.25ns)   --->   "%layer2_weights_26_load = load i4 %layer2_weights_26_addr" [nn.cpp:73]   --->   Operation 468 'load' 'layer2_weights_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_22 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln73_21 = sext i11 %layer2_weights_26_load" [nn.cpp:73]   --->   Operation 469 'sext' 'sext_ln73_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 470 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_20)   --->   "%mul_ln73_21 = mul i24 %sext_ln73_21, i24 %zext_ln73_17_cast" [nn.cpp:73]   --->   Operation 470 'mul' 'mul_ln73_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 471 [1/1] (0.00ns)   --->   "%layer2_weights_27_addr = getelementptr i8 %layer2_weights_27, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 471 'getelementptr' 'layer2_weights_27_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 472 [2/2] (3.25ns)   --->   "%layer2_weights_27_load = load i4 %layer2_weights_27_addr" [nn.cpp:73]   --->   Operation 472 'load' 'layer2_weights_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>

State 23 <SV = 22> <Delay = 4.70>
ST_23 : Operation 473 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_18 = add i24 %shl_ln73_17, i24 %mul_ln73_19" [nn.cpp:73]   --->   Operation 473 'add' 'add_ln73_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 474 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_19)   --->   "%mul_ln73_20 = mul i24 %sext_ln73_20, i24 %zext_ln73_16_cast" [nn.cpp:73]   --->   Operation 474 'mul' 'mul_ln73_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_18, i32 8, i32 23" [nn.cpp:73]   --->   Operation 475 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 476 [1/1] (0.00ns)   --->   "%shl_ln73_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:73]   --->   Operation 476 'bitconcatenate' 'shl_ln73_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 477 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_19 = add i24 %shl_ln73_18, i24 %mul_ln73_20" [nn.cpp:73]   --->   Operation 477 'add' 'add_ln73_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 478 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_20)   --->   "%mul_ln73_21 = mul i24 %sext_ln73_21, i24 %zext_ln73_17_cast" [nn.cpp:73]   --->   Operation 478 'mul' 'mul_ln73_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 479 [1/2] (3.25ns)   --->   "%layer2_weights_27_load = load i4 %layer2_weights_27_addr" [nn.cpp:73]   --->   Operation 479 'load' 'layer2_weights_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_23 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln73_22 = sext i8 %layer2_weights_27_load" [nn.cpp:73]   --->   Operation 480 'sext' 'sext_ln73_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 481 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_21)   --->   "%mul_ln73_22 = mul i23 %sext_ln73_22, i23 %conv_i86_27_cast_cast" [nn.cpp:73]   --->   Operation 481 'mul' 'mul_ln73_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 482 [1/1] (0.00ns)   --->   "%layer2_weights_28_addr = getelementptr i7 %layer2_weights_28, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 482 'getelementptr' 'layer2_weights_28_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 483 [2/2] (3.25ns)   --->   "%layer2_weights_28_load = load i4 %layer2_weights_28_addr" [nn.cpp:73]   --->   Operation 483 'load' 'layer2_weights_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 10> <RAM>

State 24 <SV = 23> <Delay = 4.70>
ST_24 : Operation 484 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_19 = add i24 %shl_ln73_18, i24 %mul_ln73_20" [nn.cpp:73]   --->   Operation 484 'add' 'add_ln73_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 485 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_20)   --->   "%mul_ln73_21 = mul i24 %sext_ln73_21, i24 %zext_ln73_17_cast" [nn.cpp:73]   --->   Operation 485 'mul' 'mul_ln73_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_19, i32 8, i32 23" [nn.cpp:73]   --->   Operation 486 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln73_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0" [nn.cpp:73]   --->   Operation 487 'bitconcatenate' 'shl_ln73_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 488 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_20 = add i24 %shl_ln73_19, i24 %mul_ln73_21" [nn.cpp:73]   --->   Operation 488 'add' 'add_ln73_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 489 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_21)   --->   "%mul_ln73_22 = mul i23 %sext_ln73_22, i23 %conv_i86_27_cast_cast" [nn.cpp:73]   --->   Operation 489 'mul' 'mul_ln73_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 490 [1/2] (3.25ns)   --->   "%layer2_weights_28_load = load i4 %layer2_weights_28_addr" [nn.cpp:73]   --->   Operation 490 'load' 'layer2_weights_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 10> <RAM>
ST_24 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln73_24 = sext i7 %layer2_weights_28_load" [nn.cpp:73]   --->   Operation 491 'sext' 'sext_ln73_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 492 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_22)   --->   "%mul_ln73_23 = mul i22 %sext_ln73_24, i22 %conv_i86_28_cast_cast" [nn.cpp:73]   --->   Operation 492 'mul' 'mul_ln73_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 493 [1/1] (0.00ns)   --->   "%layer2_weights_29_addr = getelementptr i11 %layer2_weights_29, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 493 'getelementptr' 'layer2_weights_29_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 494 [2/2] (3.25ns)   --->   "%layer2_weights_29_load = load i4 %layer2_weights_29_addr" [nn.cpp:73]   --->   Operation 494 'load' 'layer2_weights_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 25 <SV = 24> <Delay = 4.70>
ST_25 : Operation 495 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_20 = add i24 %shl_ln73_19, i24 %mul_ln73_21" [nn.cpp:73]   --->   Operation 495 'add' 'add_ln73_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 496 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_21)   --->   "%mul_ln73_22 = mul i23 %sext_ln73_22, i23 %conv_i86_27_cast_cast" [nn.cpp:73]   --->   Operation 496 'mul' 'mul_ln73_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_20, i32 8, i32 23" [nn.cpp:73]   --->   Operation 497 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 498 [1/1] (0.00ns)   --->   "%shl_ln73_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0" [nn.cpp:73]   --->   Operation 498 'bitconcatenate' 'shl_ln73_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 499 [1/1] (0.00ns) (grouped into DSP with root node add_ln73_21)   --->   "%sext_ln73_23 = sext i23 %mul_ln73_22" [nn.cpp:73]   --->   Operation 499 'sext' 'sext_ln73_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 500 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_21 = add i24 %shl_ln73_20, i24 %sext_ln73_23" [nn.cpp:73]   --->   Operation 500 'add' 'add_ln73_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 501 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_22)   --->   "%mul_ln73_23 = mul i22 %sext_ln73_24, i22 %conv_i86_28_cast_cast" [nn.cpp:73]   --->   Operation 501 'mul' 'mul_ln73_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 502 [1/2] (3.25ns)   --->   "%layer2_weights_29_load = load i4 %layer2_weights_29_addr" [nn.cpp:73]   --->   Operation 502 'load' 'layer2_weights_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_25 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln73_26 = sext i11 %layer2_weights_29_load" [nn.cpp:73]   --->   Operation 503 'sext' 'sext_ln73_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 504 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_23)   --->   "%mul_ln73_24 = mul i24 %sext_ln73_26, i24 %zext_ln73_18_cast" [nn.cpp:73]   --->   Operation 504 'mul' 'mul_ln73_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 505 [1/1] (0.00ns)   --->   "%layer2_weights_30_addr = getelementptr i12 %layer2_weights_30, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 505 'getelementptr' 'layer2_weights_30_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 506 [2/2] (3.25ns)   --->   "%layer2_weights_30_load = load i4 %layer2_weights_30_addr" [nn.cpp:73]   --->   Operation 506 'load' 'layer2_weights_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>

State 26 <SV = 25> <Delay = 4.70>
ST_26 : Operation 507 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_21 = add i24 %shl_ln73_20, i24 %sext_ln73_23" [nn.cpp:73]   --->   Operation 507 'add' 'add_ln73_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 508 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_22)   --->   "%mul_ln73_23 = mul i22 %sext_ln73_24, i22 %conv_i86_28_cast_cast" [nn.cpp:73]   --->   Operation 508 'mul' 'mul_ln73_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_21, i32 8, i32 23" [nn.cpp:73]   --->   Operation 509 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 510 [1/1] (0.00ns)   --->   "%shl_ln73_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0" [nn.cpp:73]   --->   Operation 510 'bitconcatenate' 'shl_ln73_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 511 [1/1] (0.00ns) (grouped into DSP with root node add_ln73_22)   --->   "%sext_ln73_25 = sext i22 %mul_ln73_23" [nn.cpp:73]   --->   Operation 511 'sext' 'sext_ln73_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 512 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_22 = add i24 %shl_ln73_21, i24 %sext_ln73_25" [nn.cpp:73]   --->   Operation 512 'add' 'add_ln73_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 513 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_23)   --->   "%mul_ln73_24 = mul i24 %sext_ln73_26, i24 %zext_ln73_18_cast" [nn.cpp:73]   --->   Operation 513 'mul' 'mul_ln73_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 514 [1/2] (3.25ns)   --->   "%layer2_weights_30_load = load i4 %layer2_weights_30_addr" [nn.cpp:73]   --->   Operation 514 'load' 'layer2_weights_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_26 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln73_27 = sext i12 %layer2_weights_30_load" [nn.cpp:73]   --->   Operation 515 'sext' 'sext_ln73_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 516 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_24)   --->   "%mul_ln73_25 = mul i24 %sext_ln73_27, i24 %zext_ln73_19_cast" [nn.cpp:73]   --->   Operation 516 'mul' 'mul_ln73_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 517 [1/1] (0.00ns)   --->   "%layer2_weights_31_addr = getelementptr i8 %layer2_weights_31, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 517 'getelementptr' 'layer2_weights_31_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 518 [2/2] (3.25ns)   --->   "%layer2_weights_31_load = load i4 %layer2_weights_31_addr" [nn.cpp:73]   --->   Operation 518 'load' 'layer2_weights_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>

State 27 <SV = 26> <Delay = 4.70>
ST_27 : Operation 519 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_22 = add i24 %shl_ln73_21, i24 %sext_ln73_25" [nn.cpp:73]   --->   Operation 519 'add' 'add_ln73_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 520 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_23)   --->   "%mul_ln73_24 = mul i24 %sext_ln73_26, i24 %zext_ln73_18_cast" [nn.cpp:73]   --->   Operation 520 'mul' 'mul_ln73_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_22, i32 8, i32 23" [nn.cpp:73]   --->   Operation 521 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 522 [1/1] (0.00ns)   --->   "%shl_ln73_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0" [nn.cpp:73]   --->   Operation 522 'bitconcatenate' 'shl_ln73_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 523 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_23 = add i24 %shl_ln73_22, i24 %mul_ln73_24" [nn.cpp:73]   --->   Operation 523 'add' 'add_ln73_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 524 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_24)   --->   "%mul_ln73_25 = mul i24 %sext_ln73_27, i24 %zext_ln73_19_cast" [nn.cpp:73]   --->   Operation 524 'mul' 'mul_ln73_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 525 [1/2] (3.25ns)   --->   "%layer2_weights_31_load = load i4 %layer2_weights_31_addr" [nn.cpp:73]   --->   Operation 525 'load' 'layer2_weights_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_27 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln73_28 = sext i8 %layer2_weights_31_load" [nn.cpp:73]   --->   Operation 526 'sext' 'sext_ln73_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 527 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_25)   --->   "%mul_ln73_26 = mul i23 %sext_ln73_28, i23 %conv_i86_31_cast_cast" [nn.cpp:73]   --->   Operation 527 'mul' 'mul_ln73_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 528 [1/1] (0.00ns)   --->   "%layer2_weights_32_addr = getelementptr i11 %layer2_weights_32, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 528 'getelementptr' 'layer2_weights_32_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 529 [2/2] (3.25ns)   --->   "%layer2_weights_32_load = load i4 %layer2_weights_32_addr" [nn.cpp:73]   --->   Operation 529 'load' 'layer2_weights_32_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 28 <SV = 27> <Delay = 4.70>
ST_28 : Operation 530 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_23 = add i24 %shl_ln73_22, i24 %mul_ln73_24" [nn.cpp:73]   --->   Operation 530 'add' 'add_ln73_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 531 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_24)   --->   "%mul_ln73_25 = mul i24 %sext_ln73_27, i24 %zext_ln73_19_cast" [nn.cpp:73]   --->   Operation 531 'mul' 'mul_ln73_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_23, i32 8, i32 23" [nn.cpp:73]   --->   Operation 532 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 533 [1/1] (0.00ns)   --->   "%shl_ln73_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0" [nn.cpp:73]   --->   Operation 533 'bitconcatenate' 'shl_ln73_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 534 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_24 = add i24 %shl_ln73_23, i24 %mul_ln73_25" [nn.cpp:73]   --->   Operation 534 'add' 'add_ln73_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 535 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_25)   --->   "%mul_ln73_26 = mul i23 %sext_ln73_28, i23 %conv_i86_31_cast_cast" [nn.cpp:73]   --->   Operation 535 'mul' 'mul_ln73_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 536 [1/2] (3.25ns)   --->   "%layer2_weights_32_load = load i4 %layer2_weights_32_addr" [nn.cpp:73]   --->   Operation 536 'load' 'layer2_weights_32_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_28 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln73_30 = sext i11 %layer2_weights_32_load" [nn.cpp:73]   --->   Operation 537 'sext' 'sext_ln73_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 538 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_26)   --->   "%mul_ln73_27 = mul i24 %sext_ln73_30, i24 %zext_ln73_20_cast" [nn.cpp:73]   --->   Operation 538 'mul' 'mul_ln73_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 539 [1/1] (0.00ns)   --->   "%layer2_weights_33_addr = getelementptr i12 %layer2_weights_33, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 539 'getelementptr' 'layer2_weights_33_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 540 [2/2] (3.25ns)   --->   "%layer2_weights_33_load = load i4 %layer2_weights_33_addr" [nn.cpp:73]   --->   Operation 540 'load' 'layer2_weights_33_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>

State 29 <SV = 28> <Delay = 4.70>
ST_29 : Operation 541 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_24 = add i24 %shl_ln73_23, i24 %mul_ln73_25" [nn.cpp:73]   --->   Operation 541 'add' 'add_ln73_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 542 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_25)   --->   "%mul_ln73_26 = mul i23 %sext_ln73_28, i23 %conv_i86_31_cast_cast" [nn.cpp:73]   --->   Operation 542 'mul' 'mul_ln73_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_24, i32 8, i32 23" [nn.cpp:73]   --->   Operation 543 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln73_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0" [nn.cpp:73]   --->   Operation 544 'bitconcatenate' 'shl_ln73_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 545 [1/1] (0.00ns) (grouped into DSP with root node add_ln73_25)   --->   "%sext_ln73_29 = sext i23 %mul_ln73_26" [nn.cpp:73]   --->   Operation 545 'sext' 'sext_ln73_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 546 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_25 = add i24 %shl_ln73_24, i24 %sext_ln73_29" [nn.cpp:73]   --->   Operation 546 'add' 'add_ln73_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 547 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_26)   --->   "%mul_ln73_27 = mul i24 %sext_ln73_30, i24 %zext_ln73_20_cast" [nn.cpp:73]   --->   Operation 547 'mul' 'mul_ln73_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 548 [1/2] (3.25ns)   --->   "%layer2_weights_33_load = load i4 %layer2_weights_33_addr" [nn.cpp:73]   --->   Operation 548 'load' 'layer2_weights_33_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_29 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln73_31 = sext i12 %layer2_weights_33_load" [nn.cpp:73]   --->   Operation 549 'sext' 'sext_ln73_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 550 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_27)   --->   "%mul_ln73_28 = mul i24 %sext_ln73_31, i24 %zext_ln73_21_cast" [nn.cpp:73]   --->   Operation 550 'mul' 'mul_ln73_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 551 [1/1] (0.00ns)   --->   "%layer2_weights_34_addr = getelementptr i10 %layer2_weights_34, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 551 'getelementptr' 'layer2_weights_34_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 552 [2/2] (3.25ns)   --->   "%layer2_weights_34_load = load i4 %layer2_weights_34_addr" [nn.cpp:73]   --->   Operation 552 'load' 'layer2_weights_34_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 30 <SV = 29> <Delay = 4.70>
ST_30 : Operation 553 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_25 = add i24 %shl_ln73_24, i24 %sext_ln73_29" [nn.cpp:73]   --->   Operation 553 'add' 'add_ln73_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 554 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_26)   --->   "%mul_ln73_27 = mul i24 %sext_ln73_30, i24 %zext_ln73_20_cast" [nn.cpp:73]   --->   Operation 554 'mul' 'mul_ln73_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_25, i32 8, i32 23" [nn.cpp:73]   --->   Operation 555 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln73_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0" [nn.cpp:73]   --->   Operation 556 'bitconcatenate' 'shl_ln73_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 557 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_26 = add i24 %shl_ln73_25, i24 %mul_ln73_27" [nn.cpp:73]   --->   Operation 557 'add' 'add_ln73_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 558 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_27)   --->   "%mul_ln73_28 = mul i24 %sext_ln73_31, i24 %zext_ln73_21_cast" [nn.cpp:73]   --->   Operation 558 'mul' 'mul_ln73_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 559 [1/2] (3.25ns)   --->   "%layer2_weights_34_load = load i4 %layer2_weights_34_addr" [nn.cpp:73]   --->   Operation 559 'load' 'layer2_weights_34_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_30 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln73_32 = sext i10 %layer2_weights_34_load" [nn.cpp:73]   --->   Operation 560 'sext' 'sext_ln73_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 561 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_28)   --->   "%mul_ln73_29 = mul i24 %sext_ln73_32, i24 %zext_ln73_22_cast" [nn.cpp:73]   --->   Operation 561 'mul' 'mul_ln73_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 562 [1/1] (0.00ns)   --->   "%layer2_weights_35_addr = getelementptr i9 %layer2_weights_35, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 562 'getelementptr' 'layer2_weights_35_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 563 [2/2] (3.25ns)   --->   "%layer2_weights_35_load = load i4 %layer2_weights_35_addr" [nn.cpp:73]   --->   Operation 563 'load' 'layer2_weights_35_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 10> <RAM>

State 31 <SV = 30> <Delay = 4.70>
ST_31 : Operation 564 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_26 = add i24 %shl_ln73_25, i24 %mul_ln73_27" [nn.cpp:73]   --->   Operation 564 'add' 'add_ln73_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 565 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_27)   --->   "%mul_ln73_28 = mul i24 %sext_ln73_31, i24 %zext_ln73_21_cast" [nn.cpp:73]   --->   Operation 565 'mul' 'mul_ln73_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_26, i32 8, i32 23" [nn.cpp:73]   --->   Operation 566 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 567 [1/1] (0.00ns)   --->   "%shl_ln73_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0" [nn.cpp:73]   --->   Operation 567 'bitconcatenate' 'shl_ln73_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 568 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_27 = add i24 %shl_ln73_26, i24 %mul_ln73_28" [nn.cpp:73]   --->   Operation 568 'add' 'add_ln73_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 569 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_28)   --->   "%mul_ln73_29 = mul i24 %sext_ln73_32, i24 %zext_ln73_22_cast" [nn.cpp:73]   --->   Operation 569 'mul' 'mul_ln73_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 570 [1/2] (3.25ns)   --->   "%layer2_weights_35_load = load i4 %layer2_weights_35_addr" [nn.cpp:73]   --->   Operation 570 'load' 'layer2_weights_35_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 10> <RAM>
ST_31 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln73_33 = sext i9 %layer2_weights_35_load" [nn.cpp:73]   --->   Operation 571 'sext' 'sext_ln73_33' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln73_44 = zext i10 %sext_ln73_33" [nn.cpp:73]   --->   Operation 572 'zext' 'zext_ln73_44' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 573 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_29)   --->   "%mul_ln73_30 = mul i24 %zext_ln73_44, i24 %zext_ln73_23_cast" [nn.cpp:73]   --->   Operation 573 'mul' 'mul_ln73_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 574 [1/1] (0.00ns)   --->   "%layer2_weights_36_addr = getelementptr i12 %layer2_weights_36, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 574 'getelementptr' 'layer2_weights_36_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 575 [2/2] (3.25ns)   --->   "%layer2_weights_36_load = load i4 %layer2_weights_36_addr" [nn.cpp:73]   --->   Operation 575 'load' 'layer2_weights_36_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>

State 32 <SV = 31> <Delay = 4.70>
ST_32 : Operation 576 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_27 = add i24 %shl_ln73_26, i24 %mul_ln73_28" [nn.cpp:73]   --->   Operation 576 'add' 'add_ln73_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 577 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_28)   --->   "%mul_ln73_29 = mul i24 %sext_ln73_32, i24 %zext_ln73_22_cast" [nn.cpp:73]   --->   Operation 577 'mul' 'mul_ln73_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_27, i32 8, i32 23" [nn.cpp:73]   --->   Operation 578 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 579 [1/1] (0.00ns)   --->   "%shl_ln73_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0" [nn.cpp:73]   --->   Operation 579 'bitconcatenate' 'shl_ln73_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 580 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_28 = add i24 %shl_ln73_27, i24 %mul_ln73_29" [nn.cpp:73]   --->   Operation 580 'add' 'add_ln73_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 581 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_29)   --->   "%mul_ln73_30 = mul i24 %zext_ln73_44, i24 %zext_ln73_23_cast" [nn.cpp:73]   --->   Operation 581 'mul' 'mul_ln73_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 582 [1/2] (3.25ns)   --->   "%layer2_weights_36_load = load i4 %layer2_weights_36_addr" [nn.cpp:73]   --->   Operation 582 'load' 'layer2_weights_36_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_32 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln73_34 = sext i12 %layer2_weights_36_load" [nn.cpp:73]   --->   Operation 583 'sext' 'sext_ln73_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 584 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_30)   --->   "%mul_ln73_31 = mul i24 %sext_ln73_34, i24 %zext_ln73_24_cast" [nn.cpp:73]   --->   Operation 584 'mul' 'mul_ln73_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 585 [1/1] (0.00ns)   --->   "%layer2_weights_37_addr = getelementptr i13 %layer2_weights_37, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 585 'getelementptr' 'layer2_weights_37_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 586 [2/2] (3.25ns)   --->   "%layer2_weights_37_load = load i4 %layer2_weights_37_addr" [nn.cpp:73]   --->   Operation 586 'load' 'layer2_weights_37_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>

State 33 <SV = 32> <Delay = 4.70>
ST_33 : Operation 587 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_28 = add i24 %shl_ln73_27, i24 %mul_ln73_29" [nn.cpp:73]   --->   Operation 587 'add' 'add_ln73_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 588 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_29)   --->   "%mul_ln73_30 = mul i24 %zext_ln73_44, i24 %zext_ln73_23_cast" [nn.cpp:73]   --->   Operation 588 'mul' 'mul_ln73_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_28, i32 8, i32 23" [nn.cpp:73]   --->   Operation 589 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 590 [1/1] (0.00ns)   --->   "%shl_ln73_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0" [nn.cpp:73]   --->   Operation 590 'bitconcatenate' 'shl_ln73_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 591 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_29 = add i24 %shl_ln73_28, i24 %mul_ln73_30" [nn.cpp:73]   --->   Operation 591 'add' 'add_ln73_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 592 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_30)   --->   "%mul_ln73_31 = mul i24 %sext_ln73_34, i24 %zext_ln73_24_cast" [nn.cpp:73]   --->   Operation 592 'mul' 'mul_ln73_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 593 [1/2] (3.25ns)   --->   "%layer2_weights_37_load = load i4 %layer2_weights_37_addr" [nn.cpp:73]   --->   Operation 593 'load' 'layer2_weights_37_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_33 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln73_35 = sext i13 %layer2_weights_37_load" [nn.cpp:73]   --->   Operation 594 'sext' 'sext_ln73_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 595 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_31)   --->   "%mul_ln73_32 = mul i24 %sext_ln73_35, i24 %zext_ln73_25_cast" [nn.cpp:73]   --->   Operation 595 'mul' 'mul_ln73_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 596 [1/1] (0.00ns)   --->   "%layer2_weights_38_addr = getelementptr i5 %layer2_weights_38, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 596 'getelementptr' 'layer2_weights_38_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 597 [2/2] (3.25ns)   --->   "%layer2_weights_38_load = load i4 %layer2_weights_38_addr" [nn.cpp:73]   --->   Operation 597 'load' 'layer2_weights_38_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>

State 34 <SV = 33> <Delay = 4.70>
ST_34 : Operation 598 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_29 = add i24 %shl_ln73_28, i24 %mul_ln73_30" [nn.cpp:73]   --->   Operation 598 'add' 'add_ln73_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 599 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_30)   --->   "%mul_ln73_31 = mul i24 %sext_ln73_34, i24 %zext_ln73_24_cast" [nn.cpp:73]   --->   Operation 599 'mul' 'mul_ln73_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_29, i32 8, i32 23" [nn.cpp:73]   --->   Operation 600 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 601 [1/1] (0.00ns)   --->   "%shl_ln73_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0" [nn.cpp:73]   --->   Operation 601 'bitconcatenate' 'shl_ln73_29' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 602 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_30 = add i24 %shl_ln73_29, i24 %mul_ln73_31" [nn.cpp:73]   --->   Operation 602 'add' 'add_ln73_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 603 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_31)   --->   "%mul_ln73_32 = mul i24 %sext_ln73_35, i24 %zext_ln73_25_cast" [nn.cpp:73]   --->   Operation 603 'mul' 'mul_ln73_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 604 [1/2] (3.25ns)   --->   "%layer2_weights_38_load = load i4 %layer2_weights_38_addr" [nn.cpp:73]   --->   Operation 604 'load' 'layer2_weights_38_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_34 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln73_36 = sext i5 %layer2_weights_38_load" [nn.cpp:73]   --->   Operation 605 'sext' 'sext_ln73_36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 606 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_32)   --->   "%mul_ln73_33 = mul i20 %sext_ln73_36, i20 %conv_i86_38_cast_cast" [nn.cpp:73]   --->   Operation 606 'mul' 'mul_ln73_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 607 [1/1] (0.00ns)   --->   "%layer2_weights_39_addr = getelementptr i11 %layer2_weights_39, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 607 'getelementptr' 'layer2_weights_39_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 608 [2/2] (3.25ns)   --->   "%layer2_weights_39_load = load i4 %layer2_weights_39_addr" [nn.cpp:73]   --->   Operation 608 'load' 'layer2_weights_39_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 35 <SV = 34> <Delay = 4.70>
ST_35 : Operation 609 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_30 = add i24 %shl_ln73_29, i24 %mul_ln73_31" [nn.cpp:73]   --->   Operation 609 'add' 'add_ln73_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 610 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_31)   --->   "%mul_ln73_32 = mul i24 %sext_ln73_35, i24 %zext_ln73_25_cast" [nn.cpp:73]   --->   Operation 610 'mul' 'mul_ln73_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_30, i32 8, i32 23" [nn.cpp:73]   --->   Operation 611 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 612 [1/1] (0.00ns)   --->   "%shl_ln73_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0" [nn.cpp:73]   --->   Operation 612 'bitconcatenate' 'shl_ln73_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 613 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_31 = add i24 %shl_ln73_30, i24 %mul_ln73_32" [nn.cpp:73]   --->   Operation 613 'add' 'add_ln73_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 614 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_32)   --->   "%mul_ln73_33 = mul i20 %sext_ln73_36, i20 %conv_i86_38_cast_cast" [nn.cpp:73]   --->   Operation 614 'mul' 'mul_ln73_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 615 [1/2] (3.25ns)   --->   "%layer2_weights_39_load = load i4 %layer2_weights_39_addr" [nn.cpp:73]   --->   Operation 615 'load' 'layer2_weights_39_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_35 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln73_38 = sext i11 %layer2_weights_39_load" [nn.cpp:73]   --->   Operation 616 'sext' 'sext_ln73_38' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 617 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_33)   --->   "%mul_ln73_34 = mul i24 %sext_ln73_38, i24 %zext_ln73_26_cast" [nn.cpp:73]   --->   Operation 617 'mul' 'mul_ln73_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 618 [1/1] (0.00ns)   --->   "%layer2_weights_40_addr = getelementptr i11 %layer2_weights_40, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 618 'getelementptr' 'layer2_weights_40_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 619 [2/2] (3.25ns)   --->   "%layer2_weights_40_load = load i4 %layer2_weights_40_addr" [nn.cpp:73]   --->   Operation 619 'load' 'layer2_weights_40_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 36 <SV = 35> <Delay = 4.70>
ST_36 : Operation 620 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_31 = add i24 %shl_ln73_30, i24 %mul_ln73_32" [nn.cpp:73]   --->   Operation 620 'add' 'add_ln73_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 621 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_32)   --->   "%mul_ln73_33 = mul i20 %sext_ln73_36, i20 %conv_i86_38_cast_cast" [nn.cpp:73]   --->   Operation 621 'mul' 'mul_ln73_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_31, i32 8, i32 23" [nn.cpp:73]   --->   Operation 622 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 623 [1/1] (0.00ns)   --->   "%shl_ln73_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0" [nn.cpp:73]   --->   Operation 623 'bitconcatenate' 'shl_ln73_31' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 624 [1/1] (0.00ns) (grouped into DSP with root node add_ln73_32)   --->   "%sext_ln73_37 = sext i20 %mul_ln73_33" [nn.cpp:73]   --->   Operation 624 'sext' 'sext_ln73_37' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 625 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_32 = add i24 %shl_ln73_31, i24 %sext_ln73_37" [nn.cpp:73]   --->   Operation 625 'add' 'add_ln73_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 626 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_33)   --->   "%mul_ln73_34 = mul i24 %sext_ln73_38, i24 %zext_ln73_26_cast" [nn.cpp:73]   --->   Operation 626 'mul' 'mul_ln73_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 627 [1/2] (3.25ns)   --->   "%layer2_weights_40_load = load i4 %layer2_weights_40_addr" [nn.cpp:73]   --->   Operation 627 'load' 'layer2_weights_40_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_36 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln73_39 = sext i11 %layer2_weights_40_load" [nn.cpp:73]   --->   Operation 628 'sext' 'sext_ln73_39' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 629 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_34)   --->   "%mul_ln73_35 = mul i24 %sext_ln73_39, i24 %zext_ln73_27_cast" [nn.cpp:73]   --->   Operation 629 'mul' 'mul_ln73_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 630 [1/1] (0.00ns)   --->   "%layer2_weights_41_addr = getelementptr i11 %layer2_weights_41, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 630 'getelementptr' 'layer2_weights_41_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 631 [2/2] (3.25ns)   --->   "%layer2_weights_41_load = load i4 %layer2_weights_41_addr" [nn.cpp:73]   --->   Operation 631 'load' 'layer2_weights_41_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 37 <SV = 36> <Delay = 4.70>
ST_37 : Operation 632 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_32 = add i24 %shl_ln73_31, i24 %sext_ln73_37" [nn.cpp:73]   --->   Operation 632 'add' 'add_ln73_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 633 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_33)   --->   "%mul_ln73_34 = mul i24 %sext_ln73_38, i24 %zext_ln73_26_cast" [nn.cpp:73]   --->   Operation 633 'mul' 'mul_ln73_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_32, i32 8, i32 23" [nn.cpp:73]   --->   Operation 634 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln73_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0" [nn.cpp:73]   --->   Operation 635 'bitconcatenate' 'shl_ln73_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 636 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_33 = add i24 %shl_ln73_32, i24 %mul_ln73_34" [nn.cpp:73]   --->   Operation 636 'add' 'add_ln73_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 637 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_34)   --->   "%mul_ln73_35 = mul i24 %sext_ln73_39, i24 %zext_ln73_27_cast" [nn.cpp:73]   --->   Operation 637 'mul' 'mul_ln73_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 638 [1/2] (3.25ns)   --->   "%layer2_weights_41_load = load i4 %layer2_weights_41_addr" [nn.cpp:73]   --->   Operation 638 'load' 'layer2_weights_41_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_37 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln73_40 = sext i11 %layer2_weights_41_load" [nn.cpp:73]   --->   Operation 639 'sext' 'sext_ln73_40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 640 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_35)   --->   "%mul_ln73_36 = mul i24 %sext_ln73_40, i24 %zext_ln73_28_cast" [nn.cpp:73]   --->   Operation 640 'mul' 'mul_ln73_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 641 [1/1] (0.00ns)   --->   "%layer2_weights_42_addr = getelementptr i11 %layer2_weights_42, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 641 'getelementptr' 'layer2_weights_42_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 642 [2/2] (3.25ns)   --->   "%layer2_weights_42_load = load i4 %layer2_weights_42_addr" [nn.cpp:73]   --->   Operation 642 'load' 'layer2_weights_42_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 38 <SV = 37> <Delay = 4.70>
ST_38 : Operation 643 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_33 = add i24 %shl_ln73_32, i24 %mul_ln73_34" [nn.cpp:73]   --->   Operation 643 'add' 'add_ln73_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 644 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_34)   --->   "%mul_ln73_35 = mul i24 %sext_ln73_39, i24 %zext_ln73_27_cast" [nn.cpp:73]   --->   Operation 644 'mul' 'mul_ln73_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_33, i32 8, i32 23" [nn.cpp:73]   --->   Operation 645 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 646 [1/1] (0.00ns)   --->   "%shl_ln73_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0" [nn.cpp:73]   --->   Operation 646 'bitconcatenate' 'shl_ln73_33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 647 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_34 = add i24 %shl_ln73_33, i24 %mul_ln73_35" [nn.cpp:73]   --->   Operation 647 'add' 'add_ln73_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 648 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_35)   --->   "%mul_ln73_36 = mul i24 %sext_ln73_40, i24 %zext_ln73_28_cast" [nn.cpp:73]   --->   Operation 648 'mul' 'mul_ln73_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 649 [1/2] (3.25ns)   --->   "%layer2_weights_42_load = load i4 %layer2_weights_42_addr" [nn.cpp:73]   --->   Operation 649 'load' 'layer2_weights_42_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_38 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln73_41 = sext i11 %layer2_weights_42_load" [nn.cpp:73]   --->   Operation 650 'sext' 'sext_ln73_41' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 651 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_36)   --->   "%mul_ln73_37 = mul i24 %sext_ln73_41, i24 %zext_ln73_29_cast" [nn.cpp:73]   --->   Operation 651 'mul' 'mul_ln73_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 652 [1/1] (0.00ns)   --->   "%layer2_weights_43_addr = getelementptr i12 %layer2_weights_43, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 652 'getelementptr' 'layer2_weights_43_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 653 [2/2] (3.25ns)   --->   "%layer2_weights_43_load = load i4 %layer2_weights_43_addr" [nn.cpp:73]   --->   Operation 653 'load' 'layer2_weights_43_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>

State 39 <SV = 38> <Delay = 4.70>
ST_39 : Operation 654 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_34 = add i24 %shl_ln73_33, i24 %mul_ln73_35" [nn.cpp:73]   --->   Operation 654 'add' 'add_ln73_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 655 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_35)   --->   "%mul_ln73_36 = mul i24 %sext_ln73_40, i24 %zext_ln73_28_cast" [nn.cpp:73]   --->   Operation 655 'mul' 'mul_ln73_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_34, i32 8, i32 23" [nn.cpp:73]   --->   Operation 656 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 657 [1/1] (0.00ns)   --->   "%shl_ln73_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0" [nn.cpp:73]   --->   Operation 657 'bitconcatenate' 'shl_ln73_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 658 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_35 = add i24 %shl_ln73_34, i24 %mul_ln73_36" [nn.cpp:73]   --->   Operation 658 'add' 'add_ln73_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 659 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_36)   --->   "%mul_ln73_37 = mul i24 %sext_ln73_41, i24 %zext_ln73_29_cast" [nn.cpp:73]   --->   Operation 659 'mul' 'mul_ln73_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 660 [1/2] (3.25ns)   --->   "%layer2_weights_43_load = load i4 %layer2_weights_43_addr" [nn.cpp:73]   --->   Operation 660 'load' 'layer2_weights_43_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_39 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln73_42 = sext i12 %layer2_weights_43_load" [nn.cpp:73]   --->   Operation 661 'sext' 'sext_ln73_42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 662 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_37)   --->   "%mul_ln73_38 = mul i24 %sext_ln73_42, i24 %zext_ln73_30_cast" [nn.cpp:73]   --->   Operation 662 'mul' 'mul_ln73_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 663 [1/1] (0.00ns)   --->   "%layer2_weights_44_addr = getelementptr i11 %layer2_weights_44, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 663 'getelementptr' 'layer2_weights_44_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 664 [2/2] (3.25ns)   --->   "%layer2_weights_44_load = load i4 %layer2_weights_44_addr" [nn.cpp:73]   --->   Operation 664 'load' 'layer2_weights_44_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 40 <SV = 39> <Delay = 4.70>
ST_40 : Operation 665 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_35 = add i24 %shl_ln73_34, i24 %mul_ln73_36" [nn.cpp:73]   --->   Operation 665 'add' 'add_ln73_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 666 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_36)   --->   "%mul_ln73_37 = mul i24 %sext_ln73_41, i24 %zext_ln73_29_cast" [nn.cpp:73]   --->   Operation 666 'mul' 'mul_ln73_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_35, i32 8, i32 23" [nn.cpp:73]   --->   Operation 667 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 668 [1/1] (0.00ns)   --->   "%shl_ln73_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0" [nn.cpp:73]   --->   Operation 668 'bitconcatenate' 'shl_ln73_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 669 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_36 = add i24 %shl_ln73_35, i24 %mul_ln73_37" [nn.cpp:73]   --->   Operation 669 'add' 'add_ln73_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 670 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_37)   --->   "%mul_ln73_38 = mul i24 %sext_ln73_42, i24 %zext_ln73_30_cast" [nn.cpp:73]   --->   Operation 670 'mul' 'mul_ln73_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 671 [1/2] (3.25ns)   --->   "%layer2_weights_44_load = load i4 %layer2_weights_44_addr" [nn.cpp:73]   --->   Operation 671 'load' 'layer2_weights_44_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_40 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln73_43 = sext i11 %layer2_weights_44_load" [nn.cpp:73]   --->   Operation 672 'sext' 'sext_ln73_43' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 673 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_38)   --->   "%mul_ln73_39 = mul i24 %sext_ln73_43, i24 %zext_ln73_31_cast" [nn.cpp:73]   --->   Operation 673 'mul' 'mul_ln73_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 674 [1/1] (0.00ns)   --->   "%layer2_weights_45_addr = getelementptr i12 %layer2_weights_45, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 674 'getelementptr' 'layer2_weights_45_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 675 [2/2] (3.25ns)   --->   "%layer2_weights_45_load = load i4 %layer2_weights_45_addr" [nn.cpp:73]   --->   Operation 675 'load' 'layer2_weights_45_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>

State 41 <SV = 40> <Delay = 4.70>
ST_41 : Operation 676 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_36 = add i24 %shl_ln73_35, i24 %mul_ln73_37" [nn.cpp:73]   --->   Operation 676 'add' 'add_ln73_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 677 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_37)   --->   "%mul_ln73_38 = mul i24 %sext_ln73_42, i24 %zext_ln73_30_cast" [nn.cpp:73]   --->   Operation 677 'mul' 'mul_ln73_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_36, i32 8, i32 23" [nn.cpp:73]   --->   Operation 678 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln73_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0" [nn.cpp:73]   --->   Operation 679 'bitconcatenate' 'shl_ln73_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 680 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_37 = add i24 %shl_ln73_36, i24 %mul_ln73_38" [nn.cpp:73]   --->   Operation 680 'add' 'add_ln73_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 681 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_38)   --->   "%mul_ln73_39 = mul i24 %sext_ln73_43, i24 %zext_ln73_31_cast" [nn.cpp:73]   --->   Operation 681 'mul' 'mul_ln73_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 682 [1/2] (3.25ns)   --->   "%layer2_weights_45_load = load i4 %layer2_weights_45_addr" [nn.cpp:73]   --->   Operation 682 'load' 'layer2_weights_45_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_41 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln73_44 = sext i12 %layer2_weights_45_load" [nn.cpp:73]   --->   Operation 683 'sext' 'sext_ln73_44' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 684 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_39)   --->   "%mul_ln73_40 = mul i24 %sext_ln73_44, i24 %zext_ln73_32_cast" [nn.cpp:73]   --->   Operation 684 'mul' 'mul_ln73_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 685 [1/1] (0.00ns)   --->   "%layer2_weights_46_addr = getelementptr i8 %layer2_weights_46, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 685 'getelementptr' 'layer2_weights_46_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 686 [2/2] (3.25ns)   --->   "%layer2_weights_46_load = load i4 %layer2_weights_46_addr" [nn.cpp:73]   --->   Operation 686 'load' 'layer2_weights_46_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>

State 42 <SV = 41> <Delay = 4.70>
ST_42 : Operation 687 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_37 = add i24 %shl_ln73_36, i24 %mul_ln73_38" [nn.cpp:73]   --->   Operation 687 'add' 'add_ln73_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 688 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_38)   --->   "%mul_ln73_39 = mul i24 %sext_ln73_43, i24 %zext_ln73_31_cast" [nn.cpp:73]   --->   Operation 688 'mul' 'mul_ln73_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_37, i32 8, i32 23" [nn.cpp:73]   --->   Operation 689 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 690 [1/1] (0.00ns)   --->   "%shl_ln73_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0" [nn.cpp:73]   --->   Operation 690 'bitconcatenate' 'shl_ln73_37' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 691 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_38 = add i24 %shl_ln73_37, i24 %mul_ln73_39" [nn.cpp:73]   --->   Operation 691 'add' 'add_ln73_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 692 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_39)   --->   "%mul_ln73_40 = mul i24 %sext_ln73_44, i24 %zext_ln73_32_cast" [nn.cpp:73]   --->   Operation 692 'mul' 'mul_ln73_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 693 [1/2] (3.25ns)   --->   "%layer2_weights_46_load = load i4 %layer2_weights_46_addr" [nn.cpp:73]   --->   Operation 693 'load' 'layer2_weights_46_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_42 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln73_45 = sext i8 %layer2_weights_46_load" [nn.cpp:73]   --->   Operation 694 'sext' 'sext_ln73_45' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln73_45 = zext i9 %sext_ln73_45" [nn.cpp:73]   --->   Operation 695 'zext' 'zext_ln73_45' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 696 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_40)   --->   "%mul_ln73_41 = mul i24 %zext_ln73_45, i24 %conv_i86_46_cast_cast" [nn.cpp:73]   --->   Operation 696 'mul' 'mul_ln73_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 697 [1/1] (0.00ns)   --->   "%layer2_weights_48_addr = getelementptr i8 %layer2_weights_48, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 697 'getelementptr' 'layer2_weights_48_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 698 [2/2] (3.25ns)   --->   "%layer2_weights_48_load = load i4 %layer2_weights_48_addr" [nn.cpp:73]   --->   Operation 698 'load' 'layer2_weights_48_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>

State 43 <SV = 42> <Delay = 4.70>
ST_43 : Operation 699 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_38 = add i24 %shl_ln73_37, i24 %mul_ln73_39" [nn.cpp:73]   --->   Operation 699 'add' 'add_ln73_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 700 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_39)   --->   "%mul_ln73_40 = mul i24 %sext_ln73_44, i24 %zext_ln73_32_cast" [nn.cpp:73]   --->   Operation 700 'mul' 'mul_ln73_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_38, i32 8, i32 23" [nn.cpp:73]   --->   Operation 701 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 702 [1/1] (0.00ns)   --->   "%shl_ln73_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0" [nn.cpp:73]   --->   Operation 702 'bitconcatenate' 'shl_ln73_38' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 703 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_39 = add i24 %shl_ln73_38, i24 %mul_ln73_40" [nn.cpp:73]   --->   Operation 703 'add' 'add_ln73_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 704 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_40)   --->   "%mul_ln73_41 = mul i24 %zext_ln73_45, i24 %conv_i86_46_cast_cast" [nn.cpp:73]   --->   Operation 704 'mul' 'mul_ln73_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 705 [1/2] (3.25ns)   --->   "%layer2_weights_48_load = load i4 %layer2_weights_48_addr" [nn.cpp:73]   --->   Operation 705 'load' 'layer2_weights_48_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_43 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln73_46 = sext i8 %layer2_weights_48_load" [nn.cpp:73]   --->   Operation 706 'sext' 'sext_ln73_46' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln73_46 = zext i9 %sext_ln73_46" [nn.cpp:73]   --->   Operation 707 'zext' 'zext_ln73_46' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 708 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_41)   --->   "%mul_ln73_42 = mul i24 %zext_ln73_46, i24 %conv_i86_48_cast_cast" [nn.cpp:73]   --->   Operation 708 'mul' 'mul_ln73_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 709 [1/1] (0.00ns)   --->   "%layer2_weights_49_addr = getelementptr i8 %layer2_weights_49, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 709 'getelementptr' 'layer2_weights_49_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 710 [2/2] (3.25ns)   --->   "%layer2_weights_49_load = load i4 %layer2_weights_49_addr" [nn.cpp:73]   --->   Operation 710 'load' 'layer2_weights_49_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>

State 44 <SV = 43> <Delay = 4.70>
ST_44 : Operation 711 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_39 = add i24 %shl_ln73_38, i24 %mul_ln73_40" [nn.cpp:73]   --->   Operation 711 'add' 'add_ln73_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 712 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_40)   --->   "%mul_ln73_41 = mul i24 %zext_ln73_45, i24 %conv_i86_46_cast_cast" [nn.cpp:73]   --->   Operation 712 'mul' 'mul_ln73_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_39, i32 8, i32 23" [nn.cpp:73]   --->   Operation 713 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 714 [1/1] (0.00ns)   --->   "%shl_ln73_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0" [nn.cpp:73]   --->   Operation 714 'bitconcatenate' 'shl_ln73_39' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 715 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_40 = add i24 %shl_ln73_39, i24 %mul_ln73_41" [nn.cpp:73]   --->   Operation 715 'add' 'add_ln73_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 716 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_41)   --->   "%mul_ln73_42 = mul i24 %zext_ln73_46, i24 %conv_i86_48_cast_cast" [nn.cpp:73]   --->   Operation 716 'mul' 'mul_ln73_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 717 [1/2] (3.25ns)   --->   "%layer2_weights_49_load = load i4 %layer2_weights_49_addr" [nn.cpp:73]   --->   Operation 717 'load' 'layer2_weights_49_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_44 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln73_47 = sext i8 %layer2_weights_49_load" [nn.cpp:73]   --->   Operation 718 'sext' 'sext_ln73_47' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 719 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_42)   --->   "%mul_ln73_43 = mul i23 %sext_ln73_47, i23 %conv_i86_49_cast_cast" [nn.cpp:73]   --->   Operation 719 'mul' 'mul_ln73_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 720 [1/1] (0.00ns)   --->   "%layer2_weights_50_addr = getelementptr i7 %layer2_weights_50, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 720 'getelementptr' 'layer2_weights_50_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 721 [2/2] (3.25ns)   --->   "%layer2_weights_50_load = load i4 %layer2_weights_50_addr" [nn.cpp:73]   --->   Operation 721 'load' 'layer2_weights_50_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 10> <RAM>

State 45 <SV = 44> <Delay = 4.70>
ST_45 : Operation 722 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_40 = add i24 %shl_ln73_39, i24 %mul_ln73_41" [nn.cpp:73]   --->   Operation 722 'add' 'add_ln73_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 723 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_41)   --->   "%mul_ln73_42 = mul i24 %zext_ln73_46, i24 %conv_i86_48_cast_cast" [nn.cpp:73]   --->   Operation 723 'mul' 'mul_ln73_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_40, i32 8, i32 23" [nn.cpp:73]   --->   Operation 724 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 725 [1/1] (0.00ns)   --->   "%shl_ln73_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0" [nn.cpp:73]   --->   Operation 725 'bitconcatenate' 'shl_ln73_40' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 726 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_41 = add i24 %shl_ln73_40, i24 %mul_ln73_42" [nn.cpp:73]   --->   Operation 726 'add' 'add_ln73_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 727 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_42)   --->   "%mul_ln73_43 = mul i23 %sext_ln73_47, i23 %conv_i86_49_cast_cast" [nn.cpp:73]   --->   Operation 727 'mul' 'mul_ln73_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 728 [1/2] (3.25ns)   --->   "%layer2_weights_50_load = load i4 %layer2_weights_50_addr" [nn.cpp:73]   --->   Operation 728 'load' 'layer2_weights_50_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 10> <RAM>
ST_45 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln73_47 = zext i7 %layer2_weights_50_load" [nn.cpp:73]   --->   Operation 729 'zext' 'zext_ln73_47' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 730 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_43)   --->   "%mul_ln73_44 = mul i22 %zext_ln73_47, i22 %conv_i86_50_cast_cast" [nn.cpp:73]   --->   Operation 730 'mul' 'mul_ln73_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 731 [1/1] (0.00ns)   --->   "%layer2_weights_51_addr = getelementptr i11 %layer2_weights_51, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 731 'getelementptr' 'layer2_weights_51_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 732 [2/2] (3.25ns)   --->   "%layer2_weights_51_load = load i4 %layer2_weights_51_addr" [nn.cpp:73]   --->   Operation 732 'load' 'layer2_weights_51_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 46 <SV = 45> <Delay = 4.70>
ST_46 : Operation 733 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_41 = add i24 %shl_ln73_40, i24 %mul_ln73_42" [nn.cpp:73]   --->   Operation 733 'add' 'add_ln73_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 734 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_42)   --->   "%mul_ln73_43 = mul i23 %sext_ln73_47, i23 %conv_i86_49_cast_cast" [nn.cpp:73]   --->   Operation 734 'mul' 'mul_ln73_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_41, i32 8, i32 23" [nn.cpp:73]   --->   Operation 735 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 736 [1/1] (0.00ns)   --->   "%shl_ln73_41 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0" [nn.cpp:73]   --->   Operation 736 'bitconcatenate' 'shl_ln73_41' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 737 [1/1] (0.00ns) (grouped into DSP with root node add_ln73_42)   --->   "%sext_ln73_48 = sext i23 %mul_ln73_43" [nn.cpp:73]   --->   Operation 737 'sext' 'sext_ln73_48' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 738 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_42 = add i24 %shl_ln73_41, i24 %sext_ln73_48" [nn.cpp:73]   --->   Operation 738 'add' 'add_ln73_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 739 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_43)   --->   "%mul_ln73_44 = mul i22 %zext_ln73_47, i22 %conv_i86_50_cast_cast" [nn.cpp:73]   --->   Operation 739 'mul' 'mul_ln73_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 740 [1/2] (3.25ns)   --->   "%layer2_weights_51_load = load i4 %layer2_weights_51_addr" [nn.cpp:73]   --->   Operation 740 'load' 'layer2_weights_51_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_46 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln73_49 = sext i11 %layer2_weights_51_load" [nn.cpp:73]   --->   Operation 741 'sext' 'sext_ln73_49' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 742 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_44)   --->   "%mul_ln73_45 = mul i24 %sext_ln73_49, i24 %zext_ln73_33_cast" [nn.cpp:73]   --->   Operation 742 'mul' 'mul_ln73_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 743 [1/1] (0.00ns)   --->   "%layer2_weights_52_addr = getelementptr i10 %layer2_weights_52, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 743 'getelementptr' 'layer2_weights_52_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 744 [2/2] (3.25ns)   --->   "%layer2_weights_52_load = load i4 %layer2_weights_52_addr" [nn.cpp:73]   --->   Operation 744 'load' 'layer2_weights_52_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 47 <SV = 46> <Delay = 4.70>
ST_47 : Operation 745 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_42 = add i24 %shl_ln73_41, i24 %sext_ln73_48" [nn.cpp:73]   --->   Operation 745 'add' 'add_ln73_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 746 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_43)   --->   "%mul_ln73_44 = mul i22 %zext_ln73_47, i22 %conv_i86_50_cast_cast" [nn.cpp:73]   --->   Operation 746 'mul' 'mul_ln73_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_42, i32 8, i32 23" [nn.cpp:73]   --->   Operation 747 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 748 [1/1] (0.00ns)   --->   "%shl_ln73_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0" [nn.cpp:73]   --->   Operation 748 'bitconcatenate' 'shl_ln73_42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 749 [1/1] (0.00ns) (grouped into DSP with root node add_ln73_43)   --->   "%zext_ln73_48 = zext i22 %mul_ln73_44" [nn.cpp:73]   --->   Operation 749 'zext' 'zext_ln73_48' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 750 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_43 = add i24 %shl_ln73_42, i24 %zext_ln73_48" [nn.cpp:73]   --->   Operation 750 'add' 'add_ln73_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 751 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_44)   --->   "%mul_ln73_45 = mul i24 %sext_ln73_49, i24 %zext_ln73_33_cast" [nn.cpp:73]   --->   Operation 751 'mul' 'mul_ln73_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 752 [1/2] (3.25ns)   --->   "%layer2_weights_52_load = load i4 %layer2_weights_52_addr" [nn.cpp:73]   --->   Operation 752 'load' 'layer2_weights_52_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_47 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln73_50 = sext i10 %layer2_weights_52_load" [nn.cpp:73]   --->   Operation 753 'sext' 'sext_ln73_50' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 754 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_45)   --->   "%mul_ln73_46 = mul i24 %sext_ln73_50, i24 %zext_ln73_34_cast" [nn.cpp:73]   --->   Operation 754 'mul' 'mul_ln73_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 755 [1/1] (0.00ns)   --->   "%layer2_weights_53_addr = getelementptr i11 %layer2_weights_53, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 755 'getelementptr' 'layer2_weights_53_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 756 [2/2] (3.25ns)   --->   "%layer2_weights_53_load = load i4 %layer2_weights_53_addr" [nn.cpp:73]   --->   Operation 756 'load' 'layer2_weights_53_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 48 <SV = 47> <Delay = 4.70>
ST_48 : Operation 757 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_43 = add i24 %shl_ln73_42, i24 %zext_ln73_48" [nn.cpp:73]   --->   Operation 757 'add' 'add_ln73_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 758 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_44)   --->   "%mul_ln73_45 = mul i24 %sext_ln73_49, i24 %zext_ln73_33_cast" [nn.cpp:73]   --->   Operation 758 'mul' 'mul_ln73_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_43, i32 8, i32 23" [nn.cpp:73]   --->   Operation 759 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 760 [1/1] (0.00ns)   --->   "%shl_ln73_43 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0" [nn.cpp:73]   --->   Operation 760 'bitconcatenate' 'shl_ln73_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 761 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_44 = add i24 %shl_ln73_43, i24 %mul_ln73_45" [nn.cpp:73]   --->   Operation 761 'add' 'add_ln73_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 762 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_45)   --->   "%mul_ln73_46 = mul i24 %sext_ln73_50, i24 %zext_ln73_34_cast" [nn.cpp:73]   --->   Operation 762 'mul' 'mul_ln73_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 763 [1/2] (3.25ns)   --->   "%layer2_weights_53_load = load i4 %layer2_weights_53_addr" [nn.cpp:73]   --->   Operation 763 'load' 'layer2_weights_53_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_48 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln73_51 = sext i11 %layer2_weights_53_load" [nn.cpp:73]   --->   Operation 764 'sext' 'sext_ln73_51' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 765 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_46)   --->   "%mul_ln73_47 = mul i24 %sext_ln73_51, i24 %zext_ln73_35_cast" [nn.cpp:73]   --->   Operation 765 'mul' 'mul_ln73_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 766 [1/1] (0.00ns)   --->   "%layer2_weights_54_addr = getelementptr i8 %layer2_weights_54, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 766 'getelementptr' 'layer2_weights_54_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 767 [2/2] (3.25ns)   --->   "%layer2_weights_54_load = load i4 %layer2_weights_54_addr" [nn.cpp:73]   --->   Operation 767 'load' 'layer2_weights_54_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>

State 49 <SV = 48> <Delay = 4.70>
ST_49 : Operation 768 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_44 = add i24 %shl_ln73_43, i24 %mul_ln73_45" [nn.cpp:73]   --->   Operation 768 'add' 'add_ln73_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 769 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_45)   --->   "%mul_ln73_46 = mul i24 %sext_ln73_50, i24 %zext_ln73_34_cast" [nn.cpp:73]   --->   Operation 769 'mul' 'mul_ln73_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_44, i32 8, i32 23" [nn.cpp:73]   --->   Operation 770 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 771 [1/1] (0.00ns)   --->   "%shl_ln73_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0" [nn.cpp:73]   --->   Operation 771 'bitconcatenate' 'shl_ln73_44' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 772 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_45 = add i24 %shl_ln73_44, i24 %mul_ln73_46" [nn.cpp:73]   --->   Operation 772 'add' 'add_ln73_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 773 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_46)   --->   "%mul_ln73_47 = mul i24 %sext_ln73_51, i24 %zext_ln73_35_cast" [nn.cpp:73]   --->   Operation 773 'mul' 'mul_ln73_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 774 [1/2] (3.25ns)   --->   "%layer2_weights_54_load = load i4 %layer2_weights_54_addr" [nn.cpp:73]   --->   Operation 774 'load' 'layer2_weights_54_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_49 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln73_52 = sext i8 %layer2_weights_54_load" [nn.cpp:73]   --->   Operation 775 'sext' 'sext_ln73_52' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 776 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_47)   --->   "%mul_ln73_48 = mul i23 %sext_ln73_52, i23 %conv_i86_54_cast_cast" [nn.cpp:73]   --->   Operation 776 'mul' 'mul_ln73_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 777 [1/1] (0.00ns)   --->   "%layer2_weights_55_addr = getelementptr i7 %layer2_weights_55, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 777 'getelementptr' 'layer2_weights_55_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 778 [2/2] (3.25ns)   --->   "%layer2_weights_55_load = load i4 %layer2_weights_55_addr" [nn.cpp:73]   --->   Operation 778 'load' 'layer2_weights_55_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 10> <RAM>

State 50 <SV = 49> <Delay = 4.70>
ST_50 : Operation 779 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_45 = add i24 %shl_ln73_44, i24 %mul_ln73_46" [nn.cpp:73]   --->   Operation 779 'add' 'add_ln73_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 780 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_46)   --->   "%mul_ln73_47 = mul i24 %sext_ln73_51, i24 %zext_ln73_35_cast" [nn.cpp:73]   --->   Operation 780 'mul' 'mul_ln73_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_45, i32 8, i32 23" [nn.cpp:73]   --->   Operation 781 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln73_45 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0" [nn.cpp:73]   --->   Operation 782 'bitconcatenate' 'shl_ln73_45' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 783 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_46 = add i24 %shl_ln73_45, i24 %mul_ln73_47" [nn.cpp:73]   --->   Operation 783 'add' 'add_ln73_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 784 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_47)   --->   "%mul_ln73_48 = mul i23 %sext_ln73_52, i23 %conv_i86_54_cast_cast" [nn.cpp:73]   --->   Operation 784 'mul' 'mul_ln73_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 785 [1/2] (3.25ns)   --->   "%layer2_weights_55_load = load i4 %layer2_weights_55_addr" [nn.cpp:73]   --->   Operation 785 'load' 'layer2_weights_55_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 10> <RAM>
ST_50 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln73_49 = zext i7 %layer2_weights_55_load" [nn.cpp:73]   --->   Operation 786 'zext' 'zext_ln73_49' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 787 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_48)   --->   "%mul_ln73_49 = mul i22 %zext_ln73_49, i22 %conv_i86_55_cast_cast" [nn.cpp:73]   --->   Operation 787 'mul' 'mul_ln73_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 788 [1/1] (0.00ns)   --->   "%layer2_weights_56_addr = getelementptr i11 %layer2_weights_56, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 788 'getelementptr' 'layer2_weights_56_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 789 [2/2] (3.25ns)   --->   "%layer2_weights_56_load = load i4 %layer2_weights_56_addr" [nn.cpp:73]   --->   Operation 789 'load' 'layer2_weights_56_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 51 <SV = 50> <Delay = 4.70>
ST_51 : Operation 790 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_46 = add i24 %shl_ln73_45, i24 %mul_ln73_47" [nn.cpp:73]   --->   Operation 790 'add' 'add_ln73_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 791 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_47)   --->   "%mul_ln73_48 = mul i23 %sext_ln73_52, i23 %conv_i86_54_cast_cast" [nn.cpp:73]   --->   Operation 791 'mul' 'mul_ln73_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_46, i32 8, i32 23" [nn.cpp:73]   --->   Operation 792 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 793 [1/1] (0.00ns)   --->   "%shl_ln73_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0" [nn.cpp:73]   --->   Operation 793 'bitconcatenate' 'shl_ln73_46' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 794 [1/1] (0.00ns) (grouped into DSP with root node add_ln73_47)   --->   "%sext_ln73_53 = sext i23 %mul_ln73_48" [nn.cpp:73]   --->   Operation 794 'sext' 'sext_ln73_53' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 795 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_47 = add i24 %shl_ln73_46, i24 %sext_ln73_53" [nn.cpp:73]   --->   Operation 795 'add' 'add_ln73_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 796 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_48)   --->   "%mul_ln73_49 = mul i22 %zext_ln73_49, i22 %conv_i86_55_cast_cast" [nn.cpp:73]   --->   Operation 796 'mul' 'mul_ln73_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 797 [1/2] (3.25ns)   --->   "%layer2_weights_56_load = load i4 %layer2_weights_56_addr" [nn.cpp:73]   --->   Operation 797 'load' 'layer2_weights_56_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_51 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln73_54 = sext i11 %layer2_weights_56_load" [nn.cpp:73]   --->   Operation 798 'sext' 'sext_ln73_54' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 799 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_49)   --->   "%mul_ln73_50 = mul i24 %sext_ln73_54, i24 %zext_ln73_36_cast" [nn.cpp:73]   --->   Operation 799 'mul' 'mul_ln73_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 800 [1/1] (0.00ns)   --->   "%layer2_weights_57_addr = getelementptr i12 %layer2_weights_57, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 800 'getelementptr' 'layer2_weights_57_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 801 [2/2] (3.25ns)   --->   "%layer2_weights_57_load = load i4 %layer2_weights_57_addr" [nn.cpp:73]   --->   Operation 801 'load' 'layer2_weights_57_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>

State 52 <SV = 51> <Delay = 4.70>
ST_52 : Operation 802 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_47 = add i24 %shl_ln73_46, i24 %sext_ln73_53" [nn.cpp:73]   --->   Operation 802 'add' 'add_ln73_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 803 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_48)   --->   "%mul_ln73_49 = mul i22 %zext_ln73_49, i22 %conv_i86_55_cast_cast" [nn.cpp:73]   --->   Operation 803 'mul' 'mul_ln73_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_47, i32 8, i32 23" [nn.cpp:73]   --->   Operation 804 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 805 [1/1] (0.00ns)   --->   "%shl_ln73_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_48, i8 0" [nn.cpp:73]   --->   Operation 805 'bitconcatenate' 'shl_ln73_47' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 806 [1/1] (0.00ns) (grouped into DSP with root node add_ln73_48)   --->   "%zext_ln73_50 = zext i22 %mul_ln73_49" [nn.cpp:73]   --->   Operation 806 'zext' 'zext_ln73_50' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 807 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_48 = add i24 %shl_ln73_47, i24 %zext_ln73_50" [nn.cpp:73]   --->   Operation 807 'add' 'add_ln73_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 808 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_49)   --->   "%mul_ln73_50 = mul i24 %sext_ln73_54, i24 %zext_ln73_36_cast" [nn.cpp:73]   --->   Operation 808 'mul' 'mul_ln73_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 809 [1/2] (3.25ns)   --->   "%layer2_weights_57_load = load i4 %layer2_weights_57_addr" [nn.cpp:73]   --->   Operation 809 'load' 'layer2_weights_57_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_52 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln73_55 = sext i12 %layer2_weights_57_load" [nn.cpp:73]   --->   Operation 810 'sext' 'sext_ln73_55' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 811 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_50)   --->   "%mul_ln73_51 = mul i24 %sext_ln73_55, i24 %zext_ln73_37_cast" [nn.cpp:73]   --->   Operation 811 'mul' 'mul_ln73_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 812 [1/1] (0.00ns)   --->   "%layer2_weights_58_addr = getelementptr i11 %layer2_weights_58, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 812 'getelementptr' 'layer2_weights_58_addr' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 813 [2/2] (3.25ns)   --->   "%layer2_weights_58_load = load i4 %layer2_weights_58_addr" [nn.cpp:73]   --->   Operation 813 'load' 'layer2_weights_58_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 53 <SV = 52> <Delay = 4.70>
ST_53 : Operation 814 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_48 = add i24 %shl_ln73_47, i24 %zext_ln73_50" [nn.cpp:73]   --->   Operation 814 'add' 'add_ln73_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 815 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_49)   --->   "%mul_ln73_50 = mul i24 %sext_ln73_54, i24 %zext_ln73_36_cast" [nn.cpp:73]   --->   Operation 815 'mul' 'mul_ln73_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_48, i32 8, i32 23" [nn.cpp:73]   --->   Operation 816 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 817 [1/1] (0.00ns)   --->   "%shl_ln73_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0" [nn.cpp:73]   --->   Operation 817 'bitconcatenate' 'shl_ln73_48' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 818 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_49 = add i24 %shl_ln73_48, i24 %mul_ln73_50" [nn.cpp:73]   --->   Operation 818 'add' 'add_ln73_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 819 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_50)   --->   "%mul_ln73_51 = mul i24 %sext_ln73_55, i24 %zext_ln73_37_cast" [nn.cpp:73]   --->   Operation 819 'mul' 'mul_ln73_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 820 [1/2] (3.25ns)   --->   "%layer2_weights_58_load = load i4 %layer2_weights_58_addr" [nn.cpp:73]   --->   Operation 820 'load' 'layer2_weights_58_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_53 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln73_56 = sext i11 %layer2_weights_58_load" [nn.cpp:73]   --->   Operation 821 'sext' 'sext_ln73_56' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 822 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_51)   --->   "%mul_ln73_52 = mul i24 %sext_ln73_56, i24 %zext_ln73_38_cast" [nn.cpp:73]   --->   Operation 822 'mul' 'mul_ln73_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 823 [1/1] (0.00ns)   --->   "%layer2_weights_59_addr = getelementptr i4 %layer2_weights_59, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 823 'getelementptr' 'layer2_weights_59_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 824 [2/2] (3.25ns)   --->   "%layer2_weights_59_load = load i4 %layer2_weights_59_addr" [nn.cpp:73]   --->   Operation 824 'load' 'layer2_weights_59_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>

State 54 <SV = 53> <Delay = 4.70>
ST_54 : Operation 825 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_49 = add i24 %shl_ln73_48, i24 %mul_ln73_50" [nn.cpp:73]   --->   Operation 825 'add' 'add_ln73_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 826 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_50)   --->   "%mul_ln73_51 = mul i24 %sext_ln73_55, i24 %zext_ln73_37_cast" [nn.cpp:73]   --->   Operation 826 'mul' 'mul_ln73_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_49, i32 8, i32 23" [nn.cpp:73]   --->   Operation 827 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 828 [1/1] (0.00ns)   --->   "%shl_ln73_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0" [nn.cpp:73]   --->   Operation 828 'bitconcatenate' 'shl_ln73_49' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 829 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_50 = add i24 %shl_ln73_49, i24 %mul_ln73_51" [nn.cpp:73]   --->   Operation 829 'add' 'add_ln73_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 830 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_51)   --->   "%mul_ln73_52 = mul i24 %sext_ln73_56, i24 %zext_ln73_38_cast" [nn.cpp:73]   --->   Operation 830 'mul' 'mul_ln73_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 831 [1/2] (3.25ns)   --->   "%layer2_weights_59_load = load i4 %layer2_weights_59_addr" [nn.cpp:73]   --->   Operation 831 'load' 'layer2_weights_59_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_54 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln73_57 = sext i4 %layer2_weights_59_load" [nn.cpp:73]   --->   Operation 832 'sext' 'sext_ln73_57' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln73_51 = zext i5 %sext_ln73_57" [nn.cpp:73]   --->   Operation 833 'zext' 'zext_ln73_51' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 834 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_52)   --->   "%mul_ln73_53 = mul i20 %zext_ln73_51, i20 %conv_i86_59_cast_cast" [nn.cpp:73]   --->   Operation 834 'mul' 'mul_ln73_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 835 [1/1] (0.00ns)   --->   "%layer2_weights_61_addr = getelementptr i11 %layer2_weights_61, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 835 'getelementptr' 'layer2_weights_61_addr' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 836 [2/2] (3.25ns)   --->   "%layer2_weights_61_load = load i4 %layer2_weights_61_addr" [nn.cpp:73]   --->   Operation 836 'load' 'layer2_weights_61_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>

State 55 <SV = 54> <Delay = 4.70>
ST_55 : Operation 837 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_50 = add i24 %shl_ln73_49, i24 %mul_ln73_51" [nn.cpp:73]   --->   Operation 837 'add' 'add_ln73_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 838 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_51)   --->   "%mul_ln73_52 = mul i24 %sext_ln73_56, i24 %zext_ln73_38_cast" [nn.cpp:73]   --->   Operation 838 'mul' 'mul_ln73_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_50, i32 8, i32 23" [nn.cpp:73]   --->   Operation 839 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 840 [1/1] (0.00ns)   --->   "%shl_ln73_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0" [nn.cpp:73]   --->   Operation 840 'bitconcatenate' 'shl_ln73_50' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 841 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_51 = add i24 %shl_ln73_50, i24 %mul_ln73_52" [nn.cpp:73]   --->   Operation 841 'add' 'add_ln73_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 842 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_52)   --->   "%mul_ln73_53 = mul i20 %zext_ln73_51, i20 %conv_i86_59_cast_cast" [nn.cpp:73]   --->   Operation 842 'mul' 'mul_ln73_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 843 [1/2] (3.25ns)   --->   "%layer2_weights_61_load = load i4 %layer2_weights_61_addr" [nn.cpp:73]   --->   Operation 843 'load' 'layer2_weights_61_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 10> <RAM>
ST_55 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln73_58 = sext i11 %layer2_weights_61_load" [nn.cpp:73]   --->   Operation 844 'sext' 'sext_ln73_58' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 845 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_53)   --->   "%mul_ln73_54 = mul i24 %sext_ln73_58, i24 %zext_ln73_39_cast" [nn.cpp:73]   --->   Operation 845 'mul' 'mul_ln73_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 846 [1/1] (0.00ns)   --->   "%layer2_weights_62_addr = getelementptr i5 %layer2_weights_62, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 846 'getelementptr' 'layer2_weights_62_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 847 [2/2] (3.25ns)   --->   "%layer2_weights_62_load = load i4 %layer2_weights_62_addr" [nn.cpp:73]   --->   Operation 847 'load' 'layer2_weights_62_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>

State 56 <SV = 55> <Delay = 4.70>
ST_56 : Operation 848 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_51 = add i24 %shl_ln73_50, i24 %mul_ln73_52" [nn.cpp:73]   --->   Operation 848 'add' 'add_ln73_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 849 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_52)   --->   "%mul_ln73_53 = mul i20 %zext_ln73_51, i20 %conv_i86_59_cast_cast" [nn.cpp:73]   --->   Operation 849 'mul' 'mul_ln73_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_51, i32 8, i32 23" [nn.cpp:73]   --->   Operation 850 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 851 [1/1] (0.00ns)   --->   "%shl_ln73_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_52, i8 0" [nn.cpp:73]   --->   Operation 851 'bitconcatenate' 'shl_ln73_51' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 852 [1/1] (0.00ns) (grouped into DSP with root node add_ln73_52)   --->   "%zext_ln73_52 = zext i20 %mul_ln73_53" [nn.cpp:73]   --->   Operation 852 'zext' 'zext_ln73_52' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 853 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_52 = add i24 %shl_ln73_51, i24 %zext_ln73_52" [nn.cpp:73]   --->   Operation 853 'add' 'add_ln73_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 854 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_53)   --->   "%mul_ln73_54 = mul i24 %sext_ln73_58, i24 %zext_ln73_39_cast" [nn.cpp:73]   --->   Operation 854 'mul' 'mul_ln73_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 855 [1/2] (3.25ns)   --->   "%layer2_weights_62_load = load i4 %layer2_weights_62_addr" [nn.cpp:73]   --->   Operation 855 'load' 'layer2_weights_62_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_56 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln73_53 = zext i5 %layer2_weights_62_load" [nn.cpp:73]   --->   Operation 856 'zext' 'zext_ln73_53' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 857 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_54)   --->   "%mul_ln73_55 = mul i20 %zext_ln73_53, i20 %conv_i86_62_cast_cast" [nn.cpp:73]   --->   Operation 857 'mul' 'mul_ln73_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 858 [1/1] (0.00ns)   --->   "%layer2_weights_63_addr = getelementptr i10 %layer2_weights_63, i64 0, i64 %zext_ln68" [nn.cpp:73]   --->   Operation 858 'getelementptr' 'layer2_weights_63_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 859 [2/2] (3.25ns)   --->   "%layer2_weights_63_load = load i4 %layer2_weights_63_addr" [nn.cpp:73]   --->   Operation 859 'load' 'layer2_weights_63_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 57 <SV = 56> <Delay = 4.70>
ST_57 : Operation 860 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_52 = add i24 %shl_ln73_51, i24 %zext_ln73_52" [nn.cpp:73]   --->   Operation 860 'add' 'add_ln73_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 861 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_53)   --->   "%mul_ln73_54 = mul i24 %sext_ln73_58, i24 %zext_ln73_39_cast" [nn.cpp:73]   --->   Operation 861 'mul' 'mul_ln73_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_52, i32 8, i32 23" [nn.cpp:73]   --->   Operation 862 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 863 [1/1] (0.00ns)   --->   "%shl_ln73_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0" [nn.cpp:73]   --->   Operation 863 'bitconcatenate' 'shl_ln73_52' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 864 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_53 = add i24 %shl_ln73_52, i24 %mul_ln73_54" [nn.cpp:73]   --->   Operation 864 'add' 'add_ln73_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 865 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_54)   --->   "%mul_ln73_55 = mul i20 %zext_ln73_53, i20 %conv_i86_62_cast_cast" [nn.cpp:73]   --->   Operation 865 'mul' 'mul_ln73_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 866 [1/2] (3.25ns)   --->   "%layer2_weights_63_load = load i4 %layer2_weights_63_addr" [nn.cpp:73]   --->   Operation 866 'load' 'layer2_weights_63_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_57 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln73_59 = sext i10 %layer2_weights_63_load" [nn.cpp:73]   --->   Operation 867 'sext' 'sext_ln73_59' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 868 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_55)   --->   "%mul_ln73_56 = mul i24 %sext_ln73_59, i24 %zext_ln73_40_cast" [nn.cpp:73]   --->   Operation 868 'mul' 'mul_ln73_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 4.20>
ST_58 : Operation 869 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_53 = add i24 %shl_ln73_52, i24 %mul_ln73_54" [nn.cpp:73]   --->   Operation 869 'add' 'add_ln73_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 870 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_54)   --->   "%mul_ln73_55 = mul i20 %zext_ln73_53, i20 %conv_i86_62_cast_cast" [nn.cpp:73]   --->   Operation 870 'mul' 'mul_ln73_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_53, i32 8, i32 23" [nn.cpp:73]   --->   Operation 871 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 872 [1/1] (0.00ns)   --->   "%shl_ln73_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0" [nn.cpp:73]   --->   Operation 872 'bitconcatenate' 'shl_ln73_53' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 873 [1/1] (0.00ns) (grouped into DSP with root node add_ln73_54)   --->   "%zext_ln73_54 = zext i20 %mul_ln73_55" [nn.cpp:73]   --->   Operation 873 'zext' 'zext_ln73_54' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 874 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_54 = add i24 %shl_ln73_53, i24 %zext_ln73_54" [nn.cpp:73]   --->   Operation 874 'add' 'add_ln73_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 875 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_55)   --->   "%mul_ln73_56 = mul i24 %sext_ln73_59, i24 %zext_ln73_40_cast" [nn.cpp:73]   --->   Operation 875 'mul' 'mul_ln73_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 876 [1/1] (0.00ns)   --->   "%layer2_bias_addr = getelementptr i11 %layer2_bias, i64 0, i64 %zext_ln68" [nn.cpp:75]   --->   Operation 876 'getelementptr' 'layer2_bias_addr' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 877 [2/2] (3.25ns)   --->   "%layer2_bias_load = load i4 %layer2_bias_addr" [nn.cpp:75]   --->   Operation 877 'load' 'layer2_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 10> <RAM>

State 59 <SV = 58> <Delay = 4.20>
ST_59 : Operation 878 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_54 = add i24 %shl_ln73_53, i24 %zext_ln73_54" [nn.cpp:73]   --->   Operation 878 'add' 'add_ln73_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 879 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_55)   --->   "%mul_ln73_56 = mul i24 %sext_ln73_59, i24 %zext_ln73_40_cast" [nn.cpp:73]   --->   Operation 879 'mul' 'mul_ln73_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_54, i32 8, i32 23" [nn.cpp:73]   --->   Operation 880 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 881 [1/1] (0.00ns)   --->   "%shl_ln73_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0" [nn.cpp:73]   --->   Operation 881 'bitconcatenate' 'shl_ln73_54' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 882 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_55 = add i24 %shl_ln73_54, i24 %mul_ln73_56" [nn.cpp:73]   --->   Operation 882 'add' 'add_ln73_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 883 [1/2] (3.25ns)   --->   "%layer2_bias_load = load i4 %layer2_bias_addr" [nn.cpp:75]   --->   Operation 883 'load' 'layer2_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 10> <RAM>
ST_59 : Operation 894 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 894 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 6.39>
ST_60 : Operation 884 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [nn.cpp:69]   --->   Operation 884 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 885 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [nn.cpp:68]   --->   Operation 885 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 886 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [nn.cpp:68]   --->   Operation 886 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 887 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_55 = add i24 %shl_ln73_54, i24 %mul_ln73_56" [nn.cpp:73]   --->   Operation 887 'add' 'add_ln73_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 888 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_55, i32 8, i32 23" [nn.cpp:73]   --->   Operation 888 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i11 %layer2_bias_load" [nn.cpp:75]   --->   Operation 889 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 890 [1/1] (2.14ns)   --->   "%sum_1 = add i16 %sext_ln75, i16 %sum" [nn.cpp:75]   --->   Operation 890 'add' 'sum_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 891 [1/1] (0.00ns)   --->   "%layer2_output_addr = getelementptr i16 %layer2_output, i64 0, i64 %zext_ln68" [nn.cpp:76]   --->   Operation 891 'getelementptr' 'layer2_output_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 892 [1/1] (2.15ns)   --->   "%store_ln76 = store i16 %sum_1, i4 %layer2_output_addr" [nn.cpp:76]   --->   Operation 892 'store' 'store_ln76' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_60 : Operation 893 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.body31" [nn.cpp:68]   --->   Operation 893 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.387ns
The critical path consists of the following:
	'alloca' operation ('i') [117]  (0.000 ns)
	'load' operation ('i', nn.cpp:68) on local variable 'i' [293]  (0.000 ns)
	'add' operation ('add_ln68', nn.cpp:68) [295]  (1.777 ns)
	'store' operation ('store_ln68', nn.cpp:68) of variable 'add_ln68', nn.cpp:68 on local variable 'i' [722]  (1.610 ns)

 <State 2>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_1_load', nn.cpp:73) on array 'layer2_weights_1' [307]  (3.257 ns)
	'mul' operation of DSP[313] ('mul_ln73_1', nn.cpp:73) [309]  (1.450 ns)

 <State 3>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln73', nn.cpp:73) [305]  (5.580 ns)

 <State 4>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_3_load', nn.cpp:73) on array 'layer2_weights_3' [322]  (3.257 ns)
	'mul' operation of DSP[327] ('mul_ln73_3', nn.cpp:73) [324]  (1.450 ns)

 <State 5>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_4_load', nn.cpp:73) on array 'layer2_weights_4' [329]  (3.257 ns)
	'mul' operation of DSP[334] ('mul_ln73_4', nn.cpp:73) [331]  (1.450 ns)

 <State 6>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_5_load', nn.cpp:73) on array 'layer2_weights_5' [336]  (3.257 ns)
	'mul' operation of DSP[342] ('mul_ln73_5', nn.cpp:73) [338]  (1.450 ns)

 <State 7>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_6_load', nn.cpp:73) on array 'layer2_weights_6' [344]  (3.257 ns)
	'mul' operation of DSP[349] ('mul_ln73_6', nn.cpp:73) [346]  (1.450 ns)

 <State 8>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_7_load', nn.cpp:73) on array 'layer2_weights_7' [351]  (3.257 ns)
	'mul' operation of DSP[356] ('mul_ln73_7', nn.cpp:73) [353]  (1.450 ns)

 <State 9>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_8_load', nn.cpp:73) on array 'layer2_weights_8' [358]  (3.257 ns)
	'mul' operation of DSP[363] ('mul_ln73_8', nn.cpp:73) [360]  (1.450 ns)

 <State 10>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_9_load', nn.cpp:73) on array 'layer2_weights_9' [365]  (3.257 ns)
	'mul' operation of DSP[370] ('mul_ln73_9', nn.cpp:73) [367]  (1.450 ns)

 <State 11>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_12_load', nn.cpp:73) on array 'layer2_weights_12' [372]  (3.257 ns)
	'mul' operation of DSP[377] ('mul_ln73_10', nn.cpp:73) [374]  (1.450 ns)

 <State 12>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_13_load', nn.cpp:73) on array 'layer2_weights_13' [379]  (3.257 ns)
	'mul' operation of DSP[384] ('mul_ln73_11', nn.cpp:73) [381]  (1.450 ns)

 <State 13>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_14_load', nn.cpp:73) on array 'layer2_weights_14' [386]  (3.257 ns)
	'mul' operation of DSP[391] ('mul_ln73_12', nn.cpp:73) [388]  (1.450 ns)

 <State 14>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_15_load', nn.cpp:73) on array 'layer2_weights_15' [393]  (3.257 ns)
	'mul' operation of DSP[398] ('mul_ln73_13', nn.cpp:73) [395]  (1.450 ns)

 <State 15>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_16_load', nn.cpp:73) on array 'layer2_weights_16' [400]  (3.257 ns)
	'mul' operation of DSP[405] ('mul_ln73_14', nn.cpp:73) [402]  (1.450 ns)

 <State 16>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_18_load', nn.cpp:73) on array 'layer2_weights_18' [407]  (3.257 ns)
	'mul' operation of DSP[412] ('mul_ln73_15', nn.cpp:73) [409]  (1.450 ns)

 <State 17>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_20_load', nn.cpp:73) on array 'layer2_weights_20' [414]  (3.257 ns)
	'mul' operation of DSP[419] ('mul_ln73_16', nn.cpp:73) [416]  (1.450 ns)

 <State 18>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_21_load', nn.cpp:73) on array 'layer2_weights_21' [421]  (3.257 ns)
	'mul' operation of DSP[426] ('mul_ln73_17', nn.cpp:73) [423]  (1.450 ns)

 <State 19>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_22_load', nn.cpp:73) on array 'layer2_weights_22' [428]  (3.257 ns)
	'mul' operation of DSP[434] ('mul_ln73_18', nn.cpp:73) [430]  (1.450 ns)

 <State 20>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_23_load', nn.cpp:73) on array 'layer2_weights_23' [436]  (3.257 ns)
	'mul' operation of DSP[441] ('mul_ln73_19', nn.cpp:73) [438]  (1.450 ns)

 <State 21>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_25_load', nn.cpp:73) on array 'layer2_weights_25' [443]  (3.257 ns)
	'mul' operation of DSP[448] ('mul_ln73_20', nn.cpp:73) [445]  (1.450 ns)

 <State 22>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_26_load', nn.cpp:73) on array 'layer2_weights_26' [450]  (3.257 ns)
	'mul' operation of DSP[455] ('mul_ln73_21', nn.cpp:73) [452]  (1.450 ns)

 <State 23>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_27_load', nn.cpp:73) on array 'layer2_weights_27' [457]  (3.257 ns)
	'mul' operation of DSP[463] ('mul_ln73_22', nn.cpp:73) [459]  (1.450 ns)

 <State 24>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_28_load', nn.cpp:73) on array 'layer2_weights_28' [465]  (3.257 ns)
	'mul' operation of DSP[471] ('mul_ln73_23', nn.cpp:73) [467]  (1.450 ns)

 <State 25>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_29_load', nn.cpp:73) on array 'layer2_weights_29' [473]  (3.257 ns)
	'mul' operation of DSP[478] ('mul_ln73_24', nn.cpp:73) [475]  (1.450 ns)

 <State 26>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_30_load', nn.cpp:73) on array 'layer2_weights_30' [480]  (3.257 ns)
	'mul' operation of DSP[485] ('mul_ln73_25', nn.cpp:73) [482]  (1.450 ns)

 <State 27>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_31_load', nn.cpp:73) on array 'layer2_weights_31' [487]  (3.257 ns)
	'mul' operation of DSP[493] ('mul_ln73_26', nn.cpp:73) [489]  (1.450 ns)

 <State 28>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_32_load', nn.cpp:73) on array 'layer2_weights_32' [495]  (3.257 ns)
	'mul' operation of DSP[500] ('mul_ln73_27', nn.cpp:73) [497]  (1.450 ns)

 <State 29>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_33_load', nn.cpp:73) on array 'layer2_weights_33' [502]  (3.257 ns)
	'mul' operation of DSP[507] ('mul_ln73_28', nn.cpp:73) [504]  (1.450 ns)

 <State 30>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_34_load', nn.cpp:73) on array 'layer2_weights_34' [509]  (3.257 ns)
	'mul' operation of DSP[514] ('mul_ln73_29', nn.cpp:73) [511]  (1.450 ns)

 <State 31>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_35_load', nn.cpp:73) on array 'layer2_weights_35' [516]  (3.257 ns)
	'mul' operation of DSP[522] ('mul_ln73_30', nn.cpp:73) [519]  (1.450 ns)

 <State 32>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_36_load', nn.cpp:73) on array 'layer2_weights_36' [524]  (3.257 ns)
	'mul' operation of DSP[529] ('mul_ln73_31', nn.cpp:73) [526]  (1.450 ns)

 <State 33>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_37_load', nn.cpp:73) on array 'layer2_weights_37' [531]  (3.257 ns)
	'mul' operation of DSP[536] ('mul_ln73_32', nn.cpp:73) [533]  (1.450 ns)

 <State 34>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_38_load', nn.cpp:73) on array 'layer2_weights_38' [538]  (3.257 ns)
	'mul' operation of DSP[544] ('mul_ln73_33', nn.cpp:73) [540]  (1.450 ns)

 <State 35>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_39_load', nn.cpp:73) on array 'layer2_weights_39' [546]  (3.257 ns)
	'mul' operation of DSP[551] ('mul_ln73_34', nn.cpp:73) [548]  (1.450 ns)

 <State 36>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_40_load', nn.cpp:73) on array 'layer2_weights_40' [553]  (3.257 ns)
	'mul' operation of DSP[558] ('mul_ln73_35', nn.cpp:73) [555]  (1.450 ns)

 <State 37>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_41_load', nn.cpp:73) on array 'layer2_weights_41' [560]  (3.257 ns)
	'mul' operation of DSP[565] ('mul_ln73_36', nn.cpp:73) [562]  (1.450 ns)

 <State 38>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_42_load', nn.cpp:73) on array 'layer2_weights_42' [567]  (3.257 ns)
	'mul' operation of DSP[572] ('mul_ln73_37', nn.cpp:73) [569]  (1.450 ns)

 <State 39>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_43_load', nn.cpp:73) on array 'layer2_weights_43' [574]  (3.257 ns)
	'mul' operation of DSP[579] ('mul_ln73_38', nn.cpp:73) [576]  (1.450 ns)

 <State 40>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_44_load', nn.cpp:73) on array 'layer2_weights_44' [581]  (3.257 ns)
	'mul' operation of DSP[586] ('mul_ln73_39', nn.cpp:73) [583]  (1.450 ns)

 <State 41>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_45_load', nn.cpp:73) on array 'layer2_weights_45' [588]  (3.257 ns)
	'mul' operation of DSP[593] ('mul_ln73_40', nn.cpp:73) [590]  (1.450 ns)

 <State 42>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_46_load', nn.cpp:73) on array 'layer2_weights_46' [595]  (3.257 ns)
	'mul' operation of DSP[601] ('mul_ln73_41', nn.cpp:73) [598]  (1.450 ns)

 <State 43>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_48_load', nn.cpp:73) on array 'layer2_weights_48' [603]  (3.257 ns)
	'mul' operation of DSP[609] ('mul_ln73_42', nn.cpp:73) [606]  (1.450 ns)

 <State 44>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_49_load', nn.cpp:73) on array 'layer2_weights_49' [611]  (3.257 ns)
	'mul' operation of DSP[617] ('mul_ln73_43', nn.cpp:73) [613]  (1.450 ns)

 <State 45>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_50_load', nn.cpp:73) on array 'layer2_weights_50' [619]  (3.257 ns)
	'mul' operation of DSP[625] ('mul_ln73_44', nn.cpp:73) [621]  (1.450 ns)

 <State 46>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_51_load', nn.cpp:73) on array 'layer2_weights_51' [627]  (3.257 ns)
	'mul' operation of DSP[632] ('mul_ln73_45', nn.cpp:73) [629]  (1.450 ns)

 <State 47>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_52_load', nn.cpp:73) on array 'layer2_weights_52' [634]  (3.257 ns)
	'mul' operation of DSP[639] ('mul_ln73_46', nn.cpp:73) [636]  (1.450 ns)

 <State 48>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_53_load', nn.cpp:73) on array 'layer2_weights_53' [641]  (3.257 ns)
	'mul' operation of DSP[646] ('mul_ln73_47', nn.cpp:73) [643]  (1.450 ns)

 <State 49>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_54_load', nn.cpp:73) on array 'layer2_weights_54' [648]  (3.257 ns)
	'mul' operation of DSP[654] ('mul_ln73_48', nn.cpp:73) [650]  (1.450 ns)

 <State 50>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_55_load', nn.cpp:73) on array 'layer2_weights_55' [656]  (3.257 ns)
	'mul' operation of DSP[662] ('mul_ln73_49', nn.cpp:73) [658]  (1.450 ns)

 <State 51>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_56_load', nn.cpp:73) on array 'layer2_weights_56' [664]  (3.257 ns)
	'mul' operation of DSP[669] ('mul_ln73_50', nn.cpp:73) [666]  (1.450 ns)

 <State 52>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_57_load', nn.cpp:73) on array 'layer2_weights_57' [671]  (3.257 ns)
	'mul' operation of DSP[676] ('mul_ln73_51', nn.cpp:73) [673]  (1.450 ns)

 <State 53>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_58_load', nn.cpp:73) on array 'layer2_weights_58' [678]  (3.257 ns)
	'mul' operation of DSP[683] ('mul_ln73_52', nn.cpp:73) [680]  (1.450 ns)

 <State 54>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_59_load', nn.cpp:73) on array 'layer2_weights_59' [685]  (3.257 ns)
	'mul' operation of DSP[692] ('mul_ln73_53', nn.cpp:73) [688]  (1.450 ns)

 <State 55>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_61_load', nn.cpp:73) on array 'layer2_weights_61' [694]  (3.257 ns)
	'mul' operation of DSP[699] ('mul_ln73_54', nn.cpp:73) [696]  (1.450 ns)

 <State 56>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_62_load', nn.cpp:73) on array 'layer2_weights_62' [701]  (3.257 ns)
	'mul' operation of DSP[707] ('mul_ln73_55', nn.cpp:73) [703]  (1.450 ns)

 <State 57>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_63_load', nn.cpp:73) on array 'layer2_weights_63' [709]  (3.257 ns)
	'mul' operation of DSP[714] ('mul_ln73_56', nn.cpp:73) [711]  (1.450 ns)

 <State 58>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[699] ('add_ln73_53', nn.cpp:73) [699]  (2.100 ns)
	'add' operation of DSP[707] ('add_ln73_54', nn.cpp:73) [707]  (2.100 ns)

 <State 59>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[707] ('add_ln73_54', nn.cpp:73) [707]  (2.100 ns)
	'add' operation of DSP[714] ('add_ln73_55', nn.cpp:73) [714]  (2.100 ns)

 <State 60>: 6.398ns
The critical path consists of the following:
	'add' operation of DSP[714] ('add_ln73_55', nn.cpp:73) [714]  (2.100 ns)
	'add' operation ('sum', nn.cpp:75) [719]  (2.146 ns)
	'store' operation ('store_ln76', nn.cpp:76) of variable 'sum', nn.cpp:75 on array 'layer2_output' [721]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
