X86_64 RWC+UC+WC
"Rfe PodRR Fre PodWR Fre"
MT=x:UC,y:WC
Cycle=Rfe PodRR Fre PodWR Fre
Generator=diyone7 (version 7.56+02~dev)
Prefetch=1:x=F,1:y=T,2:y=F,2:x=T
Com=Rf Fr Fr
Orig=Rfe PodRR Fre PodWR Fre
Align=
{
}
 P0          | P1            | P2            ;
 movl $1,(x) | movl (x),%eax | movl $1,(y)   ;
             | movl (y),%ebx | movl (x),%eax ;
exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0)
