
LinebotFinal.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000072b4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000019c  00802000  000072b4  00007348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000563  0080219c  0080219c  000074e4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000074e4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00007540  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000009a8  00000000  00000000  00007580  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000176cc  00000000  00000000  00007f28  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005c8e  00000000  00000000  0001f5f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000082fd  00000000  00000000  00025282  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000022c8  00000000  00000000  0002d580  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00005604  00000000  00000000  0002f848  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000f6ac  00000000  00000000  00034e4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d90  00000000  00000000  000444f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 09 02 	jmp	0x412	; 0x412 <__ctors_end>
       4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
       8:	0c 94 a1 04 	jmp	0x942	; 0x942 <__vector_2>
       c:	0c 94 28 05 	jmp	0xa50	; 0xa50 <__vector_3>
      10:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      14:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      18:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      1c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      20:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      24:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      28:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      2c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      30:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      34:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      38:	0c 94 ca 17 	jmp	0x2f94	; 0x2f94 <__vector_14>
      3c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      40:	0c 94 3e 18 	jmp	0x307c	; 0x307c <__vector_16>
      44:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      48:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      4c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      50:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      54:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      58:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      5c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      60:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      64:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      68:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      6c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      70:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      74:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      78:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      7c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      80:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      84:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      88:	0c 94 c0 02 	jmp	0x580	; 0x580 <__vector_34>
      8c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      90:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      94:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      98:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      9c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      a0:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      a4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      a8:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      ac:	0c 94 af 05 	jmp	0xb5e	; 0xb5e <__vector_43>
      b0:	0c 94 36 06 	jmp	0xc6c	; 0xc6c <__vector_44>
      b4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      b8:	0c 94 e5 0a 	jmp	0x15ca	; 0x15ca <__vector_46>
      bc:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      c0:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      c4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      c8:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      cc:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      d0:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      d4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      d8:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      dc:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      e0:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      e4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      e8:	0c 94 05 0c 	jmp	0x180a	; 0x180a <__vector_58>
      ec:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      f0:	0c 94 be 0b 	jmp	0x177c	; 0x177c <__vector_60>
      f4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      f8:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
      fc:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     100:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     104:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     108:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     10c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     110:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     114:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     118:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     11c:	0c 94 53 02 	jmp	0x4a6	; 0x4a6 <__vector_71>
     120:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     124:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     128:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     12c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     130:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     134:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     138:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     13c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     140:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     144:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     148:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     14c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     150:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     154:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     158:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     15c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     160:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     164:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     168:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     16c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     170:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     174:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     178:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     17c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     180:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     184:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     188:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     18c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     190:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     194:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     198:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     19c:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1a0:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1a4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1a8:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1ac:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1b0:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1b4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1b8:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1bc:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1c0:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1c4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1c8:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1cc:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1d0:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1d4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1d8:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1dc:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1e0:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1e4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1e8:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1ec:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1f0:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1f4:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>
     1f8:	0c 94 2a 02 	jmp	0x454	; 0x454 <__bad_interrupt>

000001fc <__trampolines_start>:
     1fc:	0c 94 b4 29 	jmp	0x5368	; 0x5368 <WorkerMotorPos>
     200:	0c 94 4f 0b 	jmp	0x169e	; 0x169e <stdio_getchar>
     204:	0c 94 ed 2c 	jmp	0x59da	; 0x59da <WorkerTerminal>
     208:	0c 94 65 0b 	jmp	0x16ca	; 0x16ca <stdio_putchar>
     20c:	0c 94 72 2b 	jmp	0x56e4	; 0x56e4 <WorkerMotorSpeed>
     210:	0c 94 13 2c 	jmp	0x5826	; 0x5826 <WorkerRGB>
     214:	0c 94 ae 2c 	jmp	0x595c	; 0x595c <WorkerStartup>
     218:	0c 94 15 27 	jmp	0x4e2a	; 0x4e2a <WorkerMotion>
     21c:	0c 94 5e 1e 	jmp	0x3cbc	; 0x3cbc <prvIdleTask>

00000220 <__trampolines_end>:
     220:	6e 61       	ori	r22, 0x1E	; 30
     222:	6e 00       	.word	0x006e	; ????

00000224 <__c.2332>:
     224:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     234:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     244:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     254:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     264:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     274:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     284:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     294:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     2a4:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     2b4:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     2c4:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     2d4:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     2e4:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     2f4:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     304:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     314:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000322 <pstr_nan>:
     322:	4e 41 4e                                            NAN

00000325 <pstr_inity>:
     325:	49 4e 49 54 59                                      INITY

0000032a <pstr_inf>:
     32a:	49 4e 46                                            INF

0000032d <pwr_m10>:
     32d:	cd cc cc 3d 0a d7 23 3c 17 b7 d1 38 77 cc 2b 32     ...=..#<...8w.+2
     33d:	95 95 e6 24 1f b1 4f 0a                             ...$..O.

00000345 <pwr_p10>:
     345:	00 00 20 41 00 00 c8 42 00 40 1c 46 20 bc be 4c     .. A...B.@.F ..L
     355:	ca 1b 0e 5a ae c5 9d 74                             ...Z...t

0000035d <__c.4845>:
     35d:	72 6f 74 63 74 72 20 61 6e 67 6c 65 20 73 70 65     rotctr angle spe
     36d:	65 64 20 3a 72 6f 74 61 74 65 20 27 61 6e 67 6c     ed :rotate 'angl
     37d:	65 27 20 64 65 67 72 65 65 73 20 61 72 6f 75 6e     e' degrees aroun
     38d:	64 20 63 65 6e 74 65 72 20 6f 66 20 72 6f 62 6f     d center of robo
     39d:	74 20 61 74 20 61 20 73 70 65 65 64 20 6f 66 20     t at a speed of 
     3ad:	27 73 70 65 65 64 27 20 6d 6d 2f 73 0d 0a 00        'speed' mm/s...

000003bc <__c.4843>:
     3bc:	64 72 76 73 74 72 20 64 69 73 74 61 6e 63 65 20     drvstr distance 
     3cc:	73 70 65 65 64 20 3a 44 72 69 76 65 20 73 74 72     speed :Drive str
     3dc:	61 69 67 68 74 20 6f 76 65 72 20 27 64 69 73 74     aight over 'dist
     3ec:	61 6e 63 65 27 20 6d 6d 20 61 74 20 61 20 73 70     ance' mm at a sp
     3fc:	65 65 64 20 6f 66 20 27 73 70 65 65 64 27 20 6d     eed of 'speed' m
     40c:	6d 2f 73 0d 0a 00                                   m/s...

00000412 <__ctors_end>:
     412:	11 24       	eor	r1, r1
     414:	1f be       	out	0x3f, r1	; 63
     416:	cf ef       	ldi	r28, 0xFF	; 255
     418:	cd bf       	out	0x3d, r28	; 61
     41a:	df e9       	ldi	r29, 0x9F	; 159
     41c:	de bf       	out	0x3e, r29	; 62
     41e:	00 e0       	ldi	r16, 0x00	; 0
     420:	0c bf       	out	0x3c, r16	; 60

00000422 <__do_copy_data>:
     422:	11 e2       	ldi	r17, 0x21	; 33
     424:	a0 e0       	ldi	r26, 0x00	; 0
     426:	b0 e2       	ldi	r27, 0x20	; 32
     428:	e4 eb       	ldi	r30, 0xB4	; 180
     42a:	f2 e7       	ldi	r31, 0x72	; 114
     42c:	00 e0       	ldi	r16, 0x00	; 0
     42e:	0b bf       	out	0x3b, r16	; 59
     430:	02 c0       	rjmp	.+4      	; 0x436 <__do_copy_data+0x14>
     432:	07 90       	elpm	r0, Z+
     434:	0d 92       	st	X+, r0
     436:	ac 39       	cpi	r26, 0x9C	; 156
     438:	b1 07       	cpc	r27, r17
     43a:	d9 f7       	brne	.-10     	; 0x432 <__do_copy_data+0x10>

0000043c <__do_clear_bss>:
     43c:	26 e2       	ldi	r18, 0x26	; 38
     43e:	ac e9       	ldi	r26, 0x9C	; 156
     440:	b1 e2       	ldi	r27, 0x21	; 33
     442:	01 c0       	rjmp	.+2      	; 0x446 <.do_clear_bss_start>

00000444 <.do_clear_bss_loop>:
     444:	1d 92       	st	X+, r1

00000446 <.do_clear_bss_start>:
     446:	af 3f       	cpi	r26, 0xFF	; 255
     448:	b2 07       	cpc	r27, r18
     44a:	e1 f7       	brne	.-8      	; 0x444 <.do_clear_bss_loop>
     44c:	0e 94 b6 26 	call	0x4d6c	; 0x4d6c <main>
     450:	0c 94 58 39 	jmp	0x72b0	; 0x72b0 <_exit>

00000454 <__bad_interrupt>:
     454:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000458 <DriverAdcInit>:
		return 10000; //Invalid settings

	if (PinNeg==-1) 
		{			
		ADCA.CH0.CTRL=0b00000001; //Single ended mode, no gain
		ADCA.CTRLB&=~0b00010000;  //Unsigned mode		
     458:	e0 e0       	ldi	r30, 0x00	; 0
     45a:	f2 e0       	ldi	r31, 0x02	; 2
     45c:	81 e0       	ldi	r24, 0x01	; 1
     45e:	80 83       	st	Z, r24
     460:	96 e0       	ldi	r25, 0x06	; 6
     462:	91 83       	std	Z+1, r25	; 0x01
     464:	92 e0       	ldi	r25, 0x02	; 2
     466:	92 83       	std	Z+2, r25	; 0x02
     468:	93 e0       	ldi	r25, 0x03	; 3
     46a:	94 83       	std	Z+4, r25	; 0x04
     46c:	82 a3       	std	Z+34, r24	; 0x22
     46e:	43 e0       	ldi	r20, 0x03	; 3
     470:	60 e0       	ldi	r22, 0x00	; 0
     472:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
     476:	80 93 d9 26 	sts	0x26D9, r24	; 0x8026d9 <AdcBusySema>
     47a:	90 93 da 26 	sts	0x26DA, r25	; 0x8026da <AdcBusySema+0x1>
     47e:	43 e0       	ldi	r20, 0x03	; 3
     480:	60 e0       	ldi	r22, 0x00	; 0
     482:	81 e0       	ldi	r24, 0x01	; 1
     484:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
     488:	80 93 d7 26 	sts	0x26D7, r24	; 0x8026d7 <ConversionCompleteSema>
     48c:	90 93 d8 26 	sts	0x26D8, r25	; 0x8026d8 <ConversionCompleteSema+0x1>
     490:	20 e0       	ldi	r18, 0x00	; 0
     492:	40 e0       	ldi	r20, 0x00	; 0
     494:	50 e0       	ldi	r21, 0x00	; 0
     496:	60 e0       	ldi	r22, 0x00	; 0
     498:	70 e0       	ldi	r23, 0x00	; 0
     49a:	80 91 d9 26 	lds	r24, 0x26D9	; 0x8026d9 <AdcBusySema>
     49e:	90 91 da 26 	lds	r25, 0x26DA	; 0x8026da <AdcBusySema+0x1>
     4a2:	0c 94 f3 19 	jmp	0x33e6	; 0x33e6 <xQueueGenericSend>

000004a6 <__vector_71>:
	xSemaphoreGive(AdcBusySema);
	return Res;
}

ISR(ADCA_CH0_vect)
{
     4a6:	1f 92       	push	r1
     4a8:	0f 92       	push	r0
     4aa:	0f b6       	in	r0, 0x3f	; 63
     4ac:	0f 92       	push	r0
     4ae:	11 24       	eor	r1, r1
     4b0:	0b b6       	in	r0, 0x3b	; 59
     4b2:	0f 92       	push	r0
     4b4:	2f 93       	push	r18
     4b6:	3f 93       	push	r19
     4b8:	4f 93       	push	r20
     4ba:	5f 93       	push	r21
     4bc:	6f 93       	push	r22
     4be:	7f 93       	push	r23
     4c0:	8f 93       	push	r24
     4c2:	9f 93       	push	r25
     4c4:	af 93       	push	r26
     4c6:	bf 93       	push	r27
     4c8:	ef 93       	push	r30
     4ca:	ff 93       	push	r31
     4cc:	cf 93       	push	r28
     4ce:	df 93       	push	r29
     4d0:	1f 92       	push	r1
     4d2:	cd b7       	in	r28, 0x3d	; 61
     4d4:	de b7       	in	r29, 0x3e	; 62
	BaseType_t xHigherPriorityTaskWoken=pdFALSE;
     4d6:	19 82       	std	Y+1, r1	; 0x01
	xSemaphoreGiveFromISR(ConversionCompleteSema,&xHigherPriorityTaskWoken);
     4d8:	be 01       	movw	r22, r28
     4da:	6f 5f       	subi	r22, 0xFF	; 255
     4dc:	7f 4f       	sbci	r23, 0xFF	; 255
     4de:	80 91 d7 26 	lds	r24, 0x26D7	; 0x8026d7 <ConversionCompleteSema>
     4e2:	90 91 d8 26 	lds	r25, 0x26D8	; 0x8026d8 <ConversionCompleteSema+0x1>
     4e6:	0e 94 37 1b 	call	0x366e	; 0x366e <xQueueGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
     4ea:	89 81       	ldd	r24, Y+1	; 0x01
     4ec:	81 11       	cpse	r24, r1
     4ee:	0e 94 a6 17 	call	0x2f4c	; 0x2f4c <vPortYieldISR>
     4f2:	0f 90       	pop	r0
     4f4:	df 91       	pop	r29
     4f6:	cf 91       	pop	r28
     4f8:	ff 91       	pop	r31
     4fa:	ef 91       	pop	r30
     4fc:	bf 91       	pop	r27
     4fe:	af 91       	pop	r26
     500:	9f 91       	pop	r25
     502:	8f 91       	pop	r24
     504:	7f 91       	pop	r23
     506:	6f 91       	pop	r22
     508:	5f 91       	pop	r21
     50a:	4f 91       	pop	r20
     50c:	3f 91       	pop	r19
     50e:	2f 91       	pop	r18
     510:	0f 90       	pop	r0
     512:	0b be       	out	0x3b, r0	; 59
     514:	0f 90       	pop	r0
     516:	0f be       	out	0x3f, r0	; 63
     518:	0f 90       	pop	r0
     51a:	1f 90       	pop	r1
     51c:	18 95       	reti

0000051e <DriverCursorstickInit>:
	BaseType_t res;
	res=xQueueReceive(CursorstickQueue,&ButtonState,BlockTime);
	if (res==pdTRUE) return ButtonState;
	else return 0;

}
     51e:	e0 e2       	ldi	r30, 0x20	; 32
     520:	f6 e0       	ldi	r31, 0x06	; 6
     522:	98 ef       	ldi	r25, 0xF8	; 248
     524:	92 83       	std	Z+2, r25	; 0x02
     526:	89 e5       	ldi	r24, 0x59	; 89
     528:	83 8b       	std	Z+19, r24	; 0x13
     52a:	84 8b       	std	Z+20, r24	; 0x14
     52c:	85 8b       	std	Z+21, r24	; 0x15
     52e:	86 8b       	std	Z+22, r24	; 0x16
     530:	87 8b       	std	Z+23, r24	; 0x17
     532:	92 87       	std	Z+10, r25	; 0x0a
     534:	83 e0       	ldi	r24, 0x03	; 3
     536:	81 87       	std	Z+9, r24	; 0x09
     538:	40 e0       	ldi	r20, 0x00	; 0
     53a:	61 e0       	ldi	r22, 0x01	; 1
     53c:	8a e0       	ldi	r24, 0x0A	; 10
     53e:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
     542:	80 93 a2 21 	sts	0x21A2, r24	; 0x8021a2 <CursorstickQueue>
     546:	90 93 a3 21 	sts	0x21A3, r25	; 0x8021a3 <CursorstickQueue+0x1>
     54a:	08 95       	ret

0000054c <DriverCursorstickGet>:
     54c:	80 91 28 06 	lds	r24, 0x0628	; 0x800628 <__TEXT_REGION_LENGTH__+0x700628>
     550:	83 ff       	sbrs	r24, 3
     552:	12 c0       	rjmp	.+36     	; 0x578 <DriverCursorstickGet+0x2c>
     554:	80 e1       	ldi	r24, 0x10	; 16
     556:	90 91 28 06 	lds	r25, 0x0628	; 0x800628 <__TEXT_REGION_LENGTH__+0x700628>
     55a:	94 fd       	sbrc	r25, 4
     55c:	88 60       	ori	r24, 0x08	; 8
     55e:	90 91 28 06 	lds	r25, 0x0628	; 0x800628 <__TEXT_REGION_LENGTH__+0x700628>
     562:	95 fd       	sbrc	r25, 5
     564:	84 60       	ori	r24, 0x04	; 4
     566:	90 91 28 06 	lds	r25, 0x0628	; 0x800628 <__TEXT_REGION_LENGTH__+0x700628>
     56a:	96 fd       	sbrc	r25, 6
     56c:	82 60       	ori	r24, 0x02	; 2
     56e:	90 91 28 06 	lds	r25, 0x0628	; 0x800628 <__TEXT_REGION_LENGTH__+0x700628>
     572:	97 fd       	sbrc	r25, 7
     574:	03 c0       	rjmp	.+6      	; 0x57c <DriverCursorstickGet+0x30>
     576:	08 95       	ret
     578:	80 e0       	ldi	r24, 0x00	; 0
     57a:	ed cf       	rjmp	.-38     	; 0x556 <DriverCursorstickGet+0xa>
     57c:	81 60       	ori	r24, 0x01	; 1
     57e:	08 95       	ret

00000580 <__vector_34>:

ISR (PORTB_INT0_vect)
{
     580:	1f 92       	push	r1
     582:	0f 92       	push	r0
     584:	0f b6       	in	r0, 0x3f	; 63
     586:	0f 92       	push	r0
     588:	11 24       	eor	r1, r1
     58a:	0b b6       	in	r0, 0x3b	; 59
     58c:	0f 92       	push	r0
     58e:	cf 92       	push	r12
     590:	df 92       	push	r13
     592:	ef 92       	push	r14
     594:	ff 92       	push	r15
     596:	0f 93       	push	r16
     598:	1f 93       	push	r17
     59a:	2f 93       	push	r18
     59c:	3f 93       	push	r19
     59e:	4f 93       	push	r20
     5a0:	5f 93       	push	r21
     5a2:	6f 93       	push	r22
     5a4:	7f 93       	push	r23
     5a6:	8f 93       	push	r24
     5a8:	9f 93       	push	r25
     5aa:	af 93       	push	r26
     5ac:	bf 93       	push	r27
     5ae:	ef 93       	push	r30
     5b0:	ff 93       	push	r31
     5b2:	cf 93       	push	r28
     5b4:	df 93       	push	r29
     5b6:	1f 92       	push	r1
     5b8:	1f 92       	push	r1
     5ba:	cd b7       	in	r28, 0x3d	; 61
     5bc:	de b7       	in	r29, 0x3e	; 62
	sleep_disable();
     5be:	80 91 48 00 	lds	r24, 0x0048	; 0x800048 <__TEXT_REGION_LENGTH__+0x700048>
     5c2:	8e 7f       	andi	r24, 0xFE	; 254
     5c4:	80 93 48 00 	sts	0x0048, r24	; 0x800048 <__TEXT_REGION_LENGTH__+0x700048>
	PMIC.CTRL |= 0b111;
     5c8:	80 91 a2 00 	lds	r24, 0x00A2	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
     5cc:	87 60       	ori	r24, 0x07	; 7
     5ce:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	static uint32_t LastIntTime=0;
	uint32_t CurTime;
	uint8_t ButtonState;
	BaseType_t xHigherPriorityTaskWoken=pdFALSE;
     5d2:	19 82       	std	Y+1, r1	; 0x01
	
	CurTime=portGET_RUN_TIME_COUNTER_VALUE();
     5d4:	80 91 20 08 	lds	r24, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x700820>
     5d8:	90 91 21 08 	lds	r25, 0x0821	; 0x800821 <__TEXT_REGION_LENGTH__+0x700821>
     5dc:	c0 90 e9 26 	lds	r12, 0x26E9	; 0x8026e9 <StatsTimer>
     5e0:	d0 90 ea 26 	lds	r13, 0x26EA	; 0x8026ea <StatsTimer+0x1>
     5e4:	e0 90 eb 26 	lds	r14, 0x26EB	; 0x8026eb <StatsTimer+0x2>
     5e8:	f0 90 ec 26 	lds	r15, 0x26EC	; 0x8026ec <StatsTimer+0x3>
     5ec:	c8 0e       	add	r12, r24
     5ee:	d9 1e       	adc	r13, r25
     5f0:	e1 1c       	adc	r14, r1
     5f2:	f1 1c       	adc	r15, r1
	ButtonState=DriverCursorstickGet();
     5f4:	0e 94 a6 02 	call	0x54c	; 0x54c <DriverCursorstickGet>
     5f8:	8a 83       	std	Y+2, r24	; 0x02
	
	if ((CurTime-LastIntTime)>CURSOR_MIN_INTERVAL) //debounce
     5fa:	40 91 9e 21 	lds	r20, 0x219E	; 0x80219e <LastIntTime.4433>
     5fe:	50 91 9f 21 	lds	r21, 0x219F	; 0x80219f <LastIntTime.4433+0x1>
     602:	60 91 a0 21 	lds	r22, 0x21A0	; 0x8021a0 <LastIntTime.4433+0x2>
     606:	70 91 a1 21 	lds	r23, 0x21A1	; 0x8021a1 <LastIntTime.4433+0x3>
     60a:	97 01       	movw	r18, r14
     60c:	86 01       	movw	r16, r12
     60e:	04 1b       	sub	r16, r20
     610:	15 0b       	sbc	r17, r21
     612:	26 0b       	sbc	r18, r22
     614:	37 0b       	sbc	r19, r23
     616:	b9 01       	movw	r22, r18
     618:	a8 01       	movw	r20, r16
     61a:	41 30       	cpi	r20, 0x01	; 1
     61c:	58 4a       	sbci	r21, 0xA8	; 168
     61e:	61 46       	sbci	r22, 0x61	; 97
     620:	71 05       	cpc	r23, r1
     622:	10 f0       	brcs	.+4      	; 0x628 <__vector_34+0xa8>
	if (ButtonState>0)
     624:	81 11       	cpse	r24, r1
     626:	29 c0       	rjmp	.+82     	; 0x67a <__vector_34+0xfa>
	{
		xQueueSendToBackFromISR(CursorstickQueue,&ButtonState,&xHigherPriorityTaskWoken);
		LastIntTime=CurTime;
	}

	DriverPowerVccAuxSet(1);
     628:	81 e0       	ldi	r24, 0x01	; 1
     62a:	90 e0       	ldi	r25, 0x00	; 0
     62c:	0e 94 9c 09 	call	0x1338	; 0x1338 <DriverPowerVccAuxSet>

	//DriverUSARTInit();
	printf("wakeup\r\n");
     630:	86 e1       	ldi	r24, 0x16	; 22
     632:	90 e2       	ldi	r25, 0x20	; 32
     634:	0e 94 0c 37 	call	0x6e18	; 0x6e18 <puts>
	//InitTerminalTask();
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
     638:	89 81       	ldd	r24, Y+1	; 0x01
     63a:	81 11       	cpse	r24, r1
     63c:	0e 94 a6 17 	call	0x2f4c	; 0x2f4c <vPortYieldISR>

}
     640:	0f 90       	pop	r0
     642:	0f 90       	pop	r0
     644:	df 91       	pop	r29
     646:	cf 91       	pop	r28
     648:	ff 91       	pop	r31
     64a:	ef 91       	pop	r30
     64c:	bf 91       	pop	r27
     64e:	af 91       	pop	r26
     650:	9f 91       	pop	r25
     652:	8f 91       	pop	r24
     654:	7f 91       	pop	r23
     656:	6f 91       	pop	r22
     658:	5f 91       	pop	r21
     65a:	4f 91       	pop	r20
     65c:	3f 91       	pop	r19
     65e:	2f 91       	pop	r18
     660:	1f 91       	pop	r17
     662:	0f 91       	pop	r16
     664:	ff 90       	pop	r15
     666:	ef 90       	pop	r14
     668:	df 90       	pop	r13
     66a:	cf 90       	pop	r12
     66c:	0f 90       	pop	r0
     66e:	0b be       	out	0x3b, r0	; 59
     670:	0f 90       	pop	r0
     672:	0f be       	out	0x3f, r0	; 63
     674:	0f 90       	pop	r0
     676:	1f 90       	pop	r1
     678:	18 95       	reti
	ButtonState=DriverCursorstickGet();
	
	if ((CurTime-LastIntTime)>CURSOR_MIN_INTERVAL) //debounce
	if (ButtonState>0)
	{
		xQueueSendToBackFromISR(CursorstickQueue,&ButtonState,&xHigherPriorityTaskWoken);
     67a:	20 e0       	ldi	r18, 0x00	; 0
     67c:	ae 01       	movw	r20, r28
     67e:	4f 5f       	subi	r20, 0xFF	; 255
     680:	5f 4f       	sbci	r21, 0xFF	; 255
     682:	be 01       	movw	r22, r28
     684:	6e 5f       	subi	r22, 0xFE	; 254
     686:	7f 4f       	sbci	r23, 0xFF	; 255
     688:	80 91 a2 21 	lds	r24, 0x21A2	; 0x8021a2 <CursorstickQueue>
     68c:	90 91 a3 21 	lds	r25, 0x21A3	; 0x8021a3 <CursorstickQueue+0x1>
     690:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <xQueueGenericSendFromISR>
		LastIntTime=CurTime;
     694:	c0 92 9e 21 	sts	0x219E, r12	; 0x80219e <LastIntTime.4433>
     698:	d0 92 9f 21 	sts	0x219F, r13	; 0x80219f <LastIntTime.4433+0x1>
     69c:	e0 92 a0 21 	sts	0x21A0, r14	; 0x8021a0 <LastIntTime.4433+0x2>
     6a0:	f0 92 a1 21 	sts	0x21A1, r15	; 0x8021a1 <LastIntTime.4433+0x3>
     6a4:	c1 cf       	rjmp	.-126    	; 0x628 <__vector_34+0xa8>

000006a6 <DbgPrint>:
#include "DriverDbgUSART.h"


void DbgPrint(char *Text)
{
     6a6:	dc 01       	movw	r26, r24
}

void DbgPrintn(char *Text,int n)
{
	static int i;
	i=0;
     6a8:	10 92 a7 21 	sts	0x21A7, r1	; 0x8021a7 <i.3624>
     6ac:	10 92 a8 21 	sts	0x21A8, r1	; 0x8021a8 <i.3624+0x1>
	while (*Text!=0 && (i<n || n==0))
     6b0:	9c 91       	ld	r25, X
     6b2:	99 23       	and	r25, r25
     6b4:	b1 f0       	breq	.+44     	; 0x6e2 <DbgPrint+0x3c>
     6b6:	fd 01       	movw	r30, r26
     6b8:	31 96       	adiw	r30, 0x01	; 1
	{
		USART.DATA = *Text;
		while (!(USART.STATUS & 0b01000000));
		USART.STATUS=0b01000000;
     6ba:	80 e4       	ldi	r24, 0x40	; 64
{
	static int i;
	i=0;
	while (*Text!=0 && (i<n || n==0))
	{
		USART.DATA = *Text;
     6bc:	90 93 a0 0a 	sts	0x0AA0, r25	; 0x800aa0 <__TEXT_REGION_LENGTH__+0x700aa0>
		while (!(USART.STATUS & 0b01000000));
     6c0:	90 91 a1 0a 	lds	r25, 0x0AA1	; 0x800aa1 <__TEXT_REGION_LENGTH__+0x700aa1>
     6c4:	96 ff       	sbrs	r25, 6
     6c6:	fc cf       	rjmp	.-8      	; 0x6c0 <DbgPrint+0x1a>
		USART.STATUS=0b01000000;
     6c8:	80 93 a1 0a 	sts	0x0AA1, r24	; 0x800aa1 <__TEXT_REGION_LENGTH__+0x700aa1>
     6cc:	9f 01       	movw	r18, r30
     6ce:	2a 1b       	sub	r18, r26
     6d0:	3b 0b       	sbc	r19, r27

void DbgPrintn(char *Text,int n)
{
	static int i;
	i=0;
	while (*Text!=0 && (i<n || n==0))
     6d2:	91 91       	ld	r25, Z+
     6d4:	91 11       	cpse	r25, r1
     6d6:	f2 cf       	rjmp	.-28     	; 0x6bc <DbgPrint+0x16>
     6d8:	20 93 a7 21 	sts	0x21A7, r18	; 0x8021a7 <i.3624>
     6dc:	30 93 a8 21 	sts	0x21A8, r19	; 0x8021a8 <i.3624+0x1>
     6e0:	08 95       	ret
     6e2:	08 95       	ret

000006e4 <DbgPrintn>:
{
	DbgPrintn(Text,0);	
}

void DbgPrintn(char *Text,int n)
{
     6e4:	fc 01       	movw	r30, r24
	static int i;
	i=0;
     6e6:	10 92 a7 21 	sts	0x21A7, r1	; 0x8021a7 <i.3624>
     6ea:	10 92 a8 21 	sts	0x21A8, r1	; 0x8021a8 <i.3624+0x1>
	while (*Text!=0 && (i<n || n==0))
     6ee:	90 81       	ld	r25, Z
     6f0:	99 23       	and	r25, r25
     6f2:	e1 f0       	breq	.+56     	; 0x72c <DbgPrintn+0x48>
     6f4:	31 96       	adiw	r30, 0x01	; 1
     6f6:	20 e0       	ldi	r18, 0x00	; 0
     6f8:	30 e0       	ldi	r19, 0x00	; 0
	{
		USART.DATA = *Text;
		while (!(USART.STATUS & 0b01000000));
		USART.STATUS=0b01000000;
     6fa:	80 e4       	ldi	r24, 0x40	; 64

void DbgPrintn(char *Text,int n)
{
	static int i;
	i=0;
	while (*Text!=0 && (i<n || n==0))
     6fc:	26 17       	cp	r18, r22
     6fe:	37 07       	cpc	r19, r23
     700:	1c f0       	brlt	.+6      	; 0x708 <DbgPrintn+0x24>
     702:	61 15       	cp	r22, r1
     704:	71 05       	cpc	r23, r1
     706:	69 f4       	brne	.+26     	; 0x722 <DbgPrintn+0x3e>
	{
		USART.DATA = *Text;
     708:	90 93 a0 0a 	sts	0x0AA0, r25	; 0x800aa0 <__TEXT_REGION_LENGTH__+0x700aa0>
		while (!(USART.STATUS & 0b01000000));
     70c:	90 91 a1 0a 	lds	r25, 0x0AA1	; 0x800aa1 <__TEXT_REGION_LENGTH__+0x700aa1>
     710:	96 ff       	sbrs	r25, 6
     712:	fc cf       	rjmp	.-8      	; 0x70c <DbgPrintn+0x28>
		USART.STATUS=0b01000000;
     714:	80 93 a1 0a 	sts	0x0AA1, r24	; 0x800aa1 <__TEXT_REGION_LENGTH__+0x700aa1>
		Text++;
		i++;
     718:	2f 5f       	subi	r18, 0xFF	; 255
     71a:	3f 4f       	sbci	r19, 0xFF	; 255

void DbgPrintn(char *Text,int n)
{
	static int i;
	i=0;
	while (*Text!=0 && (i<n || n==0))
     71c:	91 91       	ld	r25, Z+
     71e:	91 11       	cpse	r25, r1
     720:	ed cf       	rjmp	.-38     	; 0x6fc <DbgPrintn+0x18>
     722:	20 93 a7 21 	sts	0x21A7, r18	; 0x8021a7 <i.3624>
     726:	30 93 a8 21 	sts	0x21A8, r19	; 0x8021a8 <i.3624+0x1>
     72a:	08 95       	ret
     72c:	08 95       	ret

0000072e <DbgPrintInt>:
		i++;
	}
}

void DbgPrintInt(uint16_t Data)
{
     72e:	cf 92       	push	r12
     730:	df 92       	push	r13
     732:	ef 92       	push	r14
     734:	ff 92       	push	r15
     736:	0f 93       	push	r16
     738:	1f 93       	push	r17
     73a:	cf 93       	push	r28
     73c:	df 93       	push	r29
     73e:	7c 01       	movw	r14, r24
	//Use statics to minimize stack usage
	static int i;
	static uint8_t pf;
	
	i=10000;
     740:	80 e1       	ldi	r24, 0x10	; 16
     742:	97 e2       	ldi	r25, 0x27	; 39
     744:	80 93 a5 21 	sts	0x21A5, r24	; 0x8021a5 <i.3634>
     748:	90 93 a6 21 	sts	0x21A6, r25	; 0x8021a6 <i.3634+0x1>
	pf=0;
     74c:	10 92 a4 21 	sts	0x21A4, r1	; 0x8021a4 <pf.3635>
     750:	c5 e0       	ldi	r28, 0x05	; 5
     752:	d0 e0       	ldi	r29, 0x00	; 0
     754:	c1 2c       	mov	r12, r1
     756:	e0 e1       	ldi	r30, 0x10	; 16
     758:	f7 e2       	ldi	r31, 0x27	; 39
	{
		if (((Data/i)%10)!=0 || pf) //Trim leading 0's
		{
			USART.DATA = '0'+ ((Data/i)%10);
			while (!(USART.STATUS & 0b01000000));
			USART.STATUS=0b01000000;
     75a:	a0 e4       	ldi	r26, 0x40	; 64
     75c:	da 2e       	mov	r13, r26
			pf=1;		
		}
		i/=10;
     75e:	0a e0       	ldi	r16, 0x0A	; 10
     760:	10 e0       	ldi	r17, 0x00	; 0
	
	i=10000;
	pf=0;
	while (i>0)
	{
		if (((Data/i)%10)!=0 || pf) //Trim leading 0's
     762:	c7 01       	movw	r24, r14
     764:	bf 01       	movw	r22, r30
     766:	0e 94 87 33 	call	0x670e	; 0x670e <__udivmodhi4>
     76a:	ab 01       	movw	r20, r22
     76c:	9b 01       	movw	r18, r22
     76e:	ad ec       	ldi	r26, 0xCD	; 205
     770:	bc ec       	ldi	r27, 0xCC	; 204
     772:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <__umulhisi3>
     776:	96 95       	lsr	r25
     778:	87 95       	ror	r24
     77a:	96 95       	lsr	r25
     77c:	87 95       	ror	r24
     77e:	96 95       	lsr	r25
     780:	87 95       	ror	r24
     782:	9c 01       	movw	r18, r24
     784:	22 0f       	add	r18, r18
     786:	33 1f       	adc	r19, r19
     788:	88 0f       	add	r24, r24
     78a:	99 1f       	adc	r25, r25
     78c:	88 0f       	add	r24, r24
     78e:	99 1f       	adc	r25, r25
     790:	88 0f       	add	r24, r24
     792:	99 1f       	adc	r25, r25
     794:	82 0f       	add	r24, r18
     796:	93 1f       	adc	r25, r19
     798:	9a 01       	movw	r18, r20
     79a:	28 1b       	sub	r18, r24
     79c:	39 0b       	sbc	r19, r25
     79e:	c9 01       	movw	r24, r18
     7a0:	00 97       	sbiw	r24, 0x00	; 0
     7a2:	11 f4       	brne	.+4      	; 0x7a8 <DbgPrintInt+0x7a>
     7a4:	cc 20       	and	r12, r12
     7a6:	59 f0       	breq	.+22     	; 0x7be <DbgPrintInt+0x90>
		{
			USART.DATA = '0'+ ((Data/i)%10);
     7a8:	80 5d       	subi	r24, 0xD0	; 208
     7aa:	80 93 a0 0a 	sts	0x0AA0, r24	; 0x800aa0 <__TEXT_REGION_LENGTH__+0x700aa0>
			while (!(USART.STATUS & 0b01000000));
     7ae:	80 91 a1 0a 	lds	r24, 0x0AA1	; 0x800aa1 <__TEXT_REGION_LENGTH__+0x700aa1>
     7b2:	86 ff       	sbrs	r24, 6
     7b4:	fc cf       	rjmp	.-8      	; 0x7ae <DbgPrintInt+0x80>
			USART.STATUS=0b01000000;
     7b6:	d0 92 a1 0a 	sts	0x0AA1, r13	; 0x800aa1 <__TEXT_REGION_LENGTH__+0x700aa1>
			pf=1;		
     7ba:	cc 24       	eor	r12, r12
     7bc:	c3 94       	inc	r12
		}
		i/=10;
     7be:	cf 01       	movw	r24, r30
     7c0:	b8 01       	movw	r22, r16
     7c2:	0e 94 9b 33 	call	0x6736	; 0x6736 <__divmodhi4>
     7c6:	fb 01       	movw	r30, r22
     7c8:	21 97       	sbiw	r28, 0x01	; 1
	static int i;
	static uint8_t pf;
	
	i=10000;
	pf=0;
	while (i>0)
     7ca:	59 f6       	brne	.-106    	; 0x762 <DbgPrintInt+0x34>
     7cc:	c0 92 a4 21 	sts	0x21A4, r12	; 0x8021a4 <pf.3635>
     7d0:	60 93 a5 21 	sts	0x21A5, r22	; 0x8021a5 <i.3634>
     7d4:	70 93 a6 21 	sts	0x21A6, r23	; 0x8021a6 <i.3634+0x1>
			USART.STATUS=0b01000000;
			pf=1;		
		}
		i/=10;
	}
}
     7d8:	df 91       	pop	r29
     7da:	cf 91       	pop	r28
     7dc:	1f 91       	pop	r17
     7de:	0f 91       	pop	r16
     7e0:	ff 90       	pop	r15
     7e2:	ef 90       	pop	r14
     7e4:	df 90       	pop	r13
     7e6:	cf 90       	pop	r12
     7e8:	08 95       	ret

000007ea <DriverMotorInit>:
{
	EncoderEventStruct Event={0,NONE};
	int res;
	res=xQueueReceive(EncoderEventQueue,&Event,0);
	return Event;
}
     7ea:	e0 ea       	ldi	r30, 0xA0	; 160
     7ec:	f6 e0       	ldi	r31, 0x06	; 6
     7ee:	8f e1       	ldi	r24, 0x1F	; 31
     7f0:	81 83       	std	Z+1, r24	; 0x01
     7f2:	80 e4       	ldi	r24, 0x40	; 64
     7f4:	84 8b       	std	Z+20, r24	; 0x14
     7f6:	20 e1       	ldi	r18, 0x10	; 16
     7f8:	25 83       	std	Z+5, r18	; 0x05
     7fa:	e0 e0       	ldi	r30, 0x00	; 0
     7fc:	fb e0       	ldi	r31, 0x0B	; 11
     7fe:	91 e0       	ldi	r25, 0x01	; 1
     800:	90 83       	st	Z, r25
     802:	93 ef       	ldi	r25, 0xF3	; 243
     804:	91 83       	std	Z+1, r25	; 0x01
     806:	40 e0       	ldi	r20, 0x00	; 0
     808:	50 e1       	ldi	r21, 0x10	; 16
     80a:	46 a3       	std	Z+38, r20	; 0x26
     80c:	57 a3       	std	Z+39, r21	; 0x27
     80e:	e0 e4       	ldi	r30, 0x40	; 64
     810:	f6 e0       	ldi	r31, 0x06	; 6
     812:	90 ec       	ldi	r25, 0xC0	; 192
     814:	92 83       	std	Z+2, r25	; 0x02
     816:	86 8b       	std	Z+22, r24	; 0x16
     818:	87 8b       	std	Z+23, r24	; 0x17
     81a:	82 87       	std	Z+10, r24	; 0x0a
     81c:	90 e8       	ldi	r25, 0x80	; 128
     81e:	93 87       	std	Z+11, r25	; 0x0b
     820:	95 e0       	ldi	r25, 0x05	; 5
     822:	91 87       	std	Z+9, r25	; 0x09
     824:	e0 e8       	ldi	r30, 0x80	; 128
     826:	f6 e0       	ldi	r31, 0x06	; 6
     828:	30 e3       	ldi	r19, 0x30	; 48
     82a:	32 83       	std	Z+2, r19	; 0x02
     82c:	84 8b       	std	Z+20, r24	; 0x14
     82e:	85 8b       	std	Z+21, r24	; 0x15
     830:	22 87       	std	Z+10, r18	; 0x0a
     832:	80 e2       	ldi	r24, 0x20	; 32
     834:	83 87       	std	Z+11, r24	; 0x0b
     836:	91 87       	std	Z+9, r25	; 0x09
     838:	40 e0       	ldi	r20, 0x00	; 0
     83a:	65 e0       	ldi	r22, 0x05	; 5
     83c:	84 e1       	ldi	r24, 0x14	; 20
     83e:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
     842:	80 93 df 26 	sts	0x26DF, r24	; 0x8026df <EncoderEventQueue>
     846:	90 93 e0 26 	sts	0x26E0, r25	; 0x8026e0 <EncoderEventQueue+0x1>
     84a:	08 95       	ret

0000084c <DriverMotorSet>:
     84c:	20 e1       	ldi	r18, 0x10	; 16
     84e:	00 97       	sbiw	r24, 0x00	; 0
     850:	69 f5       	brne	.+90     	; 0x8ac <DriverMotorSet+0x60>
     852:	61 15       	cp	r22, r1
     854:	71 05       	cpc	r23, r1
     856:	09 f4       	brne	.+2      	; 0x85a <DriverMotorSet+0xe>
     858:	57 c0       	rjmp	.+174    	; 0x908 <DriverMotorSet+0xbc>
     85a:	20 93 a6 06 	sts	0x06A6, r18	; 0x8006a6 <__TEXT_REGION_LENGTH__+0x7006a6>
     85e:	81 30       	cpi	r24, 0x01	; 1
     860:	20 ef       	ldi	r18, 0xF0	; 240
     862:	92 07       	cpc	r25, r18
     864:	0c f4       	brge	.+2      	; 0x868 <DriverMotorSet+0x1c>
     866:	57 c0       	rjmp	.+174    	; 0x916 <DriverMotorSet+0xca>
     868:	91 95       	neg	r25
     86a:	81 95       	neg	r24
     86c:	91 09       	sbc	r25, r1
     86e:	80 93 28 0b 	sts	0x0B28, r24	; 0x800b28 <__TEXT_REGION_LENGTH__+0x700b28>
     872:	90 93 29 0b 	sts	0x0B29, r25	; 0x800b29 <__TEXT_REGION_LENGTH__+0x700b29>
     876:	10 92 2a 0b 	sts	0x0B2A, r1	; 0x800b2a <__TEXT_REGION_LENGTH__+0x700b2a>
     87a:	10 92 2b 0b 	sts	0x0B2B, r1	; 0x800b2b <__TEXT_REGION_LENGTH__+0x700b2b>
     87e:	71 95       	neg	r23
     880:	61 95       	neg	r22
     882:	71 09       	sbc	r23, r1
     884:	16 16       	cp	r1, r22
     886:	17 06       	cpc	r1, r23
     888:	44 f1       	brlt	.+80     	; 0x8da <DriverMotorSet+0x8e>
     88a:	61 30       	cpi	r22, 0x01	; 1
     88c:	20 ef       	ldi	r18, 0xF0	; 240
     88e:	72 07       	cpc	r23, r18
     890:	0c f4       	brge	.+2      	; 0x894 <DriverMotorSet+0x48>
     892:	44 c0       	rjmp	.+136    	; 0x91c <DriverMotorSet+0xd0>
     894:	71 95       	neg	r23
     896:	61 95       	neg	r22
     898:	71 09       	sbc	r23, r1
     89a:	60 93 2c 0b 	sts	0x0B2C, r22	; 0x800b2c <__TEXT_REGION_LENGTH__+0x700b2c>
     89e:	70 93 2d 0b 	sts	0x0B2D, r23	; 0x800b2d <__TEXT_REGION_LENGTH__+0x700b2d>
     8a2:	10 92 2e 0b 	sts	0x0B2E, r1	; 0x800b2e <__TEXT_REGION_LENGTH__+0x700b2e>
     8a6:	10 92 2f 0b 	sts	0x0B2F, r1	; 0x800b2f <__TEXT_REGION_LENGTH__+0x700b2f>
     8aa:	08 95       	ret
     8ac:	20 93 a6 06 	sts	0x06A6, r18	; 0x8006a6 <__TEXT_REGION_LENGTH__+0x7006a6>
     8b0:	18 16       	cp	r1, r24
     8b2:	19 06       	cpc	r1, r25
     8b4:	a4 f6       	brge	.-88     	; 0x85e <DriverMotorSet+0x12>
     8b6:	10 92 28 0b 	sts	0x0B28, r1	; 0x800b28 <__TEXT_REGION_LENGTH__+0x700b28>
     8ba:	10 92 29 0b 	sts	0x0B29, r1	; 0x800b29 <__TEXT_REGION_LENGTH__+0x700b29>
     8be:	81 15       	cp	r24, r1
     8c0:	20 e1       	ldi	r18, 0x10	; 16
     8c2:	92 07       	cpc	r25, r18
     8c4:	f4 f4       	brge	.+60     	; 0x902 <DriverMotorSet+0xb6>
     8c6:	80 93 2a 0b 	sts	0x0B2A, r24	; 0x800b2a <__TEXT_REGION_LENGTH__+0x700b2a>
     8ca:	90 93 2b 0b 	sts	0x0B2B, r25	; 0x800b2b <__TEXT_REGION_LENGTH__+0x700b2b>
     8ce:	71 95       	neg	r23
     8d0:	61 95       	neg	r22
     8d2:	71 09       	sbc	r23, r1
     8d4:	16 16       	cp	r1, r22
     8d6:	17 06       	cpc	r1, r23
     8d8:	c4 f6       	brge	.-80     	; 0x88a <DriverMotorSet+0x3e>
     8da:	10 92 2c 0b 	sts	0x0B2C, r1	; 0x800b2c <__TEXT_REGION_LENGTH__+0x700b2c>
     8de:	10 92 2d 0b 	sts	0x0B2D, r1	; 0x800b2d <__TEXT_REGION_LENGTH__+0x700b2d>
     8e2:	61 15       	cp	r22, r1
     8e4:	80 e1       	ldi	r24, 0x10	; 16
     8e6:	78 07       	cpc	r23, r24
     8e8:	2c f4       	brge	.+10     	; 0x8f4 <DriverMotorSet+0xa8>
     8ea:	60 93 2e 0b 	sts	0x0B2E, r22	; 0x800b2e <__TEXT_REGION_LENGTH__+0x700b2e>
     8ee:	70 93 2f 0b 	sts	0x0B2F, r23	; 0x800b2f <__TEXT_REGION_LENGTH__+0x700b2f>
     8f2:	08 95       	ret
     8f4:	6f ef       	ldi	r22, 0xFF	; 255
     8f6:	7f e0       	ldi	r23, 0x0F	; 15
     8f8:	60 93 2e 0b 	sts	0x0B2E, r22	; 0x800b2e <__TEXT_REGION_LENGTH__+0x700b2e>
     8fc:	70 93 2f 0b 	sts	0x0B2F, r23	; 0x800b2f <__TEXT_REGION_LENGTH__+0x700b2f>
     900:	08 95       	ret
     902:	8f ef       	ldi	r24, 0xFF	; 255
     904:	9f e0       	ldi	r25, 0x0F	; 15
     906:	df cf       	rjmp	.-66     	; 0x8c6 <DriverMotorSet+0x7a>
     908:	20 93 a5 06 	sts	0x06A5, r18	; 0x8006a5 <__TEXT_REGION_LENGTH__+0x7006a5>
     90c:	81 30       	cpi	r24, 0x01	; 1
     90e:	20 ef       	ldi	r18, 0xF0	; 240
     910:	92 07       	cpc	r25, r18
     912:	0c f0       	brlt	.+2      	; 0x916 <DriverMotorSet+0xca>
     914:	a9 cf       	rjmp	.-174    	; 0x868 <DriverMotorSet+0x1c>
     916:	81 e0       	ldi	r24, 0x01	; 1
     918:	90 ef       	ldi	r25, 0xF0	; 240
     91a:	a6 cf       	rjmp	.-180    	; 0x868 <DriverMotorSet+0x1c>
     91c:	61 e0       	ldi	r22, 0x01	; 1
     91e:	70 ef       	ldi	r23, 0xF0	; 240
     920:	b9 cf       	rjmp	.-142    	; 0x894 <DriverMotorSet+0x48>

00000922 <DriverMotorGetEncoder>:
     922:	0f b6       	in	r0, 0x3f	; 63
     924:	f8 94       	cli
     926:	0f 92       	push	r0
     928:	40 91 db 26 	lds	r20, 0x26DB	; 0x8026db <Cnt1>
     92c:	50 91 dc 26 	lds	r21, 0x26DC	; 0x8026dc <Cnt1+0x1>
     930:	20 91 dd 26 	lds	r18, 0x26DD	; 0x8026dd <Cnt2>
     934:	30 91 de 26 	lds	r19, 0x26DE	; 0x8026de <Cnt2+0x1>
     938:	0f 90       	pop	r0
     93a:	0f be       	out	0x3f, r0	; 63
     93c:	ba 01       	movw	r22, r20
     93e:	c9 01       	movw	r24, r18
     940:	08 95       	ret

00000942 <__vector_2>:

//Encoder 1 ISR's
ISR (PORTC_INT0_vect)
{	
     942:	1f 92       	push	r1
     944:	0f 92       	push	r0
     946:	0f b6       	in	r0, 0x3f	; 63
     948:	0f 92       	push	r0
     94a:	11 24       	eor	r1, r1
     94c:	0b b6       	in	r0, 0x3b	; 59
     94e:	0f 92       	push	r0
     950:	1f 93       	push	r17
     952:	2f 93       	push	r18
     954:	3f 93       	push	r19
     956:	4f 93       	push	r20
     958:	5f 93       	push	r21
     95a:	6f 93       	push	r22
     95c:	7f 93       	push	r23
     95e:	8f 93       	push	r24
     960:	9f 93       	push	r25
     962:	af 93       	push	r26
     964:	bf 93       	push	r27
     966:	ef 93       	push	r30
     968:	ff 93       	push	r31
     96a:	cf 93       	push	r28
     96c:	df 93       	push	r29
     96e:	00 d0       	rcall	.+0      	; 0x970 <__vector_2+0x2e>
     970:	00 d0       	rcall	.+0      	; 0x972 <__vector_2+0x30>
     972:	cd b7       	in	r28, 0x3d	; 61
     974:	de b7       	in	r29, 0x3e	; 62
	static uint32_t LastTriggerTime=0;
	uint8_t Data,l0,l1;
	EncoderEventStruct Event;
	BaseType_t xHigherPriorityTaskWoken=pdFALSE;
     976:	1e 82       	std	Y+6, r1	; 0x06
	Event.Time=portGET_RUN_TIME_COUNTER_VALUE();
     978:	20 91 20 08 	lds	r18, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x700820>
     97c:	30 91 21 08 	lds	r19, 0x0821	; 0x800821 <__TEXT_REGION_LENGTH__+0x700821>
     980:	80 91 e9 26 	lds	r24, 0x26E9	; 0x8026e9 <StatsTimer>
     984:	90 91 ea 26 	lds	r25, 0x26EA	; 0x8026ea <StatsTimer+0x1>
     988:	a0 91 eb 26 	lds	r26, 0x26EB	; 0x8026eb <StatsTimer+0x2>
     98c:	b0 91 ec 26 	lds	r27, 0x26EC	; 0x8026ec <StatsTimer+0x3>
     990:	82 0f       	add	r24, r18
     992:	93 1f       	adc	r25, r19
     994:	a1 1d       	adc	r26, r1
     996:	b1 1d       	adc	r27, r1
     998:	89 83       	std	Y+1, r24	; 0x01
     99a:	9a 83       	std	Y+2, r25	; 0x02
     99c:	ab 83       	std	Y+3, r26	; 0x03
     99e:	bc 83       	std	Y+4, r27	; 0x04
	#ifdef ENCODER_FILTER_ENABLE
		if ((Event.Time-LastTriggerTime)<ENCODER_FILTER_TIME) return;
	#endif

	Data=PORTC.IN;
     9a0:	80 91 48 06 	lds	r24, 0x0648	; 0x800648 <__TEXT_REGION_LENGTH__+0x700648>
	l0=Data & (1<<6);
	l1=Data & (1<<7);
     9a4:	18 2f       	mov	r17, r24
     9a6:	10 78       	andi	r17, 0x80	; 128
		
	//Process events
	if (l0) 
     9a8:	86 ff       	sbrs	r24, 6
     9aa:	37 c0       	rjmp	.+110    	; 0xa1a <__vector_2+0xd8>
		Event.Event=RISING_1A;
     9ac:	81 e0       	ldi	r24, 0x01	; 1
     9ae:	8d 83       	std	Y+5, r24	; 0x05
	else
		Event.Event=FALLING_1A;

	xQueueSendFromISR(EncoderEventQueue,&Event,&xHigherPriorityTaskWoken);
     9b0:	20 e0       	ldi	r18, 0x00	; 0
     9b2:	ae 01       	movw	r20, r28
     9b4:	4a 5f       	subi	r20, 0xFA	; 250
     9b6:	5f 4f       	sbci	r21, 0xFF	; 255
     9b8:	be 01       	movw	r22, r28
     9ba:	6f 5f       	subi	r22, 0xFF	; 255
     9bc:	7f 4f       	sbci	r23, 0xFF	; 255
     9be:	80 91 df 26 	lds	r24, 0x26DF	; 0x8026df <EncoderEventQueue>
     9c2:	90 91 e0 26 	lds	r25, 0x26E0	; 0x8026e0 <EncoderEventQueue+0x1>
     9c6:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <xQueueGenericSendFromISR>
	//Process counter
	if ( l0 && !l1) Cnt1--; //Rising edge on Line0, Line1 low
     9ca:	11 23       	and	r17, r17
     9cc:	b9 f1       	breq	.+110    	; 0xa3c <__vector_2+0xfa>
	if ( l0 &&  l1) Cnt1++; //Rising edge on Line0, Line1 high	
	if (!l0 &&  l1) Cnt1--; //Falling edge on Line0, Line1 high
	if (!l0 && !l1) Cnt1++;//Falling edge on Line1, Line1 low
     9ce:	80 91 db 26 	lds	r24, 0x26DB	; 0x8026db <Cnt1>
     9d2:	90 91 dc 26 	lds	r25, 0x26DC	; 0x8026dc <Cnt1+0x1>
     9d6:	01 96       	adiw	r24, 0x01	; 1
     9d8:	80 93 db 26 	sts	0x26DB, r24	; 0x8026db <Cnt1>
     9dc:	90 93 dc 26 	sts	0x26DC, r25	; 0x8026dc <Cnt1+0x1>

	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
     9e0:	8e 81       	ldd	r24, Y+6	; 0x06
     9e2:	81 11       	cpse	r24, r1
     9e4:	0e 94 a6 17 	call	0x2f4c	; 0x2f4c <vPortYieldISR>
	LastTriggerTime=Event.Time;
}
     9e8:	26 96       	adiw	r28, 0x06	; 6
     9ea:	cd bf       	out	0x3d, r28	; 61
     9ec:	de bf       	out	0x3e, r29	; 62
     9ee:	df 91       	pop	r29
     9f0:	cf 91       	pop	r28
     9f2:	ff 91       	pop	r31
     9f4:	ef 91       	pop	r30
     9f6:	bf 91       	pop	r27
     9f8:	af 91       	pop	r26
     9fa:	9f 91       	pop	r25
     9fc:	8f 91       	pop	r24
     9fe:	7f 91       	pop	r23
     a00:	6f 91       	pop	r22
     a02:	5f 91       	pop	r21
     a04:	4f 91       	pop	r20
     a06:	3f 91       	pop	r19
     a08:	2f 91       	pop	r18
     a0a:	1f 91       	pop	r17
     a0c:	0f 90       	pop	r0
     a0e:	0b be       	out	0x3b, r0	; 59
     a10:	0f 90       	pop	r0
     a12:	0f be       	out	0x3f, r0	; 63
     a14:	0f 90       	pop	r0
     a16:	1f 90       	pop	r1
     a18:	18 95       	reti
		
	//Process events
	if (l0) 
		Event.Event=RISING_1A;
	else
		Event.Event=FALLING_1A;
     a1a:	85 e0       	ldi	r24, 0x05	; 5
     a1c:	8d 83       	std	Y+5, r24	; 0x05

	xQueueSendFromISR(EncoderEventQueue,&Event,&xHigherPriorityTaskWoken);
     a1e:	20 e0       	ldi	r18, 0x00	; 0
     a20:	ae 01       	movw	r20, r28
     a22:	4a 5f       	subi	r20, 0xFA	; 250
     a24:	5f 4f       	sbci	r21, 0xFF	; 255
     a26:	be 01       	movw	r22, r28
     a28:	6f 5f       	subi	r22, 0xFF	; 255
     a2a:	7f 4f       	sbci	r23, 0xFF	; 255
     a2c:	80 91 df 26 	lds	r24, 0x26DF	; 0x8026df <EncoderEventQueue>
     a30:	90 91 e0 26 	lds	r25, 0x26E0	; 0x8026e0 <EncoderEventQueue+0x1>
     a34:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <xQueueGenericSendFromISR>
	//Process counter
	if ( l0 && !l1) Cnt1--; //Rising edge on Line0, Line1 low
	if ( l0 &&  l1) Cnt1++; //Rising edge on Line0, Line1 high	
	if (!l0 &&  l1) Cnt1--; //Falling edge on Line0, Line1 high
     a38:	11 23       	and	r17, r17
     a3a:	49 f2       	breq	.-110    	; 0x9ce <__vector_2+0x8c>
     a3c:	80 91 db 26 	lds	r24, 0x26DB	; 0x8026db <Cnt1>
     a40:	90 91 dc 26 	lds	r25, 0x26DC	; 0x8026dc <Cnt1+0x1>
     a44:	01 97       	sbiw	r24, 0x01	; 1
     a46:	80 93 db 26 	sts	0x26DB, r24	; 0x8026db <Cnt1>
     a4a:	90 93 dc 26 	sts	0x26DC, r25	; 0x8026dc <Cnt1+0x1>
     a4e:	c8 cf       	rjmp	.-112    	; 0x9e0 <__vector_2+0x9e>

00000a50 <__vector_3>:
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
	LastTriggerTime=Event.Time;
}

ISR (PORTC_INT1_vect)
{
     a50:	1f 92       	push	r1
     a52:	0f 92       	push	r0
     a54:	0f b6       	in	r0, 0x3f	; 63
     a56:	0f 92       	push	r0
     a58:	11 24       	eor	r1, r1
     a5a:	0b b6       	in	r0, 0x3b	; 59
     a5c:	0f 92       	push	r0
     a5e:	1f 93       	push	r17
     a60:	2f 93       	push	r18
     a62:	3f 93       	push	r19
     a64:	4f 93       	push	r20
     a66:	5f 93       	push	r21
     a68:	6f 93       	push	r22
     a6a:	7f 93       	push	r23
     a6c:	8f 93       	push	r24
     a6e:	9f 93       	push	r25
     a70:	af 93       	push	r26
     a72:	bf 93       	push	r27
     a74:	ef 93       	push	r30
     a76:	ff 93       	push	r31
     a78:	cf 93       	push	r28
     a7a:	df 93       	push	r29
     a7c:	00 d0       	rcall	.+0      	; 0xa7e <__vector_3+0x2e>
     a7e:	00 d0       	rcall	.+0      	; 0xa80 <__vector_3+0x30>
     a80:	cd b7       	in	r28, 0x3d	; 61
     a82:	de b7       	in	r29, 0x3e	; 62
	static uint32_t LastTriggerTime=0;
	uint8_t Data,l0,l1;
	EncoderEventStruct Event;
	BaseType_t xHigherPriorityTaskWoken=pdFALSE;
     a84:	1e 82       	std	Y+6, r1	; 0x06
	Event.Time=portGET_RUN_TIME_COUNTER_VALUE();
     a86:	20 91 20 08 	lds	r18, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x700820>
     a8a:	30 91 21 08 	lds	r19, 0x0821	; 0x800821 <__TEXT_REGION_LENGTH__+0x700821>
     a8e:	80 91 e9 26 	lds	r24, 0x26E9	; 0x8026e9 <StatsTimer>
     a92:	90 91 ea 26 	lds	r25, 0x26EA	; 0x8026ea <StatsTimer+0x1>
     a96:	a0 91 eb 26 	lds	r26, 0x26EB	; 0x8026eb <StatsTimer+0x2>
     a9a:	b0 91 ec 26 	lds	r27, 0x26EC	; 0x8026ec <StatsTimer+0x3>
     a9e:	82 0f       	add	r24, r18
     aa0:	93 1f       	adc	r25, r19
     aa2:	a1 1d       	adc	r26, r1
     aa4:	b1 1d       	adc	r27, r1
     aa6:	89 83       	std	Y+1, r24	; 0x01
     aa8:	9a 83       	std	Y+2, r25	; 0x02
     aaa:	ab 83       	std	Y+3, r26	; 0x03
     aac:	bc 83       	std	Y+4, r27	; 0x04
	#ifdef ENCODER_FILTER_ENABLE
		if ((Event.Time-LastTriggerTime)<ENCODER_FILTER_TIME) return;
	#endif
	
	Data=PORTC.IN;
     aae:	80 91 48 06 	lds	r24, 0x0648	; 0x800648 <__TEXT_REGION_LENGTH__+0x700648>
	l0=Data & (1<<6);
     ab2:	18 2f       	mov	r17, r24
     ab4:	10 74       	andi	r17, 0x40	; 64
	l1=Data & (1<<7);
	
	//Process events
	if (l1)
     ab6:	87 ff       	sbrs	r24, 7
     ab8:	37 c0       	rjmp	.+110    	; 0xb28 <__vector_3+0xd8>
		Event.Event=RISING_1B;
     aba:	82 e0       	ldi	r24, 0x02	; 2
     abc:	8d 83       	std	Y+5, r24	; 0x05
	else
		Event.Event=FALLING_1B;

	xQueueSendFromISR(EncoderEventQueue,&Event,&xHigherPriorityTaskWoken);
     abe:	20 e0       	ldi	r18, 0x00	; 0
     ac0:	ae 01       	movw	r20, r28
     ac2:	4a 5f       	subi	r20, 0xFA	; 250
     ac4:	5f 4f       	sbci	r21, 0xFF	; 255
     ac6:	be 01       	movw	r22, r28
     ac8:	6f 5f       	subi	r22, 0xFF	; 255
     aca:	7f 4f       	sbci	r23, 0xFF	; 255
     acc:	80 91 df 26 	lds	r24, 0x26DF	; 0x8026df <EncoderEventQueue>
     ad0:	90 91 e0 26 	lds	r25, 0x26E0	; 0x8026e0 <EncoderEventQueue+0x1>
     ad4:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <xQueueGenericSendFromISR>
	//Process counter
	if ( l1 && !l0) Cnt1++;//Rising edge on Line1, Line0 low
     ad8:	11 23       	and	r17, r17
     ada:	b9 f1       	breq	.+110    	; 0xb4a <__vector_3+0xfa>
	if ( l1 &&  l0) Cnt1--;//Rising edge on Line1, Line0 high
	if (!l1 &&  l0) Cnt1++;//Falling edge on Line1, Line0 high
	if (!l1 && !l0) Cnt1--;//Falling edge on Line1, Line0 low
     adc:	80 91 db 26 	lds	r24, 0x26DB	; 0x8026db <Cnt1>
     ae0:	90 91 dc 26 	lds	r25, 0x26DC	; 0x8026dc <Cnt1+0x1>
     ae4:	01 97       	sbiw	r24, 0x01	; 1
     ae6:	80 93 db 26 	sts	0x26DB, r24	; 0x8026db <Cnt1>
     aea:	90 93 dc 26 	sts	0x26DC, r25	; 0x8026dc <Cnt1+0x1>

	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
     aee:	8e 81       	ldd	r24, Y+6	; 0x06
     af0:	81 11       	cpse	r24, r1
     af2:	0e 94 a6 17 	call	0x2f4c	; 0x2f4c <vPortYieldISR>
	LastTriggerTime=Event.Time;
}
     af6:	26 96       	adiw	r28, 0x06	; 6
     af8:	cd bf       	out	0x3d, r28	; 61
     afa:	de bf       	out	0x3e, r29	; 62
     afc:	df 91       	pop	r29
     afe:	cf 91       	pop	r28
     b00:	ff 91       	pop	r31
     b02:	ef 91       	pop	r30
     b04:	bf 91       	pop	r27
     b06:	af 91       	pop	r26
     b08:	9f 91       	pop	r25
     b0a:	8f 91       	pop	r24
     b0c:	7f 91       	pop	r23
     b0e:	6f 91       	pop	r22
     b10:	5f 91       	pop	r21
     b12:	4f 91       	pop	r20
     b14:	3f 91       	pop	r19
     b16:	2f 91       	pop	r18
     b18:	1f 91       	pop	r17
     b1a:	0f 90       	pop	r0
     b1c:	0b be       	out	0x3b, r0	; 59
     b1e:	0f 90       	pop	r0
     b20:	0f be       	out	0x3f, r0	; 63
     b22:	0f 90       	pop	r0
     b24:	1f 90       	pop	r1
     b26:	18 95       	reti
	
	//Process events
	if (l1)
		Event.Event=RISING_1B;
	else
		Event.Event=FALLING_1B;
     b28:	86 e0       	ldi	r24, 0x06	; 6
     b2a:	8d 83       	std	Y+5, r24	; 0x05

	xQueueSendFromISR(EncoderEventQueue,&Event,&xHigherPriorityTaskWoken);
     b2c:	20 e0       	ldi	r18, 0x00	; 0
     b2e:	ae 01       	movw	r20, r28
     b30:	4a 5f       	subi	r20, 0xFA	; 250
     b32:	5f 4f       	sbci	r21, 0xFF	; 255
     b34:	be 01       	movw	r22, r28
     b36:	6f 5f       	subi	r22, 0xFF	; 255
     b38:	7f 4f       	sbci	r23, 0xFF	; 255
     b3a:	80 91 df 26 	lds	r24, 0x26DF	; 0x8026df <EncoderEventQueue>
     b3e:	90 91 e0 26 	lds	r25, 0x26E0	; 0x8026e0 <EncoderEventQueue+0x1>
     b42:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <xQueueGenericSendFromISR>
	//Process counter
	if ( l1 && !l0) Cnt1++;//Rising edge on Line1, Line0 low
	if ( l1 &&  l0) Cnt1--;//Rising edge on Line1, Line0 high
	if (!l1 &&  l0) Cnt1++;//Falling edge on Line1, Line0 high
     b46:	11 23       	and	r17, r17
     b48:	49 f2       	breq	.-110    	; 0xadc <__vector_3+0x8c>
     b4a:	80 91 db 26 	lds	r24, 0x26DB	; 0x8026db <Cnt1>
     b4e:	90 91 dc 26 	lds	r25, 0x26DC	; 0x8026dc <Cnt1+0x1>
     b52:	01 96       	adiw	r24, 0x01	; 1
     b54:	80 93 db 26 	sts	0x26DB, r24	; 0x8026db <Cnt1>
     b58:	90 93 dc 26 	sts	0x26DC, r25	; 0x8026dc <Cnt1+0x1>
     b5c:	c8 cf       	rjmp	.-112    	; 0xaee <__vector_3+0x9e>

00000b5e <__vector_43>:
	LastTriggerTime=Event.Time;
}

//Encoder 2 ISR's
ISR (PORTE_INT0_vect)
{
     b5e:	1f 92       	push	r1
     b60:	0f 92       	push	r0
     b62:	0f b6       	in	r0, 0x3f	; 63
     b64:	0f 92       	push	r0
     b66:	11 24       	eor	r1, r1
     b68:	0b b6       	in	r0, 0x3b	; 59
     b6a:	0f 92       	push	r0
     b6c:	1f 93       	push	r17
     b6e:	2f 93       	push	r18
     b70:	3f 93       	push	r19
     b72:	4f 93       	push	r20
     b74:	5f 93       	push	r21
     b76:	6f 93       	push	r22
     b78:	7f 93       	push	r23
     b7a:	8f 93       	push	r24
     b7c:	9f 93       	push	r25
     b7e:	af 93       	push	r26
     b80:	bf 93       	push	r27
     b82:	ef 93       	push	r30
     b84:	ff 93       	push	r31
     b86:	cf 93       	push	r28
     b88:	df 93       	push	r29
     b8a:	00 d0       	rcall	.+0      	; 0xb8c <__vector_43+0x2e>
     b8c:	00 d0       	rcall	.+0      	; 0xb8e <__vector_43+0x30>
     b8e:	cd b7       	in	r28, 0x3d	; 61
     b90:	de b7       	in	r29, 0x3e	; 62
	static uint32_t LastTriggerTime=0;
	uint8_t Data,l0,l1;
	EncoderEventStruct Event;
	BaseType_t xHigherPriorityTaskWoken=pdFALSE;
     b92:	1e 82       	std	Y+6, r1	; 0x06
	Event.Time=portGET_RUN_TIME_COUNTER_VALUE();
     b94:	20 91 20 08 	lds	r18, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x700820>
     b98:	30 91 21 08 	lds	r19, 0x0821	; 0x800821 <__TEXT_REGION_LENGTH__+0x700821>
     b9c:	80 91 e9 26 	lds	r24, 0x26E9	; 0x8026e9 <StatsTimer>
     ba0:	90 91 ea 26 	lds	r25, 0x26EA	; 0x8026ea <StatsTimer+0x1>
     ba4:	a0 91 eb 26 	lds	r26, 0x26EB	; 0x8026eb <StatsTimer+0x2>
     ba8:	b0 91 ec 26 	lds	r27, 0x26EC	; 0x8026ec <StatsTimer+0x3>
     bac:	82 0f       	add	r24, r18
     bae:	93 1f       	adc	r25, r19
     bb0:	a1 1d       	adc	r26, r1
     bb2:	b1 1d       	adc	r27, r1
     bb4:	89 83       	std	Y+1, r24	; 0x01
     bb6:	9a 83       	std	Y+2, r25	; 0x02
     bb8:	ab 83       	std	Y+3, r26	; 0x03
     bba:	bc 83       	std	Y+4, r27	; 0x04
	#ifdef ENCODER_FILTER_ENABLE
		if ((Event.Time-LastTriggerTime)<ENCODER_FILTER_TIME) return;
	#endif
	
	Data=PORTE.IN;
     bbc:	80 91 88 06 	lds	r24, 0x0688	; 0x800688 <__TEXT_REGION_LENGTH__+0x700688>
	l0=Data & (1<<4);
	l1=Data & (1<<5);
     bc0:	18 2f       	mov	r17, r24
     bc2:	10 72       	andi	r17, 0x20	; 32
	
	//Process events
	if (l0)
     bc4:	84 ff       	sbrs	r24, 4
     bc6:	37 c0       	rjmp	.+110    	; 0xc36 <__vector_43+0xd8>
		Event.Event=RISING_2A;
     bc8:	83 e0       	ldi	r24, 0x03	; 3
     bca:	8d 83       	std	Y+5, r24	; 0x05
	else
		Event.Event=FALLING_2A;

	xQueueSendFromISR(EncoderEventQueue,&Event,&xHigherPriorityTaskWoken);
     bcc:	20 e0       	ldi	r18, 0x00	; 0
     bce:	ae 01       	movw	r20, r28
     bd0:	4a 5f       	subi	r20, 0xFA	; 250
     bd2:	5f 4f       	sbci	r21, 0xFF	; 255
     bd4:	be 01       	movw	r22, r28
     bd6:	6f 5f       	subi	r22, 0xFF	; 255
     bd8:	7f 4f       	sbci	r23, 0xFF	; 255
     bda:	80 91 df 26 	lds	r24, 0x26DF	; 0x8026df <EncoderEventQueue>
     bde:	90 91 e0 26 	lds	r25, 0x26E0	; 0x8026e0 <EncoderEventQueue+0x1>
     be2:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <xQueueGenericSendFromISR>
	//Process counter
	if ( l0 && !l1) Cnt2--; //Rising edge on Line0, Line1 low
     be6:	11 23       	and	r17, r17
     be8:	b9 f1       	breq	.+110    	; 0xc58 <__vector_43+0xfa>
	if ( l0 &&  l1) Cnt2++; //Rising edge on Line0, Line1 high
	if (!l0 &&  l1) Cnt2--; //Falling edge on Line0, Line1 high
	if (!l0 && !l1) Cnt2++;//Falling edge on Line1, Line1 low
     bea:	80 91 dd 26 	lds	r24, 0x26DD	; 0x8026dd <Cnt2>
     bee:	90 91 de 26 	lds	r25, 0x26DE	; 0x8026de <Cnt2+0x1>
     bf2:	01 96       	adiw	r24, 0x01	; 1
     bf4:	80 93 dd 26 	sts	0x26DD, r24	; 0x8026dd <Cnt2>
     bf8:	90 93 de 26 	sts	0x26DE, r25	; 0x8026de <Cnt2+0x1>
	
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
     bfc:	8e 81       	ldd	r24, Y+6	; 0x06
     bfe:	81 11       	cpse	r24, r1
     c00:	0e 94 a6 17 	call	0x2f4c	; 0x2f4c <vPortYieldISR>
	LastTriggerTime=Event.Time;
}
     c04:	26 96       	adiw	r28, 0x06	; 6
     c06:	cd bf       	out	0x3d, r28	; 61
     c08:	de bf       	out	0x3e, r29	; 62
     c0a:	df 91       	pop	r29
     c0c:	cf 91       	pop	r28
     c0e:	ff 91       	pop	r31
     c10:	ef 91       	pop	r30
     c12:	bf 91       	pop	r27
     c14:	af 91       	pop	r26
     c16:	9f 91       	pop	r25
     c18:	8f 91       	pop	r24
     c1a:	7f 91       	pop	r23
     c1c:	6f 91       	pop	r22
     c1e:	5f 91       	pop	r21
     c20:	4f 91       	pop	r20
     c22:	3f 91       	pop	r19
     c24:	2f 91       	pop	r18
     c26:	1f 91       	pop	r17
     c28:	0f 90       	pop	r0
     c2a:	0b be       	out	0x3b, r0	; 59
     c2c:	0f 90       	pop	r0
     c2e:	0f be       	out	0x3f, r0	; 63
     c30:	0f 90       	pop	r0
     c32:	1f 90       	pop	r1
     c34:	18 95       	reti
	
	//Process events
	if (l0)
		Event.Event=RISING_2A;
	else
		Event.Event=FALLING_2A;
     c36:	87 e0       	ldi	r24, 0x07	; 7
     c38:	8d 83       	std	Y+5, r24	; 0x05

	xQueueSendFromISR(EncoderEventQueue,&Event,&xHigherPriorityTaskWoken);
     c3a:	20 e0       	ldi	r18, 0x00	; 0
     c3c:	ae 01       	movw	r20, r28
     c3e:	4a 5f       	subi	r20, 0xFA	; 250
     c40:	5f 4f       	sbci	r21, 0xFF	; 255
     c42:	be 01       	movw	r22, r28
     c44:	6f 5f       	subi	r22, 0xFF	; 255
     c46:	7f 4f       	sbci	r23, 0xFF	; 255
     c48:	80 91 df 26 	lds	r24, 0x26DF	; 0x8026df <EncoderEventQueue>
     c4c:	90 91 e0 26 	lds	r25, 0x26E0	; 0x8026e0 <EncoderEventQueue+0x1>
     c50:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <xQueueGenericSendFromISR>
	//Process counter
	if ( l0 && !l1) Cnt2--; //Rising edge on Line0, Line1 low
	if ( l0 &&  l1) Cnt2++; //Rising edge on Line0, Line1 high
	if (!l0 &&  l1) Cnt2--; //Falling edge on Line0, Line1 high
     c54:	11 23       	and	r17, r17
     c56:	49 f2       	breq	.-110    	; 0xbea <__vector_43+0x8c>
     c58:	80 91 dd 26 	lds	r24, 0x26DD	; 0x8026dd <Cnt2>
     c5c:	90 91 de 26 	lds	r25, 0x26DE	; 0x8026de <Cnt2+0x1>
     c60:	01 97       	sbiw	r24, 0x01	; 1
     c62:	80 93 dd 26 	sts	0x26DD, r24	; 0x8026dd <Cnt2>
     c66:	90 93 de 26 	sts	0x26DE, r25	; 0x8026de <Cnt2+0x1>
     c6a:	c8 cf       	rjmp	.-112    	; 0xbfc <__vector_43+0x9e>

00000c6c <__vector_44>:
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
	LastTriggerTime=Event.Time;
}

ISR (PORTE_INT1_vect)
{
     c6c:	1f 92       	push	r1
     c6e:	0f 92       	push	r0
     c70:	0f b6       	in	r0, 0x3f	; 63
     c72:	0f 92       	push	r0
     c74:	11 24       	eor	r1, r1
     c76:	0b b6       	in	r0, 0x3b	; 59
     c78:	0f 92       	push	r0
     c7a:	1f 93       	push	r17
     c7c:	2f 93       	push	r18
     c7e:	3f 93       	push	r19
     c80:	4f 93       	push	r20
     c82:	5f 93       	push	r21
     c84:	6f 93       	push	r22
     c86:	7f 93       	push	r23
     c88:	8f 93       	push	r24
     c8a:	9f 93       	push	r25
     c8c:	af 93       	push	r26
     c8e:	bf 93       	push	r27
     c90:	ef 93       	push	r30
     c92:	ff 93       	push	r31
     c94:	cf 93       	push	r28
     c96:	df 93       	push	r29
     c98:	00 d0       	rcall	.+0      	; 0xc9a <__vector_44+0x2e>
     c9a:	00 d0       	rcall	.+0      	; 0xc9c <__vector_44+0x30>
     c9c:	cd b7       	in	r28, 0x3d	; 61
     c9e:	de b7       	in	r29, 0x3e	; 62
	static uint32_t LastTriggerTime=0;
	uint8_t Data,l0,l1;
	EncoderEventStruct Event;
	BaseType_t xHigherPriorityTaskWoken=pdFALSE;
     ca0:	1e 82       	std	Y+6, r1	; 0x06
	Event.Time=portGET_RUN_TIME_COUNTER_VALUE();
     ca2:	20 91 20 08 	lds	r18, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x700820>
     ca6:	30 91 21 08 	lds	r19, 0x0821	; 0x800821 <__TEXT_REGION_LENGTH__+0x700821>
     caa:	80 91 e9 26 	lds	r24, 0x26E9	; 0x8026e9 <StatsTimer>
     cae:	90 91 ea 26 	lds	r25, 0x26EA	; 0x8026ea <StatsTimer+0x1>
     cb2:	a0 91 eb 26 	lds	r26, 0x26EB	; 0x8026eb <StatsTimer+0x2>
     cb6:	b0 91 ec 26 	lds	r27, 0x26EC	; 0x8026ec <StatsTimer+0x3>
     cba:	82 0f       	add	r24, r18
     cbc:	93 1f       	adc	r25, r19
     cbe:	a1 1d       	adc	r26, r1
     cc0:	b1 1d       	adc	r27, r1
     cc2:	89 83       	std	Y+1, r24	; 0x01
     cc4:	9a 83       	std	Y+2, r25	; 0x02
     cc6:	ab 83       	std	Y+3, r26	; 0x03
     cc8:	bc 83       	std	Y+4, r27	; 0x04
	#ifdef ENCODER_FILTER_ENABLE
		if ((Event.Time-LastTriggerTime)<ENCODER_FILTER_TIME) return;
	#endif
	
	Data=PORTE.IN;
     cca:	80 91 88 06 	lds	r24, 0x0688	; 0x800688 <__TEXT_REGION_LENGTH__+0x700688>
	l0=Data & (1<<4);
	l1=Data & (1<<5);
     cce:	18 2f       	mov	r17, r24
     cd0:	10 72       	andi	r17, 0x20	; 32
	
	//Process events
	if (l0)
     cd2:	84 ff       	sbrs	r24, 4
     cd4:	1c c0       	rjmp	.+56     	; 0xd0e <__vector_44+0xa2>
	Event.Event=RISING_2B;
     cd6:	84 e0       	ldi	r24, 0x04	; 4
     cd8:	8d 83       	std	Y+5, r24	; 0x05
	else
	Event.Event=FALLING_2B;

	xQueueSendFromISR(EncoderEventQueue,&Event,&xHigherPriorityTaskWoken);
     cda:	20 e0       	ldi	r18, 0x00	; 0
     cdc:	ae 01       	movw	r20, r28
     cde:	4a 5f       	subi	r20, 0xFA	; 250
     ce0:	5f 4f       	sbci	r21, 0xFF	; 255
     ce2:	be 01       	movw	r22, r28
     ce4:	6f 5f       	subi	r22, 0xFF	; 255
     ce6:	7f 4f       	sbci	r23, 0xFF	; 255
     ce8:	80 91 df 26 	lds	r24, 0x26DF	; 0x8026df <EncoderEventQueue>
     cec:	90 91 e0 26 	lds	r25, 0x26E0	; 0x8026e0 <EncoderEventQueue+0x1>
     cf0:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <xQueueGenericSendFromISR>
	//Process counter
	if ( l1 && !l0) Cnt2++;//Rising edge on Line1, Line0 low
     cf4:	11 23       	and	r17, r17
     cf6:	09 f4       	brne	.+2      	; 0xcfa <__vector_44+0x8e>
     cf8:	47 c0       	rjmp	.+142    	; 0xd88 <__vector_44+0x11c>
	if ( l1 &&  l0) Cnt2--;//Rising edge on Line1, Line0 high
     cfa:	80 91 dd 26 	lds	r24, 0x26DD	; 0x8026dd <Cnt2>
     cfe:	90 91 de 26 	lds	r25, 0x26DE	; 0x8026de <Cnt2+0x1>
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	80 93 dd 26 	sts	0x26DD, r24	; 0x8026dd <Cnt2>
     d08:	90 93 de 26 	sts	0x26DE, r25	; 0x8026de <Cnt2+0x1>
     d0c:	1a c0       	rjmp	.+52     	; 0xd42 <__vector_44+0xd6>
	
	//Process events
	if (l0)
	Event.Event=RISING_2B;
	else
	Event.Event=FALLING_2B;
     d0e:	88 e0       	ldi	r24, 0x08	; 8
     d10:	8d 83       	std	Y+5, r24	; 0x05

	xQueueSendFromISR(EncoderEventQueue,&Event,&xHigherPriorityTaskWoken);
     d12:	20 e0       	ldi	r18, 0x00	; 0
     d14:	ae 01       	movw	r20, r28
     d16:	4a 5f       	subi	r20, 0xFA	; 250
     d18:	5f 4f       	sbci	r21, 0xFF	; 255
     d1a:	be 01       	movw	r22, r28
     d1c:	6f 5f       	subi	r22, 0xFF	; 255
     d1e:	7f 4f       	sbci	r23, 0xFF	; 255
     d20:	80 91 df 26 	lds	r24, 0x26DF	; 0x8026df <EncoderEventQueue>
     d24:	90 91 e0 26 	lds	r25, 0x26E0	; 0x8026e0 <EncoderEventQueue+0x1>
     d28:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <xQueueGenericSendFromISR>
	//Process counter
	if ( l1 && !l0) Cnt2++;//Rising edge on Line1, Line0 low
     d2c:	80 91 dd 26 	lds	r24, 0x26DD	; 0x8026dd <Cnt2>
     d30:	90 91 de 26 	lds	r25, 0x26DE	; 0x8026de <Cnt2+0x1>
     d34:	11 11       	cpse	r17, r1
     d36:	22 c0       	rjmp	.+68     	; 0xd7c <__vector_44+0x110>
	if ( l1 &&  l0) Cnt2--;//Rising edge on Line1, Line0 high
	if (!l1 &&  l0) Cnt2++;//Falling edge on Line1, Line0 high
	if (!l1 && !l0) Cnt2--;//Falling edge on Line1, Line0 low
     d38:	01 97       	sbiw	r24, 0x01	; 1
     d3a:	80 93 dd 26 	sts	0x26DD, r24	; 0x8026dd <Cnt2>
     d3e:	90 93 de 26 	sts	0x26DE, r25	; 0x8026de <Cnt2+0x1>

	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
     d42:	8e 81       	ldd	r24, Y+6	; 0x06
     d44:	81 11       	cpse	r24, r1
     d46:	0e 94 a6 17 	call	0x2f4c	; 0x2f4c <vPortYieldISR>
	LastTriggerTime=Event.Time;
}
     d4a:	26 96       	adiw	r28, 0x06	; 6
     d4c:	cd bf       	out	0x3d, r28	; 61
     d4e:	de bf       	out	0x3e, r29	; 62
     d50:	df 91       	pop	r29
     d52:	cf 91       	pop	r28
     d54:	ff 91       	pop	r31
     d56:	ef 91       	pop	r30
     d58:	bf 91       	pop	r27
     d5a:	af 91       	pop	r26
     d5c:	9f 91       	pop	r25
     d5e:	8f 91       	pop	r24
     d60:	7f 91       	pop	r23
     d62:	6f 91       	pop	r22
     d64:	5f 91       	pop	r21
     d66:	4f 91       	pop	r20
     d68:	3f 91       	pop	r19
     d6a:	2f 91       	pop	r18
     d6c:	1f 91       	pop	r17
     d6e:	0f 90       	pop	r0
     d70:	0b be       	out	0x3b, r0	; 59
     d72:	0f 90       	pop	r0
     d74:	0f be       	out	0x3f, r0	; 63
     d76:	0f 90       	pop	r0
     d78:	1f 90       	pop	r1
     d7a:	18 95       	reti
	else
	Event.Event=FALLING_2B;

	xQueueSendFromISR(EncoderEventQueue,&Event,&xHigherPriorityTaskWoken);
	//Process counter
	if ( l1 && !l0) Cnt2++;//Rising edge on Line1, Line0 low
     d7c:	01 96       	adiw	r24, 0x01	; 1
     d7e:	80 93 dd 26 	sts	0x26DD, r24	; 0x8026dd <Cnt2>
     d82:	90 93 de 26 	sts	0x26DE, r25	; 0x8026de <Cnt2+0x1>
     d86:	dd cf       	rjmp	.-70     	; 0xd42 <__vector_44+0xd6>
	if ( l1 &&  l0) Cnt2--;//Rising edge on Line1, Line0 high
	if (!l1 &&  l0) Cnt2++;//Falling edge on Line1, Line0 high
     d88:	80 91 dd 26 	lds	r24, 0x26DD	; 0x8026dd <Cnt2>
     d8c:	90 91 de 26 	lds	r25, 0x26DE	; 0x8026de <Cnt2+0x1>
     d90:	01 96       	adiw	r24, 0x01	; 1
     d92:	80 93 dd 26 	sts	0x26DD, r24	; 0x8026dd <Cnt2>
     d96:	90 93 de 26 	sts	0x26DE, r25	; 0x8026de <Cnt2+0x1>
     d9a:	d3 cf       	rjmp	.-90     	; 0xd42 <__vector_44+0xd6>

00000d9c <DriverMotorResetEncoder>:
}


void DriverMotorResetEncoder(void)
{
	portENTER_CRITICAL();	
     d9c:	0f b6       	in	r0, 0x3f	; 63
     d9e:	f8 94       	cli
     da0:	0f 92       	push	r0
	Cnt1=0;
     da2:	10 92 db 26 	sts	0x26DB, r1	; 0x8026db <Cnt1>
     da6:	10 92 dc 26 	sts	0x26DC, r1	; 0x8026dc <Cnt1+0x1>
	Cnt2=0;
     daa:	10 92 dd 26 	sts	0x26DD, r1	; 0x8026dd <Cnt2>
     dae:	10 92 de 26 	sts	0x26DE, r1	; 0x8026de <Cnt2+0x1>
	portEXIT_CRITICAL();
     db2:	0f 90       	pop	r0
     db4:	0f be       	out	0x3f, r0	; 63
     db6:	08 95       	ret

00000db8 <set_page_address.part.0>:

void DriverOLEDWake()
{
	if (!DriverOLEDInitialized) return;
	send_command(0xAF);
}
     db8:	1f 93       	push	r17
     dba:	cf 93       	push	r28
     dbc:	df 93       	push	r29
     dbe:	1f 92       	push	r1
     dc0:	1f 92       	push	r1
     dc2:	cd b7       	in	r28, 0x3d	; 61
     dc4:	de b7       	in	r29, 0x3e	; 62
     dc6:	10 e8       	ldi	r17, 0x80	; 128
     dc8:	19 83       	std	Y+1, r17	; 0x01
     dca:	82 e2       	ldi	r24, 0x22	; 34
     dcc:	8a 83       	std	Y+2, r24	; 0x02
     dce:	42 e0       	ldi	r20, 0x02	; 2
     dd0:	be 01       	movw	r22, r28
     dd2:	6f 5f       	subi	r22, 0xFF	; 255
     dd4:	7f 4f       	sbci	r23, 0xFF	; 255
     dd6:	8c e3       	ldi	r24, 0x3C	; 60
     dd8:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
     ddc:	19 83       	std	Y+1, r17	; 0x01
     dde:	1a 82       	std	Y+2, r1	; 0x02
     de0:	42 e0       	ldi	r20, 0x02	; 2
     de2:	be 01       	movw	r22, r28
     de4:	6f 5f       	subi	r22, 0xFF	; 255
     de6:	7f 4f       	sbci	r23, 0xFF	; 255
     de8:	8c e3       	ldi	r24, 0x3C	; 60
     dea:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
     dee:	19 83       	std	Y+1, r17	; 0x01
     df0:	87 e0       	ldi	r24, 0x07	; 7
     df2:	8a 83       	std	Y+2, r24	; 0x02
     df4:	42 e0       	ldi	r20, 0x02	; 2
     df6:	be 01       	movw	r22, r28
     df8:	6f 5f       	subi	r22, 0xFF	; 255
     dfa:	7f 4f       	sbci	r23, 0xFF	; 255
     dfc:	8c e3       	ldi	r24, 0x3C	; 60
     dfe:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
     e02:	0f 90       	pop	r0
     e04:	0f 90       	pop	r0
     e06:	df 91       	pop	r29
     e08:	cf 91       	pop	r28
     e0a:	1f 91       	pop	r17
     e0c:	08 95       	ret

00000e0e <set_column_address.part.1>:
     e0e:	1f 93       	push	r17
     e10:	cf 93       	push	r28
     e12:	df 93       	push	r29
     e14:	1f 92       	push	r1
     e16:	1f 92       	push	r1
     e18:	cd b7       	in	r28, 0x3d	; 61
     e1a:	de b7       	in	r29, 0x3e	; 62
     e1c:	10 e8       	ldi	r17, 0x80	; 128
     e1e:	19 83       	std	Y+1, r17	; 0x01
     e20:	81 e2       	ldi	r24, 0x21	; 33
     e22:	8a 83       	std	Y+2, r24	; 0x02
     e24:	42 e0       	ldi	r20, 0x02	; 2
     e26:	be 01       	movw	r22, r28
     e28:	6f 5f       	subi	r22, 0xFF	; 255
     e2a:	7f 4f       	sbci	r23, 0xFF	; 255
     e2c:	8c e3       	ldi	r24, 0x3C	; 60
     e2e:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
     e32:	19 83       	std	Y+1, r17	; 0x01
     e34:	1a 82       	std	Y+2, r1	; 0x02
     e36:	42 e0       	ldi	r20, 0x02	; 2
     e38:	be 01       	movw	r22, r28
     e3a:	6f 5f       	subi	r22, 0xFF	; 255
     e3c:	7f 4f       	sbci	r23, 0xFF	; 255
     e3e:	8c e3       	ldi	r24, 0x3C	; 60
     e40:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
     e44:	19 83       	std	Y+1, r17	; 0x01
     e46:	8f e7       	ldi	r24, 0x7F	; 127
     e48:	8a 83       	std	Y+2, r24	; 0x02
     e4a:	42 e0       	ldi	r20, 0x02	; 2
     e4c:	be 01       	movw	r22, r28
     e4e:	6f 5f       	subi	r22, 0xFF	; 255
     e50:	7f 4f       	sbci	r23, 0xFF	; 255
     e52:	8c e3       	ldi	r24, 0x3C	; 60
     e54:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
     e58:	0f 90       	pop	r0
     e5a:	0f 90       	pop	r0
     e5c:	df 91       	pop	r29
     e5e:	cf 91       	pop	r28
     e60:	1f 91       	pop	r17
     e62:	08 95       	ret

00000e64 <DriverOLEDUpdate>:
     e64:	bf 92       	push	r11
     e66:	cf 92       	push	r12
     e68:	df 92       	push	r13
     e6a:	ef 92       	push	r14
     e6c:	ff 92       	push	r15
     e6e:	0f 93       	push	r16
     e70:	1f 93       	push	r17
     e72:	cf 93       	push	r28
     e74:	df 93       	push	r29
     e76:	cd b7       	in	r28, 0x3d	; 61
     e78:	de b7       	in	r29, 0x3e	; 62
     e7a:	61 97       	sbiw	r28, 0x11	; 17
     e7c:	cd bf       	out	0x3d, r28	; 61
     e7e:	de bf       	out	0x3e, r29	; 62
     e80:	80 91 a9 21 	lds	r24, 0x21A9	; 0x8021a9 <DriverOLEDInitialized>
     e84:	88 23       	and	r24, r24
     e86:	49 f1       	breq	.+82     	; 0xeda <DriverOLEDUpdate+0x76>
     e88:	0e 94 07 07 	call	0xe0e	; 0xe0e <set_column_address.part.1>
     e8c:	80 91 a9 21 	lds	r24, 0x21A9	; 0x8021a9 <DriverOLEDInitialized>
     e90:	81 11       	cpse	r24, r1
     e92:	30 c0       	rjmp	.+96     	; 0xef4 <DriverOLEDUpdate+0x90>
     e94:	8b ea       	ldi	r24, 0xAB	; 171
     e96:	c8 2e       	mov	r12, r24
     e98:	81 e2       	ldi	r24, 0x21	; 33
     e9a:	d8 2e       	mov	r13, r24
     e9c:	9b ea       	ldi	r25, 0xAB	; 171
     e9e:	e9 2e       	mov	r14, r25
     ea0:	95 e2       	ldi	r25, 0x25	; 37
     ea2:	f9 2e       	mov	r15, r25
     ea4:	8e 01       	movw	r16, r28
     ea6:	0e 5e       	subi	r16, 0xEE	; 238
     ea8:	1f 4f       	sbci	r17, 0xFF	; 255
     eaa:	20 e4       	ldi	r18, 0x40	; 64
     eac:	b2 2e       	mov	r11, r18
     eae:	b9 82       	std	Y+1, r11	; 0x01
     eb0:	fe 01       	movw	r30, r28
     eb2:	32 96       	adiw	r30, 0x02	; 2
     eb4:	d6 01       	movw	r26, r12
     eb6:	8d 91       	ld	r24, X+
     eb8:	81 93       	st	Z+, r24
     eba:	e0 17       	cp	r30, r16
     ebc:	f1 07       	cpc	r31, r17
     ebe:	d9 f7       	brne	.-10     	; 0xeb6 <DriverOLEDUpdate+0x52>
     ec0:	41 e1       	ldi	r20, 0x11	; 17
     ec2:	be 01       	movw	r22, r28
     ec4:	6f 5f       	subi	r22, 0xFF	; 255
     ec6:	7f 4f       	sbci	r23, 0xFF	; 255
     ec8:	8c e3       	ldi	r24, 0x3C	; 60
     eca:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
     ece:	80 e1       	ldi	r24, 0x10	; 16
     ed0:	c8 0e       	add	r12, r24
     ed2:	d1 1c       	adc	r13, r1
     ed4:	ec 14       	cp	r14, r12
     ed6:	fd 04       	cpc	r15, r13
     ed8:	51 f7       	brne	.-44     	; 0xeae <DriverOLEDUpdate+0x4a>
     eda:	61 96       	adiw	r28, 0x11	; 17
     edc:	cd bf       	out	0x3d, r28	; 61
     ede:	de bf       	out	0x3e, r29	; 62
     ee0:	df 91       	pop	r29
     ee2:	cf 91       	pop	r28
     ee4:	1f 91       	pop	r17
     ee6:	0f 91       	pop	r16
     ee8:	ff 90       	pop	r15
     eea:	ef 90       	pop	r14
     eec:	df 90       	pop	r13
     eee:	cf 90       	pop	r12
     ef0:	bf 90       	pop	r11
     ef2:	08 95       	ret
     ef4:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <set_page_address.part.0>
     ef8:	cd cf       	rjmp	.-102    	; 0xe94 <DriverOLEDUpdate+0x30>

00000efa <DriverOLEDSleep>:
     efa:	cf 93       	push	r28
     efc:	df 93       	push	r29
     efe:	1f 92       	push	r1
     f00:	1f 92       	push	r1
     f02:	cd b7       	in	r28, 0x3d	; 61
     f04:	de b7       	in	r29, 0x3e	; 62
     f06:	80 91 a9 21 	lds	r24, 0x21A9	; 0x8021a9 <DriverOLEDInitialized>
     f0a:	88 23       	and	r24, r24
     f0c:	59 f0       	breq	.+22     	; 0xf24 <DriverOLEDSleep+0x2a>
     f0e:	80 e8       	ldi	r24, 0x80	; 128
     f10:	89 83       	std	Y+1, r24	; 0x01
     f12:	8e ea       	ldi	r24, 0xAE	; 174
     f14:	8a 83       	std	Y+2, r24	; 0x02
     f16:	42 e0       	ldi	r20, 0x02	; 2
     f18:	be 01       	movw	r22, r28
     f1a:	6f 5f       	subi	r22, 0xFF	; 255
     f1c:	7f 4f       	sbci	r23, 0xFF	; 255
     f1e:	8c e3       	ldi	r24, 0x3C	; 60
     f20:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
     f24:	0f 90       	pop	r0
     f26:	0f 90       	pop	r0
     f28:	df 91       	pop	r29
     f2a:	cf 91       	pop	r28
     f2c:	08 95       	ret

00000f2e <DriverOLEDInit>:

void DriverOLEDInit(uint8_t Orientation)
{
     f2e:	0f 93       	push	r16
     f30:	1f 93       	push	r17
     f32:	cf 93       	push	r28
     f34:	df 93       	push	r29
     f36:	00 d0       	rcall	.+0      	; 0xf38 <DriverOLEDInit+0xa>
     f38:	1f 92       	push	r1
     f3a:	cd b7       	in	r28, 0x3d	; 61
     f3c:	de b7       	in	r29, 0x3e	; 62
	uint8_t res;
	DriverOLEDInitialized=0;
     f3e:	10 92 a9 21 	sts	0x21A9, r1	; 0x8021a9 <DriverOLEDInitialized>
	GlobOrientation=Orientation;
     f42:	80 93 aa 21 	sts	0x21AA, r24	; 0x8021aa <GlobOrientation>
}

uint8_t send_command(uint8_t command) {
	uint8_t res;
	uint8_t Buffer[2];
	Buffer[0]=COMMAND;
     f46:	10 e8       	ldi	r17, 0x80	; 128
     f48:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
     f4a:	8e ea       	ldi	r24, 0xAE	; 174
     f4c:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(ADDRESS,Buffer,2);
     f4e:	42 e0       	ldi	r20, 0x02	; 2
     f50:	be 01       	movw	r22, r28
     f52:	6f 5f       	subi	r22, 0xFF	; 255
     f54:	7f 4f       	sbci	r23, 0xFF	; 255
     f56:	8c e3       	ldi	r24, 0x3C	; 60
     f58:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
	DriverOLEDInitialized=0;
	GlobOrientation=Orientation;

	
	res=send_command(0xAE);
	if (!res) return;
     f5c:	88 23       	and	r24, r24
     f5e:	09 f4       	brne	.+2      	; 0xf62 <DriverOLEDInit+0x34>
     f60:	c3 c0       	rjmp	.+390    	; 0x10e8 <DriverOLEDInit+0x1ba>
}

uint8_t send_command_data(uint8_t command, uint8_t data) {
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=0x80;
     f62:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
     f64:	85 ed       	ldi	r24, 0xD5	; 213
     f66:	8a 83       	std	Y+2, r24	; 0x02
	Buffer[2]=COMMAND;
     f68:	1b 83       	std	Y+3, r17	; 0x03
	Buffer[3]=data;
     f6a:	1c 83       	std	Y+4, r17	; 0x04
	res=TWIMWrite(ADDRESS,Buffer,4);
     f6c:	44 e0       	ldi	r20, 0x04	; 4
     f6e:	be 01       	movw	r22, r28
     f70:	6f 5f       	subi	r22, 0xFF	; 255
     f72:	7f 4f       	sbci	r23, 0xFF	; 255
     f74:	8c e3       	ldi	r24, 0x3C	; 60
     f76:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command_data(uint8_t command, uint8_t data) {
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=0x80;
     f7a:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
     f7c:	88 ea       	ldi	r24, 0xA8	; 168
     f7e:	8a 83       	std	Y+2, r24	; 0x02
	Buffer[2]=COMMAND;
     f80:	1b 83       	std	Y+3, r17	; 0x03
	Buffer[3]=data;
     f82:	8f e3       	ldi	r24, 0x3F	; 63
     f84:	8c 83       	std	Y+4, r24	; 0x04
	res=TWIMWrite(ADDRESS,Buffer,4);
     f86:	44 e0       	ldi	r20, 0x04	; 4
     f88:	be 01       	movw	r22, r28
     f8a:	6f 5f       	subi	r22, 0xFF	; 255
     f8c:	7f 4f       	sbci	r23, 0xFF	; 255
     f8e:	8c e3       	ldi	r24, 0x3C	; 60
     f90:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command_data(uint8_t command, uint8_t data) {
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=0x80;
     f94:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
     f96:	83 ed       	ldi	r24, 0xD3	; 211
     f98:	8a 83       	std	Y+2, r24	; 0x02
	Buffer[2]=COMMAND;
     f9a:	1b 83       	std	Y+3, r17	; 0x03
	Buffer[3]=data;
     f9c:	1c 82       	std	Y+4, r1	; 0x04
	res=TWIMWrite(ADDRESS,Buffer,4);
     f9e:	44 e0       	ldi	r20, 0x04	; 4
     fa0:	be 01       	movw	r22, r28
     fa2:	6f 5f       	subi	r22, 0xFF	; 255
     fa4:	7f 4f       	sbci	r23, 0xFF	; 255
     fa6:	8c e3       	ldi	r24, 0x3C	; 60
     fa8:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command_data(uint8_t command, uint8_t data) {
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=0x80;
     fac:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
     fae:	8d e8       	ldi	r24, 0x8D	; 141
     fb0:	8a 83       	std	Y+2, r24	; 0x02
	Buffer[2]=COMMAND;
     fb2:	1b 83       	std	Y+3, r17	; 0x03
	Buffer[3]=data;
     fb4:	84 e1       	ldi	r24, 0x14	; 20
     fb6:	8c 83       	std	Y+4, r24	; 0x04
	res=TWIMWrite(ADDRESS,Buffer,4);
     fb8:	44 e0       	ldi	r20, 0x04	; 4
     fba:	be 01       	movw	r22, r28
     fbc:	6f 5f       	subi	r22, 0xFF	; 255
     fbe:	7f 4f       	sbci	r23, 0xFF	; 255
     fc0:	8c e3       	ldi	r24, 0x3C	; 60
     fc2:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command(uint8_t command) {
	uint8_t res;
	uint8_t Buffer[2];
	Buffer[0]=COMMAND;
     fc6:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
     fc8:	00 e4       	ldi	r16, 0x40	; 64
     fca:	0a 83       	std	Y+2, r16	; 0x02
	res=TWIMWrite(ADDRESS,Buffer,2);
     fcc:	42 e0       	ldi	r20, 0x02	; 2
     fce:	be 01       	movw	r22, r28
     fd0:	6f 5f       	subi	r22, 0xFF	; 255
     fd2:	7f 4f       	sbci	r23, 0xFF	; 255
     fd4:	8c e3       	ldi	r24, 0x3C	; 60
     fd6:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command(uint8_t command) {
	uint8_t res;
	uint8_t Buffer[2];
	Buffer[0]=COMMAND;
     fda:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
     fdc:	86 ea       	ldi	r24, 0xA6	; 166
     fde:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(ADDRESS,Buffer,2);
     fe0:	42 e0       	ldi	r20, 0x02	; 2
     fe2:	be 01       	movw	r22, r28
     fe4:	6f 5f       	subi	r22, 0xFF	; 255
     fe6:	7f 4f       	sbci	r23, 0xFF	; 255
     fe8:	8c e3       	ldi	r24, 0x3C	; 60
     fea:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command(uint8_t command) {
	uint8_t res;
	uint8_t Buffer[2];
	Buffer[0]=COMMAND;
     fee:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
     ff0:	84 ea       	ldi	r24, 0xA4	; 164
     ff2:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(ADDRESS,Buffer,2);
     ff4:	42 e0       	ldi	r20, 0x02	; 2
     ff6:	be 01       	movw	r22, r28
     ff8:	6f 5f       	subi	r22, 0xFF	; 255
     ffa:	7f 4f       	sbci	r23, 0xFF	; 255
     ffc:	8c e3       	ldi	r24, 0x3C	; 60
     ffe:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command(uint8_t command) {
	uint8_t res;
	uint8_t Buffer[2];
	Buffer[0]=COMMAND;
    1002:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
    1004:	81 ea       	ldi	r24, 0xA1	; 161
    1006:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(ADDRESS,Buffer,2);
    1008:	42 e0       	ldi	r20, 0x02	; 2
    100a:	be 01       	movw	r22, r28
    100c:	6f 5f       	subi	r22, 0xFF	; 255
    100e:	7f 4f       	sbci	r23, 0xFF	; 255
    1010:	8c e3       	ldi	r24, 0x3C	; 60
    1012:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command(uint8_t command) {
	uint8_t res;
	uint8_t Buffer[2];
	Buffer[0]=COMMAND;
    1016:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
    1018:	88 ec       	ldi	r24, 0xC8	; 200
    101a:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(ADDRESS,Buffer,2);
    101c:	42 e0       	ldi	r20, 0x02	; 2
    101e:	be 01       	movw	r22, r28
    1020:	6f 5f       	subi	r22, 0xFF	; 255
    1022:	7f 4f       	sbci	r23, 0xFF	; 255
    1024:	8c e3       	ldi	r24, 0x3C	; 60
    1026:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command(uint8_t command) {
	uint8_t res;
	uint8_t Buffer[2];
	Buffer[0]=COMMAND;
    102a:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
    102c:	80 e2       	ldi	r24, 0x20	; 32
    102e:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(ADDRESS,Buffer,2);
    1030:	42 e0       	ldi	r20, 0x02	; 2
    1032:	be 01       	movw	r22, r28
    1034:	6f 5f       	subi	r22, 0xFF	; 255
    1036:	7f 4f       	sbci	r23, 0xFF	; 255
    1038:	8c e3       	ldi	r24, 0x3C	; 60
    103a:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command(uint8_t command) {
	uint8_t res;
	uint8_t Buffer[2];
	Buffer[0]=COMMAND;
    103e:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
    1040:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(ADDRESS,Buffer,2);
    1042:	42 e0       	ldi	r20, 0x02	; 2
    1044:	be 01       	movw	r22, r28
    1046:	6f 5f       	subi	r22, 0xFF	; 255
    1048:	7f 4f       	sbci	r23, 0xFF	; 255
    104a:	8c e3       	ldi	r24, 0x3C	; 60
    104c:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command_data(uint8_t command, uint8_t data) {
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=0x80;
    1050:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
    1052:	8a ed       	ldi	r24, 0xDA	; 218
    1054:	8a 83       	std	Y+2, r24	; 0x02
	Buffer[2]=COMMAND;
    1056:	1b 83       	std	Y+3, r17	; 0x03
	Buffer[3]=data;
    1058:	82 e1       	ldi	r24, 0x12	; 18
    105a:	8c 83       	std	Y+4, r24	; 0x04
	res=TWIMWrite(ADDRESS,Buffer,4);
    105c:	44 e0       	ldi	r20, 0x04	; 4
    105e:	be 01       	movw	r22, r28
    1060:	6f 5f       	subi	r22, 0xFF	; 255
    1062:	7f 4f       	sbci	r23, 0xFF	; 255
    1064:	8c e3       	ldi	r24, 0x3C	; 60
    1066:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command_data(uint8_t command, uint8_t data) {
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=0x80;
    106a:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
    106c:	81 e8       	ldi	r24, 0x81	; 129
    106e:	8a 83       	std	Y+2, r24	; 0x02
	Buffer[2]=COMMAND;
    1070:	1b 83       	std	Y+3, r17	; 0x03
	Buffer[3]=data;
    1072:	8f e8       	ldi	r24, 0x8F	; 143
    1074:	8c 83       	std	Y+4, r24	; 0x04
	res=TWIMWrite(ADDRESS,Buffer,4);
    1076:	44 e0       	ldi	r20, 0x04	; 4
    1078:	be 01       	movw	r22, r28
    107a:	6f 5f       	subi	r22, 0xFF	; 255
    107c:	7f 4f       	sbci	r23, 0xFF	; 255
    107e:	8c e3       	ldi	r24, 0x3C	; 60
    1080:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command_data(uint8_t command, uint8_t data) {
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=0x80;
    1084:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
    1086:	89 ed       	ldi	r24, 0xD9	; 217
    1088:	8a 83       	std	Y+2, r24	; 0x02
	Buffer[2]=COMMAND;
    108a:	1b 83       	std	Y+3, r17	; 0x03
	Buffer[3]=data;
    108c:	81 ef       	ldi	r24, 0xF1	; 241
    108e:	8c 83       	std	Y+4, r24	; 0x04
	res=TWIMWrite(ADDRESS,Buffer,4);
    1090:	44 e0       	ldi	r20, 0x04	; 4
    1092:	be 01       	movw	r22, r28
    1094:	6f 5f       	subi	r22, 0xFF	; 255
    1096:	7f 4f       	sbci	r23, 0xFF	; 255
    1098:	8c e3       	ldi	r24, 0x3C	; 60
    109a:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command_data(uint8_t command, uint8_t data) {
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=0x80;
    109e:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
    10a0:	8b ed       	ldi	r24, 0xDB	; 219
    10a2:	8a 83       	std	Y+2, r24	; 0x02
	Buffer[2]=COMMAND;
    10a4:	1b 83       	std	Y+3, r17	; 0x03
	Buffer[3]=data;
    10a6:	0c 83       	std	Y+4, r16	; 0x04
	res=TWIMWrite(ADDRESS,Buffer,4);
    10a8:	44 e0       	ldi	r20, 0x04	; 4
    10aa:	be 01       	movw	r22, r28
    10ac:	6f 5f       	subi	r22, 0xFF	; 255
    10ae:	7f 4f       	sbci	r23, 0xFF	; 255
    10b0:	8c e3       	ldi	r24, 0x3C	; 60
    10b2:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
}

uint8_t send_command(uint8_t command) {
	uint8_t res;
	uint8_t Buffer[2];
	Buffer[0]=COMMAND;
    10b6:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=command;
    10b8:	8f ea       	ldi	r24, 0xAF	; 175
    10ba:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(ADDRESS,Buffer,2);
    10bc:	42 e0       	ldi	r20, 0x02	; 2
    10be:	be 01       	movw	r22, r28
    10c0:	6f 5f       	subi	r22, 0xFF	; 255
    10c2:	7f 4f       	sbci	r23, 0xFF	; 255
    10c4:	8c e3       	ldi	r24, 0x3C	; 60
    10c6:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
		return;
	}
}

void DriverOLEDClearScreen() {
	memset(buffer, 0, BUFFER_SIZE);
    10ca:	80 e0       	ldi	r24, 0x00	; 0
    10cc:	94 e0       	ldi	r25, 0x04	; 4
    10ce:	eb ea       	ldi	r30, 0xAB	; 171
    10d0:	f1 e2       	ldi	r31, 0x21	; 33
    10d2:	df 01       	movw	r26, r30
    10d4:	9c 01       	movw	r18, r24
    10d6:	1d 92       	st	X+, r1
    10d8:	21 50       	subi	r18, 0x01	; 1
    10da:	30 40       	sbci	r19, 0x00	; 0
    10dc:	e1 f7       	brne	.-8      	; 0x10d6 <DriverOLEDInit+0x1a8>
	send_command_data(0xdb, 0x40);
	send_command(0xaf);


	DriverOLEDClearScreen();
	DriverOLEDUpdate();
    10de:	0e 94 32 07 	call	0xe64	; 0xe64 <DriverOLEDUpdate>
	DriverOLEDInitialized=1;
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    10e4:	80 93 a9 21 	sts	0x21A9, r24	; 0x8021a9 <DriverOLEDInitialized>
    10e8:	24 96       	adiw	r28, 0x04	; 4
    10ea:	cd bf       	out	0x3d, r28	; 61
    10ec:	de bf       	out	0x3e, r29	; 62
    10ee:	df 91       	pop	r29
    10f0:	cf 91       	pop	r28
    10f2:	1f 91       	pop	r17
    10f4:	0f 91       	pop	r16
    10f6:	08 95       	ret

000010f8 <ShiftInBit>:
	PORTD.DIRSET=1<<3;
	PORTD.PIN3CTRL=0b01000000;
	USARTD0.CTRLA=0b00000000;
	USARTD0.CTRLB=0b1000;
	USARTD0.CTRLC=0b11000000;
	USARTD0.BAUDCTRLA=5; //0.375s per bit, 
    10f8:	cf 93       	push	r28
    10fa:	c8 2f       	mov	r28, r24
    10fc:	80 91 fa 25 	lds	r24, 0x25FA	; 0x8025fa <ByteIdx>
    1100:	8e 34       	cpi	r24, 0x4E	; 78
    1102:	50 f5       	brcc	.+84     	; 0x1158 <ShiftInBit+0x60>
    1104:	90 91 fb 25 	lds	r25, 0x25FB	; 0x8025fb <BitIdx>
    1108:	91 11       	cpse	r25, r1
    110a:	06 c0       	rjmp	.+12     	; 0x1118 <ShiftInBit+0x20>
    110c:	e8 2f       	mov	r30, r24
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	e4 55       	subi	r30, 0x54	; 84
    1112:	fa 4d       	sbci	r31, 0xDA	; 218
    1114:	2f ef       	ldi	r18, 0xFF	; 255
    1116:	20 83       	st	Z, r18
    1118:	c1 11       	cpse	r28, r1
    111a:	10 c0       	rjmp	.+32     	; 0x113c <ShiftInBit+0x44>
    111c:	e8 2f       	mov	r30, r24
    111e:	f0 e0       	ldi	r31, 0x00	; 0
    1120:	e4 55       	subi	r30, 0x54	; 84
    1122:	fa 4d       	sbci	r31, 0xDA	; 218
    1124:	20 e8       	ldi	r18, 0x80	; 128
    1126:	30 e0       	ldi	r19, 0x00	; 0
    1128:	09 2e       	mov	r0, r25
    112a:	02 c0       	rjmp	.+4      	; 0x1130 <ShiftInBit+0x38>
    112c:	35 95       	asr	r19
    112e:	27 95       	ror	r18
    1130:	0a 94       	dec	r0
    1132:	e2 f7       	brpl	.-8      	; 0x112c <ShiftInBit+0x34>
    1134:	20 95       	com	r18
    1136:	30 81       	ld	r19, Z
    1138:	23 23       	and	r18, r19
    113a:	20 83       	st	Z, r18
    113c:	9f 5f       	subi	r25, 0xFF	; 255
    113e:	98 30       	cpi	r25, 0x08	; 8
    1140:	39 f4       	brne	.+14     	; 0x1150 <ShiftInBit+0x58>
    1142:	10 92 fb 25 	sts	0x25FB, r1	; 0x8025fb <BitIdx>
    1146:	8f 5f       	subi	r24, 0xFF	; 255
    1148:	80 93 fa 25 	sts	0x25FA, r24	; 0x8025fa <ByteIdx>
    114c:	cf 91       	pop	r28
    114e:	08 95       	ret
    1150:	90 93 fb 25 	sts	0x25FB, r25	; 0x8025fb <BitIdx>
    1154:	cf 91       	pop	r28
    1156:	08 95       	ret
    1158:	67 e2       	ldi	r22, 0x27	; 39
    115a:	70 e0       	ldi	r23, 0x00	; 0
    115c:	8e e1       	ldi	r24, 0x1E	; 30
    115e:	90 e2       	ldi	r25, 0x20	; 32
    1160:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    1164:	90 91 fb 25 	lds	r25, 0x25FB	; 0x8025fb <BitIdx>
    1168:	80 91 fa 25 	lds	r24, 0x25FA	; 0x8025fa <ByteIdx>
    116c:	91 11       	cpse	r25, r1
    116e:	0d c0       	rjmp	.+26     	; 0x118a <ShiftInBit+0x92>
    1170:	e8 2f       	mov	r30, r24
    1172:	f0 e0       	ldi	r31, 0x00	; 0
    1174:	e4 55       	subi	r30, 0x54	; 84
    1176:	fa 4d       	sbci	r31, 0xDA	; 218
    1178:	2f ef       	ldi	r18, 0xFF	; 255
    117a:	20 83       	st	Z, r18
    117c:	8e 34       	cpi	r24, 0x4E	; 78
    117e:	60 f2       	brcs	.-104    	; 0x1118 <ShiftInBit+0x20>
    1180:	81 e0       	ldi	r24, 0x01	; 1
    1182:	80 93 fb 25 	sts	0x25FB, r24	; 0x8025fb <BitIdx>
    1186:	cf 91       	pop	r28
    1188:	08 95       	ret
    118a:	8e 34       	cpi	r24, 0x4E	; 78
    118c:	28 f2       	brcs	.-118    	; 0x1118 <ShiftInBit+0x20>
    118e:	9f 5f       	subi	r25, 0xFF	; 255
    1190:	98 30       	cpi	r25, 0x08	; 8
    1192:	b9 f2       	breq	.-82     	; 0x1142 <ShiftInBit+0x4a>
    1194:	dd cf       	rjmp	.-70     	; 0x1150 <ShiftInBit+0x58>

00001196 <ShiftIn0>:
    1196:	80 e0       	ldi	r24, 0x00	; 0
    1198:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <ShiftInBit>
    119c:	81 e0       	ldi	r24, 0x01	; 1
    119e:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <ShiftInBit>
    11a2:	81 e0       	ldi	r24, 0x01	; 1
    11a4:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <ShiftInBit>
    11a8:	81 e0       	ldi	r24, 0x01	; 1
    11aa:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <ShiftInBit>
    11ae:	81 e0       	ldi	r24, 0x01	; 1
    11b0:	0c 94 7c 08 	jmp	0x10f8	; 0x10f8 <ShiftInBit>

000011b4 <ShiftIn1>:
    11b4:	80 e0       	ldi	r24, 0x00	; 0
    11b6:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <ShiftInBit>
    11ba:	80 e0       	ldi	r24, 0x00	; 0
    11bc:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <ShiftInBit>
    11c0:	80 e0       	ldi	r24, 0x00	; 0
    11c2:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <ShiftInBit>
    11c6:	80 e0       	ldi	r24, 0x00	; 0
    11c8:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <ShiftInBit>
    11cc:	81 e0       	ldi	r24, 0x01	; 1
    11ce:	0c 94 7c 08 	jmp	0x10f8	; 0x10f8 <ShiftInBit>

000011d2 <ShiftInByte>:
    11d2:	cf 93       	push	r28
    11d4:	df 93       	push	r29
    11d6:	d8 2f       	mov	r29, r24
    11d8:	c8 e0       	ldi	r28, 0x08	; 8
    11da:	05 c0       	rjmp	.+10     	; 0x11e6 <ShiftInByte+0x14>
    11dc:	0e 94 cb 08 	call	0x1196	; 0x1196 <ShiftIn0>
    11e0:	dd 0f       	add	r29, r29
    11e2:	c1 50       	subi	r28, 0x01	; 1
    11e4:	39 f0       	breq	.+14     	; 0x11f4 <ShiftInByte+0x22>
    11e6:	d7 ff       	sbrs	r29, 7
    11e8:	f9 cf       	rjmp	.-14     	; 0x11dc <ShiftInByte+0xa>
    11ea:	0e 94 da 08 	call	0x11b4	; 0x11b4 <ShiftIn1>
    11ee:	dd 0f       	add	r29, r29
    11f0:	c1 50       	subi	r28, 0x01	; 1
    11f2:	c9 f7       	brne	.-14     	; 0x11e6 <ShiftInByte+0x14>
    11f4:	df 91       	pop	r29
    11f6:	cf 91       	pop	r28
    11f8:	08 95       	ret

000011fa <DriverPL9823Init>:
}

void DriverPL9823Init()
{
	//CS init
	PORTA.DIRSET=1<<6;
    11fa:	e0 e0       	ldi	r30, 0x00	; 0
    11fc:	f6 e0       	ldi	r31, 0x06	; 6
    11fe:	80 e4       	ldi	r24, 0x40	; 64
    1200:	81 83       	std	Z+1, r24	; 0x01
	PORTA.OUTCLR=1<<6;
    1202:	86 83       	std	Z+6, r24	; 0x06
    1204:	08 95       	ret

00001206 <DriverPL9823Set>:
}

void DriverPL9823Set(uint32_t FrontLeft,uint32_t FrontRight,uint32_t RearRight,uint32_t RearLeft)
{
    1206:	3f 92       	push	r3
    1208:	4f 92       	push	r4
    120a:	5f 92       	push	r5
    120c:	6f 92       	push	r6
    120e:	7f 92       	push	r7
    1210:	8f 92       	push	r8
    1212:	9f 92       	push	r9
    1214:	af 92       	push	r10
    1216:	bf 92       	push	r11
    1218:	cf 92       	push	r12
    121a:	df 92       	push	r13
    121c:	ef 92       	push	r14
    121e:	ff 92       	push	r15
    1220:	0f 93       	push	r16
    1222:	1f 93       	push	r17
    1224:	cf 93       	push	r28
    1226:	df 93       	push	r29
    1228:	36 2e       	mov	r3, r22
    122a:	47 2e       	mov	r4, r23
    122c:	58 2e       	mov	r5, r24
    122e:	d2 2e       	mov	r13, r18
    1230:	13 2f       	mov	r17, r19
    1232:	d4 2f       	mov	r29, r20
}

void PortSetup(void)
{
	//Data init
	PORTD.DIRSET=1<<3;
    1234:	88 e0       	ldi	r24, 0x08	; 8
    1236:	80 93 61 06 	sts	0x0661, r24	; 0x800661 <__TEXT_REGION_LENGTH__+0x700661>
	PORTD.PIN3CTRL=0b01000000;
    123a:	90 e4       	ldi	r25, 0x40	; 64
    123c:	90 93 73 06 	sts	0x0673, r25	; 0x800673 <__TEXT_REGION_LENGTH__+0x700673>
	USARTD0.CTRLA=0b00000000;
    1240:	10 92 a3 09 	sts	0x09A3, r1	; 0x8009a3 <__TEXT_REGION_LENGTH__+0x7009a3>
	USARTD0.CTRLB=0b1000;
    1244:	80 93 a4 09 	sts	0x09A4, r24	; 0x8009a4 <__TEXT_REGION_LENGTH__+0x7009a4>
	USARTD0.CTRLC=0b11000000;
    1248:	80 ec       	ldi	r24, 0xC0	; 192
    124a:	80 93 a5 09 	sts	0x09A5, r24	; 0x8009a5 <__TEXT_REGION_LENGTH__+0x7009a5>
	USARTD0.BAUDCTRLA=5; //0.375s per bit, 
    124e:	85 e0       	ldi	r24, 0x05	; 5
    1250:	80 93 a6 09 	sts	0x09A6, r24	; 0x8009a6 <__TEXT_REGION_LENGTH__+0x7009a6>
    1254:	8c ea       	ldi	r24, 0xAC	; 172
    1256:	88 2e       	mov	r8, r24
    1258:	85 e2       	ldi	r24, 0x25	; 37
    125a:	98 2e       	mov	r9, r24
    125c:	9a ef       	ldi	r25, 0xFA	; 250
    125e:	69 2e       	mov	r6, r25
    1260:	95 e2       	ldi	r25, 0x25	; 37
    1262:	79 2e       	mov	r7, r25
    1264:	f4 01       	movw	r30, r8

void ShiftReset()
{
	uint8_t a;
	for (a=0;a<BUFFER_SIZE;a++)
		DataBuffer[a]=255;	
    1266:	8f ef       	ldi	r24, 0xFF	; 255
    1268:	81 93       	st	Z+, r24
}

void ShiftReset()
{
	uint8_t a;
	for (a=0;a<BUFFER_SIZE;a++)
    126a:	6e 16       	cp	r6, r30
    126c:	7f 06       	cpc	r7, r31
    126e:	e1 f7       	brne	.-8      	; 0x1268 <DriverPL9823Set+0x62>
		DataBuffer[a]=255;	
	ByteIdx=0;	
    1270:	10 92 fa 25 	sts	0x25FA, r1	; 0x8025fa <ByteIdx>
    1274:	c5 e8       	ldi	r28, 0x85	; 133
}
void ShiftInReset()
{
	uint8_t a;
	for (a=0;a<133;a++) ShiftInBit(1);
    1276:	81 e0       	ldi	r24, 0x01	; 1
    1278:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <ShiftInBit>
    127c:	c1 50       	subi	r28, 0x01	; 1
    127e:	d9 f7       	brne	.-10     	; 0x1276 <DriverPL9823Set+0x70>
	
	ShiftReset();

	ShiftInReset();
	
	ShiftInByte((uint8_t) ((FrontLeft>>0) & 0xFF));
    1280:	83 2d       	mov	r24, r3
    1282:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ShiftInByte>
	ShiftInByte((uint8_t) ((FrontLeft>>8) & 0xFF));
    1286:	84 2d       	mov	r24, r4
    1288:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ShiftInByte>
	ShiftInByte((uint8_t) ((FrontLeft>>16) & 0xFF));
    128c:	85 2d       	mov	r24, r5
    128e:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ShiftInByte>

	ShiftInByte((uint8_t) ((FrontRight>>0) & 0xFF));
    1292:	8d 2d       	mov	r24, r13
    1294:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ShiftInByte>
	ShiftInByte((uint8_t) ((FrontRight>>8) & 0xFF));
    1298:	81 2f       	mov	r24, r17
    129a:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ShiftInByte>
	ShiftInByte((uint8_t) ((FrontRight>>16) & 0xFF));
    129e:	8d 2f       	mov	r24, r29
    12a0:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ShiftInByte>
	
	ShiftInByte((uint8_t) ((RearRight>>0) & 0xFF));
    12a4:	8e 2d       	mov	r24, r14
    12a6:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ShiftInByte>
	ShiftInByte((uint8_t) ((RearRight>>8) & 0xFF));
    12aa:	8f 2d       	mov	r24, r15
    12ac:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ShiftInByte>
	ShiftInByte((uint8_t) ((RearRight>>16) & 0xFF));
    12b0:	80 2f       	mov	r24, r16
    12b2:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ShiftInByte>
	
	ShiftInByte((uint8_t) ((RearLeft>>0) & 0xFF));
    12b6:	8a 2d       	mov	r24, r10
    12b8:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ShiftInByte>
	ShiftInByte((uint8_t) ((RearLeft>>8) & 0xFF));
    12bc:	8b 2d       	mov	r24, r11
    12be:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ShiftInByte>
	ShiftInByte((uint8_t) ((RearLeft>>16) & 0xFF));
    12c2:	8c 2d       	mov	r24, r12
    12c4:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ShiftInByte>
	
	portENTER_CRITICAL();
    12c8:	0f b6       	in	r0, 0x3f	; 63
    12ca:	f8 94       	cli
    12cc:	0f 92       	push	r0


void SendBuffer()
{
	uint8_t a;
	TxIdx=0;
    12ce:	10 92 ab 25 	sts	0x25AB, r1	; 0x8025ab <TxIdx>
	
	PORTA.OUTSET=1<<6; //CS enable
    12d2:	80 e4       	ldi	r24, 0x40	; 64
    12d4:	80 93 05 06 	sts	0x0605, r24	; 0x800605 <__TEXT_REGION_LENGTH__+0x700605>


void SendByte(uint8_t Data)
{
	while (!(USARTD0.STATUS&(1<<5)));
	USARTD0.STATUS=(1<<6); //Clear TXCIF
    12d8:	20 e4       	ldi	r18, 0x40	; 64
	uint8_t a;
	TxIdx=0;
	
	PORTA.OUTSET=1<<6; //CS enable
	for (a=0;a<BUFFER_SIZE;a++)
		SendByte(DataBuffer[a]);
    12da:	f4 01       	movw	r30, r8
    12dc:	91 91       	ld	r25, Z+
    12de:	4f 01       	movw	r8, r30
static volatile uint8_t TxIdx;


void SendByte(uint8_t Data)
{
	while (!(USARTD0.STATUS&(1<<5)));
    12e0:	80 91 a1 09 	lds	r24, 0x09A1	; 0x8009a1 <__TEXT_REGION_LENGTH__+0x7009a1>
    12e4:	85 ff       	sbrs	r24, 5
    12e6:	fc cf       	rjmp	.-8      	; 0x12e0 <DriverPL9823Set+0xda>
	USARTD0.STATUS=(1<<6); //Clear TXCIF
    12e8:	20 93 a1 09 	sts	0x09A1, r18	; 0x8009a1 <__TEXT_REGION_LENGTH__+0x7009a1>
	USARTD0.DATA=Data;
    12ec:	90 93 a0 09 	sts	0x09A0, r25	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
{
	uint8_t a;
	TxIdx=0;
	
	PORTA.OUTSET=1<<6; //CS enable
	for (a=0;a<BUFFER_SIZE;a++)
    12f0:	68 14       	cp	r6, r8
    12f2:	79 04       	cpc	r7, r9
    12f4:	91 f7       	brne	.-28     	; 0x12da <DriverPL9823Set+0xd4>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    12f6:	8f ee       	ldi	r24, 0xEF	; 239
    12f8:	90 e0       	ldi	r25, 0x00	; 0
    12fa:	01 97       	sbiw	r24, 0x01	; 1
    12fc:	f1 f7       	brne	.-4      	; 0x12fa <DriverPL9823Set+0xf4>
    12fe:	00 c0       	rjmp	.+0      	; 0x1300 <DriverPL9823Set+0xfa>
    1300:	00 00       	nop
		SendByte(DataBuffer[a]);
	_delay_us(30);	
	PORTA.OUTCLR=1<<6; //CS disable
    1302:	80 e4       	ldi	r24, 0x40	; 64
    1304:	80 93 06 06 	sts	0x0606, r24	; 0x800606 <__TEXT_REGION_LENGTH__+0x700606>
	ShiftInByte((uint8_t) ((RearLeft>>8) & 0xFF));
	ShiftInByte((uint8_t) ((RearLeft>>16) & 0xFF));
	
	portENTER_CRITICAL();
	SendBuffer(); //Approx 260 s for entire buffer
	portEXIT_CRITICAL();
    1308:	0f 90       	pop	r0
    130a:	0f be       	out	0x3f, r0	; 63
}
    130c:	df 91       	pop	r29
    130e:	cf 91       	pop	r28
    1310:	1f 91       	pop	r17
    1312:	0f 91       	pop	r16
    1314:	ff 90       	pop	r15
    1316:	ef 90       	pop	r14
    1318:	df 90       	pop	r13
    131a:	cf 90       	pop	r12
    131c:	bf 90       	pop	r11
    131e:	af 90       	pop	r10
    1320:	9f 90       	pop	r9
    1322:	8f 90       	pop	r8
    1324:	7f 90       	pop	r7
    1326:	6f 90       	pop	r6
    1328:	5f 90       	pop	r5
    132a:	4f 90       	pop	r4
    132c:	3f 90       	pop	r3
    132e:	08 95       	ret

00001330 <DriverPowerInit>:
#include "DriverPower.h"

void DriverPowerInit(void)
{
	//Aux Vcc GPIO setup
	PORTC.DIRSET=1<<5;
    1330:	80 e2       	ldi	r24, 0x20	; 32
    1332:	80 93 41 06 	sts	0x0641, r24	; 0x800641 <__TEXT_REGION_LENGTH__+0x700641>
    1336:	08 95       	ret

00001338 <DriverPowerVccAuxSet>:
}


void DriverPowerVccAuxSet(uint8_t State)
{
	if (State)
    1338:	81 11       	cpse	r24, r1
    133a:	04 c0       	rjmp	.+8      	; 0x1344 <DriverPowerVccAuxSet+0xc>
		PORTC.OUTSET=1<<5;
	else
		PORTC.OUTCLR=1<<5;
    133c:	80 e2       	ldi	r24, 0x20	; 32
    133e:	80 93 46 06 	sts	0x0646, r24	; 0x800646 <__TEXT_REGION_LENGTH__+0x700646>
    1342:	08 95       	ret


void DriverPowerVccAuxSet(uint8_t State)
{
	if (State)
		PORTC.OUTSET=1<<5;
    1344:	80 e2       	ldi	r24, 0x20	; 32
    1346:	80 93 45 06 	sts	0x0645, r24	; 0x800645 <__TEXT_REGION_LENGTH__+0x700645>
    134a:	08 95       	ret

0000134c <DriverSysClkXtalInit>:
    // Clock setup          
    if (F_XTAL<400E3) return -1; //Invalid frequency
    if (F_XTAL<=2E6) OSC.XOSCCTRL=0b00001011; //Select <2 Mhz XTAL osc, max startup time
    else if(F_XTAL<=9E6) OSC.XOSCCTRL=0b01001011; //Select <2 Mhz XTAL osc, max startup time 
    else if(F_XTAL<=12E6) OSC.XOSCCTRL=0b10001011; //Select <2 Mhz XTAL osc, max startup time 
    else if(F_XTAL<=16E6) OSC.XOSCCTRL=0b11001011; //Select <2 Mhz XTAL osc, max startup time 
    134c:	8b ec       	ldi	r24, 0xCB	; 203
    134e:	80 93 52 00 	sts	0x0052, r24	; 0x800052 <__TEXT_REGION_LENGTH__+0x700052>
    else return -1; //Invalid frequency
    OSC.CTRL=0b01000; //Enable oscillator
    1352:	88 e0       	ldi	r24, 0x08	; 8
    1354:	80 93 50 00 	sts	0x0050, r24	; 0x800050 <__TEXT_REGION_LENGTH__+0x700050>
    
	//Wait until XTAL osc is ready
    while (!(OSC.STATUS&0b1000)); 
    1358:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
    135c:	83 ff       	sbrs	r24, 3
    135e:	fc cf       	rjmp	.-8      	; 0x1358 <DriverSysClkXtalInit+0xc>
	{
		//Configure PLL
		Mult=F_CPU/F_XTAL;
		if (Mult>31) return -1; //Invalid frequency; too high
		if (F_XTAL * (uint32_t) Mult !=F_CPU) return -1; //Only supports whole dividers
		OSC.PLLCTRL=0b11000000 | (Mult);
    1360:	82 ec       	ldi	r24, 0xC2	; 194
    1362:	80 93 55 00 	sts	0x0055, r24	; 0x800055 <__TEXT_REGION_LENGTH__+0x700055>
		OSC.CTRL=0b00011000; //Enable PLL
    1366:	88 e1       	ldi	r24, 0x18	; 24
    1368:	80 93 50 00 	sts	0x0050, r24	; 0x800050 <__TEXT_REGION_LENGTH__+0x700050>
		
		//Wait until PLL is ready
		while (!(OSC.STATUS & 0b00010000));
    136c:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
    1370:	84 ff       	sbrs	r24, 4
    1372:	fc cf       	rjmp	.-8      	; 0x136c <DriverSysClkXtalInit+0x20>
		
		//Select PLL as system CLK source
		CCP=0xd8;
    1374:	88 ed       	ldi	r24, 0xD8	; 216
    1376:	84 bf       	out	0x34, r24	; 52
		CLK.CTRL=0b100;
    1378:	84 e0       	ldi	r24, 0x04	; 4
    137a:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x700040>
	}
	return 0;
}
    137e:	80 e0       	ldi	r24, 0x00	; 0
    1380:	08 95       	ret

00001382 <DriverTWIMInit>:
}

void TWIMTransactionFinished( uint8_t result)
{
	Twim_result = result;
	Twim_status = TWIM_STATUS_READY;
    1382:	10 92 01 26 	sts	0x2601, r1	; 0x802601 <Twim_status>
    1386:	e0 e8       	ldi	r30, 0x80	; 128
    1388:	f6 e0       	ldi	r31, 0x06	; 6
    138a:	88 e1       	ldi	r24, 0x18	; 24
    138c:	80 8b       	std	Z+16, r24	; 0x10
    138e:	81 8b       	std	Z+17, r24	; 0x11
    1390:	e0 ea       	ldi	r30, 0xA0	; 160
    1392:	f4 e0       	ldi	r31, 0x04	; 4
    1394:	88 e7       	ldi	r24, 0x78	; 120
    1396:	81 83       	std	Z+1, r24	; 0x01
    1398:	83 e2       	ldi	r24, 0x23	; 35
    139a:	85 83       	std	Z+5, r24	; 0x05
    139c:	81 e0       	ldi	r24, 0x01	; 1
    139e:	84 83       	std	Z+4, r24	; 0x04
    13a0:	0e 94 c2 1a 	call	0x3584	; 0x3584 <xQueueCreateMutex>
    13a4:	80 93 fe 25 	sts	0x25FE, r24	; 0x8025fe <SemaBus>
    13a8:	90 93 ff 25 	sts	0x25FF, r25	; 0x8025ff <SemaBus+0x1>
    13ac:	43 e0       	ldi	r20, 0x03	; 3
    13ae:	60 e0       	ldi	r22, 0x00	; 0
    13b0:	81 e0       	ldi	r24, 0x01	; 1
    13b2:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
    13b6:	80 93 fc 25 	sts	0x25FC, r24	; 0x8025fc <SemaRx>
    13ba:	90 93 fd 25 	sts	0x25FD, r25	; 0x8025fd <SemaRx+0x1>
    13be:	08 95       	ret

000013c0 <TWIMWriteRead>:
    13c0:	cf 92       	push	r12
    13c2:	df 92       	push	r13
    13c4:	ef 92       	push	r14
    13c6:	ff 92       	push	r15
    13c8:	0f 93       	push	r16
    13ca:	1f 93       	push	r17
    13cc:	cf 93       	push	r28
    13ce:	df 93       	push	r29
    13d0:	d8 2f       	mov	r29, r24
    13d2:	6b 01       	movw	r12, r22
    13d4:	14 2f       	mov	r17, r20
    13d6:	79 01       	movw	r14, r18
    13d8:	6f ef       	ldi	r22, 0xFF	; 255
    13da:	7f ef       	ldi	r23, 0xFF	; 255
    13dc:	80 91 fe 25 	lds	r24, 0x25FE	; 0x8025fe <SemaBus>
    13e0:	90 91 ff 25 	lds	r25, 0x25FF	; 0x8025ff <SemaBus+0x1>
    13e4:	0e 94 47 1c 	call	0x388e	; 0x388e <xQueueSemaphoreTake>
    13e8:	c0 92 08 26 	sts	0x2608, r12	; 0x802608 <Twim_writeData>
    13ec:	d0 92 09 26 	sts	0x2609, r13	; 0x802609 <Twim_writeData+0x1>
    13f0:	e0 92 06 26 	sts	0x2606, r14	; 0x802606 <Twim_readData>
    13f4:	f0 92 07 26 	sts	0x2607, r15	; 0x802607 <Twim_readData+0x1>
    13f8:	c0 91 01 26 	lds	r28, 0x2601	; 0x802601 <Twim_status>
    13fc:	c1 11       	cpse	r28, r1
    13fe:	55 c0       	rjmp	.+170    	; 0x14aa <TWIMWriteRead+0xea>
    1400:	81 e0       	ldi	r24, 0x01	; 1
    1402:	80 93 01 26 	sts	0x2601, r24	; 0x802601 <Twim_status>
    1406:	10 92 00 26 	sts	0x2600, r1	; 0x802600 <Twim_result>
    140a:	8d 2f       	mov	r24, r29
    140c:	88 0f       	add	r24, r24
    140e:	80 93 0a 26 	sts	0x260A, r24	; 0x80260a <Twim_address>
    1412:	10 93 05 26 	sts	0x2605, r17	; 0x802605 <Twim_bytesToWrite>
    1416:	00 93 04 26 	sts	0x2604, r16	; 0x802604 <Twim_bytesToRead>
    141a:	10 92 03 26 	sts	0x2603, r1	; 0x802603 <Twim_bytesWritten>
    141e:	10 92 02 26 	sts	0x2602, r1	; 0x802602 <Twim_bytesRead>
    1422:	80 91 05 26 	lds	r24, 0x2605	; 0x802605 <Twim_bytesToWrite>
    1426:	88 23       	and	r24, r24
    1428:	b1 f1       	breq	.+108    	; 0x1496 <TWIMWriteRead+0xd6>
    142a:	80 91 0a 26 	lds	r24, 0x260A	; 0x80260a <Twim_address>
    142e:	8e 7f       	andi	r24, 0xFE	; 254
    1430:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7004a6>
    1434:	6f ef       	ldi	r22, 0xFF	; 255
    1436:	7f ef       	ldi	r23, 0xFF	; 255
    1438:	80 91 fc 25 	lds	r24, 0x25FC	; 0x8025fc <SemaRx>
    143c:	90 91 fd 25 	lds	r25, 0x25FD	; 0x8025fd <SemaRx+0x1>
    1440:	0e 94 47 1c 	call	0x388e	; 0x388e <xQueueSemaphoreTake>
    1444:	80 91 00 26 	lds	r24, 0x2600	; 0x802600 <Twim_result>
    1448:	81 30       	cpi	r24, 0x01	; 1
    144a:	e1 f1       	breq	.+120    	; 0x14c4 <TWIMWriteRead+0x104>
    144c:	1f 92       	push	r1
    144e:	8f 93       	push	r24
    1450:	1f 92       	push	r1
    1452:	df 93       	push	r29
    1454:	8d e3       	ldi	r24, 0x3D	; 61
    1456:	90 e2       	ldi	r25, 0x20	; 32
    1458:	9f 93       	push	r25
    145a:	8f 93       	push	r24
    145c:	0e 94 d0 36 	call	0x6da0	; 0x6da0 <printf>
    1460:	20 e0       	ldi	r18, 0x00	; 0
    1462:	40 e0       	ldi	r20, 0x00	; 0
    1464:	50 e0       	ldi	r21, 0x00	; 0
    1466:	60 e0       	ldi	r22, 0x00	; 0
    1468:	70 e0       	ldi	r23, 0x00	; 0
    146a:	80 91 fe 25 	lds	r24, 0x25FE	; 0x8025fe <SemaBus>
    146e:	90 91 ff 25 	lds	r25, 0x25FF	; 0x8025ff <SemaBus+0x1>
    1472:	0e 94 f3 19 	call	0x33e6	; 0x33e6 <xQueueGenericSend>
    1476:	0f 90       	pop	r0
    1478:	0f 90       	pop	r0
    147a:	0f 90       	pop	r0
    147c:	0f 90       	pop	r0
    147e:	0f 90       	pop	r0
    1480:	0f 90       	pop	r0
    1482:	8c 2f       	mov	r24, r28
    1484:	df 91       	pop	r29
    1486:	cf 91       	pop	r28
    1488:	1f 91       	pop	r17
    148a:	0f 91       	pop	r16
    148c:	ff 90       	pop	r15
    148e:	ef 90       	pop	r14
    1490:	df 90       	pop	r13
    1492:	cf 90       	pop	r12
    1494:	08 95       	ret
    1496:	80 91 04 26 	lds	r24, 0x2604	; 0x802604 <Twim_bytesToRead>
    149a:	88 23       	and	r24, r24
    149c:	59 f2       	breq	.-106    	; 0x1434 <TWIMWriteRead+0x74>
    149e:	80 91 0a 26 	lds	r24, 0x260A	; 0x80260a <Twim_address>
    14a2:	81 60       	ori	r24, 0x01	; 1
    14a4:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7004a6>
    14a8:	c5 cf       	rjmp	.-118    	; 0x1434 <TWIMWriteRead+0x74>
    14aa:	20 e0       	ldi	r18, 0x00	; 0
    14ac:	40 e0       	ldi	r20, 0x00	; 0
    14ae:	50 e0       	ldi	r21, 0x00	; 0
    14b0:	60 e0       	ldi	r22, 0x00	; 0
    14b2:	70 e0       	ldi	r23, 0x00	; 0
    14b4:	80 91 fe 25 	lds	r24, 0x25FE	; 0x8025fe <SemaBus>
    14b8:	90 91 ff 25 	lds	r25, 0x25FF	; 0x8025ff <SemaBus+0x1>
    14bc:	0e 94 f3 19 	call	0x33e6	; 0x33e6 <xQueueGenericSend>
    14c0:	c0 e0       	ldi	r28, 0x00	; 0
    14c2:	df cf       	rjmp	.-66     	; 0x1482 <TWIMWriteRead+0xc2>
    14c4:	20 e0       	ldi	r18, 0x00	; 0
    14c6:	40 e0       	ldi	r20, 0x00	; 0
    14c8:	50 e0       	ldi	r21, 0x00	; 0
    14ca:	60 e0       	ldi	r22, 0x00	; 0
    14cc:	70 e0       	ldi	r23, 0x00	; 0
    14ce:	80 91 fe 25 	lds	r24, 0x25FE	; 0x8025fe <SemaBus>
    14d2:	90 91 ff 25 	lds	r25, 0x25FF	; 0x8025ff <SemaBus+0x1>
    14d6:	0e 94 f3 19 	call	0x33e6	; 0x33e6 <xQueueGenericSend>
    14da:	c1 e0       	ldi	r28, 0x01	; 1
    14dc:	d2 cf       	rjmp	.-92     	; 0x1482 <TWIMWriteRead+0xc2>

000014de <TWIMWrite>:
    14de:	0f 93       	push	r16
    14e0:	00 e0       	ldi	r16, 0x00	; 0
    14e2:	20 e0       	ldi	r18, 0x00	; 0
    14e4:	30 e0       	ldi	r19, 0x00	; 0
    14e6:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
    14ea:	0f 91       	pop	r16
    14ec:	08 95       	ret

000014ee <TWIMWriteHandler>:
    14ee:	90 91 05 26 	lds	r25, 0x2605	; 0x802605 <Twim_bytesToWrite>
    14f2:	20 91 04 26 	lds	r18, 0x2604	; 0x802604 <Twim_bytesToRead>
    14f6:	80 91 a4 04 	lds	r24, 0x04A4	; 0x8004a4 <__TEXT_REGION_LENGTH__+0x7004a4>
    14fa:	84 fd       	sbrc	r24, 4
    14fc:	22 c0       	rjmp	.+68     	; 0x1542 <TWIMWriteHandler+0x54>
    14fe:	80 91 03 26 	lds	r24, 0x2603	; 0x802603 <Twim_bytesWritten>
    1502:	89 17       	cp	r24, r25
    1504:	68 f0       	brcs	.+26     	; 0x1520 <TWIMWriteHandler+0x32>
    1506:	80 91 02 26 	lds	r24, 0x2602	; 0x802602 <Twim_bytesRead>
    150a:	82 17       	cp	r24, r18
    150c:	18 f1       	brcs	.+70     	; 0x1554 <TWIMWriteHandler+0x66>
    150e:	83 e0       	ldi	r24, 0x03	; 3
    1510:	80 93 a3 04 	sts	0x04A3, r24	; 0x8004a3 <__TEXT_REGION_LENGTH__+0x7004a3>
    1514:	81 e0       	ldi	r24, 0x01	; 1
    1516:	80 93 00 26 	sts	0x2600, r24	; 0x802600 <Twim_result>
    151a:	10 92 01 26 	sts	0x2601, r1	; 0x802601 <Twim_status>
    151e:	08 95       	ret
    1520:	80 91 03 26 	lds	r24, 0x2603	; 0x802603 <Twim_bytesWritten>
    1524:	e0 91 08 26 	lds	r30, 0x2608	; 0x802608 <Twim_writeData>
    1528:	f0 91 09 26 	lds	r31, 0x2609	; 0x802609 <Twim_writeData+0x1>
    152c:	e8 0f       	add	r30, r24
    152e:	f1 1d       	adc	r31, r1
    1530:	80 81       	ld	r24, Z
    1532:	80 93 a7 04 	sts	0x04A7, r24	; 0x8004a7 <__TEXT_REGION_LENGTH__+0x7004a7>
    1536:	80 91 03 26 	lds	r24, 0x2603	; 0x802603 <Twim_bytesWritten>
    153a:	8f 5f       	subi	r24, 0xFF	; 255
    153c:	80 93 03 26 	sts	0x2603, r24	; 0x802603 <Twim_bytesWritten>
    1540:	08 95       	ret
    1542:	83 e0       	ldi	r24, 0x03	; 3
    1544:	80 93 a3 04 	sts	0x04A3, r24	; 0x8004a3 <__TEXT_REGION_LENGTH__+0x7004a3>
    1548:	85 e0       	ldi	r24, 0x05	; 5
    154a:	80 93 00 26 	sts	0x2600, r24	; 0x802600 <Twim_result>
    154e:	10 92 01 26 	sts	0x2601, r1	; 0x802601 <Twim_status>
    1552:	08 95       	ret
    1554:	80 91 0a 26 	lds	r24, 0x260A	; 0x80260a <Twim_address>
    1558:	81 60       	ori	r24, 0x01	; 1
    155a:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7004a6>
    155e:	08 95       	ret

00001560 <TWIMReadHandler>:
    1560:	80 91 02 26 	lds	r24, 0x2602	; 0x802602 <Twim_bytesRead>
    1564:	80 32       	cpi	r24, 0x20	; 32
    1566:	f8 f4       	brcc	.+62     	; 0x15a6 <TWIMReadHandler+0x46>
    1568:	80 91 a7 04 	lds	r24, 0x04A7	; 0x8004a7 <__TEXT_REGION_LENGTH__+0x7004a7>
    156c:	90 91 02 26 	lds	r25, 0x2602	; 0x802602 <Twim_bytesRead>
    1570:	e0 91 06 26 	lds	r30, 0x2606	; 0x802606 <Twim_readData>
    1574:	f0 91 07 26 	lds	r31, 0x2607	; 0x802607 <Twim_readData+0x1>
    1578:	e9 0f       	add	r30, r25
    157a:	f1 1d       	adc	r31, r1
    157c:	80 83       	st	Z, r24
    157e:	80 91 02 26 	lds	r24, 0x2602	; 0x802602 <Twim_bytesRead>
    1582:	8f 5f       	subi	r24, 0xFF	; 255
    1584:	80 93 02 26 	sts	0x2602, r24	; 0x802602 <Twim_bytesRead>
    1588:	90 91 04 26 	lds	r25, 0x2604	; 0x802604 <Twim_bytesToRead>
    158c:	80 91 02 26 	lds	r24, 0x2602	; 0x802602 <Twim_bytesRead>
    1590:	89 17       	cp	r24, r25
    1592:	b8 f0       	brcs	.+46     	; 0x15c2 <TWIMReadHandler+0x62>
    1594:	87 e0       	ldi	r24, 0x07	; 7
    1596:	80 93 a3 04 	sts	0x04A3, r24	; 0x8004a3 <__TEXT_REGION_LENGTH__+0x7004a3>
    159a:	81 e0       	ldi	r24, 0x01	; 1
    159c:	80 93 00 26 	sts	0x2600, r24	; 0x802600 <Twim_result>
    15a0:	10 92 01 26 	sts	0x2601, r1	; 0x802601 <Twim_status>
    15a4:	08 95       	ret
    15a6:	83 e0       	ldi	r24, 0x03	; 3
    15a8:	80 93 a3 04 	sts	0x04A3, r24	; 0x8004a3 <__TEXT_REGION_LENGTH__+0x7004a3>
    15ac:	82 e0       	ldi	r24, 0x02	; 2
    15ae:	80 93 00 26 	sts	0x2600, r24	; 0x802600 <Twim_result>
    15b2:	10 92 01 26 	sts	0x2601, r1	; 0x802601 <Twim_status>
    15b6:	90 91 04 26 	lds	r25, 0x2604	; 0x802604 <Twim_bytesToRead>
    15ba:	80 91 02 26 	lds	r24, 0x2602	; 0x802602 <Twim_bytesRead>
    15be:	89 17       	cp	r24, r25
    15c0:	48 f7       	brcc	.-46     	; 0x1594 <TWIMReadHandler+0x34>
    15c2:	82 e0       	ldi	r24, 0x02	; 2
    15c4:	80 93 a3 04 	sts	0x04A3, r24	; 0x8004a3 <__TEXT_REGION_LENGTH__+0x7004a3>
    15c8:	08 95       	ret

000015ca <__vector_46>:
}

ISR (TWIM_BUS_vect)
{
    15ca:	1f 92       	push	r1
    15cc:	0f 92       	push	r0
    15ce:	0f b6       	in	r0, 0x3f	; 63
    15d0:	0f 92       	push	r0
    15d2:	11 24       	eor	r1, r1
    15d4:	0b b6       	in	r0, 0x3b	; 59
    15d6:	0f 92       	push	r0
    15d8:	2f 93       	push	r18
    15da:	3f 93       	push	r19
    15dc:	4f 93       	push	r20
    15de:	5f 93       	push	r21
    15e0:	6f 93       	push	r22
    15e2:	7f 93       	push	r23
    15e4:	8f 93       	push	r24
    15e6:	9f 93       	push	r25
    15e8:	af 93       	push	r26
    15ea:	bf 93       	push	r27
    15ec:	ef 93       	push	r30
    15ee:	ff 93       	push	r31
    15f0:	cf 93       	push	r28
    15f2:	df 93       	push	r29
    15f4:	1f 92       	push	r1
    15f6:	cd b7       	in	r28, 0x3d	; 61
    15f8:	de b7       	in	r29, 0x3e	; 62
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    15fa:	19 82       	std	Y+1, r1	; 0x01
	uint8_t currentStatus = TWIM_BUS.MASTER.STATUS;
    15fc:	80 91 a4 04 	lds	r24, 0x04A4	; 0x8004a4 <__TEXT_REGION_LENGTH__+0x7004a4>

	/* If arbitration lost or bus error. */
	if ((currentStatus & TWI_MASTER_ARBLOST_bm) ||
    1600:	98 2f       	mov	r25, r24
    1602:	9c 70       	andi	r25, 0x0C	; 12
    1604:	e1 f4       	brne	.+56     	; 0x163e <__vector_46+0x74>

		TWIMArbitrationLostBusErrorHandler();
	}

	/* If master write interrupt. */
	else if (currentStatus & TWI_MASTER_WIF_bm) {
    1606:	86 fd       	sbrc	r24, 6
    1608:	44 c0       	rjmp	.+136    	; 0x1692 <__vector_46+0xc8>
		TWIMWriteHandler();
	}

	/* If master read interrupt. */
	else if (currentStatus & TWI_MASTER_RIF_bm) {
    160a:	87 fd       	sbrc	r24, 7
    160c:	45 c0       	rjmp	.+138    	; 0x1698 <__vector_46+0xce>
	}
}

void TWIMTransactionFinished( uint8_t result)
{
	Twim_result = result;
    160e:	86 e0       	ldi	r24, 0x06	; 6
    1610:	80 93 00 26 	sts	0x2600, r24	; 0x802600 <Twim_result>
	Twim_status = TWIM_STATUS_READY;
    1614:	10 92 01 26 	sts	0x2601, r1	; 0x802601 <Twim_status>
	/* If unexpected state. */
	else {
		TWIMTransactionFinished(TWIM_RESULT_FAIL);
	}
	
	if (Twim_status == TWIM_STATUS_READY) //Transaction finished
    1618:	80 91 01 26 	lds	r24, 0x2601	; 0x802601 <Twim_status>
    161c:	81 11       	cpse	r24, r1
    161e:	1f c0       	rjmp	.+62     	; 0x165e <__vector_46+0x94>
	{
		BaseType_t res=xSemaphoreGiveFromISR( SemaRx, &xHigherPriorityTaskWoken );
    1620:	be 01       	movw	r22, r28
    1622:	6f 5f       	subi	r22, 0xFF	; 255
    1624:	7f 4f       	sbci	r23, 0xFF	; 255
    1626:	80 91 fc 25 	lds	r24, 0x25FC	; 0x8025fc <SemaRx>
    162a:	90 91 fd 25 	lds	r25, 0x25FD	; 0x8025fd <SemaRx+0x1>
    162e:	0e 94 37 1b 	call	0x366e	; 0x366e <xQueueGiveFromISR>

		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );		
    1632:	89 81       	ldd	r24, Y+1	; 0x01
    1634:	88 23       	and	r24, r24
    1636:	99 f0       	breq	.+38     	; 0x165e <__vector_46+0x94>
    1638:	0e 94 a6 17 	call	0x2f4c	; 0x2f4c <vPortYieldISR>
	}
}
    163c:	10 c0       	rjmp	.+32     	; 0x165e <__vector_46+0x94>
	}
}

void TWIMArbitrationLostBusErrorHandler()
{
	uint8_t currentStatus = TWIM_BUS.MASTER.STATUS;
    163e:	80 91 a4 04 	lds	r24, 0x04A4	; 0x8004a4 <__TEXT_REGION_LENGTH__+0x7004a4>

	/* If bus error. */
	if (currentStatus & TWI_MASTER_BUSERR_bm) {
    1642:	82 fd       	sbrc	r24, 2
    1644:	22 c0       	rjmp	.+68     	; 0x168a <__vector_46+0xc0>
		Twim_result = TWIM_RESULT_BUS_ERROR;
	}
	/* If arbitration lost. */
	else {
		Twim_result = TWIM_RESULT_ARBITRATION_LOST;
    1646:	93 e0       	ldi	r25, 0x03	; 3
    1648:	90 93 00 26 	sts	0x2600, r25	; 0x802600 <Twim_result>
	}

	/* Clear interrupt flag. */
	TWIM_BUS.MASTER.STATUS = currentStatus | TWI_MASTER_ARBLOST_bm;
    164c:	88 60       	ori	r24, 0x08	; 8
    164e:	80 93 a4 04 	sts	0x04A4, r24	; 0x8004a4 <__TEXT_REGION_LENGTH__+0x7004a4>

	Twim_status = TWIM_STATUS_READY;
    1652:	10 92 01 26 	sts	0x2601, r1	; 0x802601 <Twim_status>
	/* If unexpected state. */
	else {
		TWIMTransactionFinished(TWIM_RESULT_FAIL);
	}
	
	if (Twim_status == TWIM_STATUS_READY) //Transaction finished
    1656:	80 91 01 26 	lds	r24, 0x2601	; 0x802601 <Twim_status>
    165a:	88 23       	and	r24, r24
    165c:	09 f3       	breq	.-62     	; 0x1620 <__vector_46+0x56>
	{
		BaseType_t res=xSemaphoreGiveFromISR( SemaRx, &xHigherPriorityTaskWoken );

		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );		
	}
}
    165e:	0f 90       	pop	r0
    1660:	df 91       	pop	r29
    1662:	cf 91       	pop	r28
    1664:	ff 91       	pop	r31
    1666:	ef 91       	pop	r30
    1668:	bf 91       	pop	r27
    166a:	af 91       	pop	r26
    166c:	9f 91       	pop	r25
    166e:	8f 91       	pop	r24
    1670:	7f 91       	pop	r23
    1672:	6f 91       	pop	r22
    1674:	5f 91       	pop	r21
    1676:	4f 91       	pop	r20
    1678:	3f 91       	pop	r19
    167a:	2f 91       	pop	r18
    167c:	0f 90       	pop	r0
    167e:	0b be       	out	0x3b, r0	; 59
    1680:	0f 90       	pop	r0
    1682:	0f be       	out	0x3f, r0	; 63
    1684:	0f 90       	pop	r0
    1686:	1f 90       	pop	r1
    1688:	18 95       	reti
{
	uint8_t currentStatus = TWIM_BUS.MASTER.STATUS;

	/* If bus error. */
	if (currentStatus & TWI_MASTER_BUSERR_bm) {
		Twim_result = TWIM_RESULT_BUS_ERROR;
    168a:	94 e0       	ldi	r25, 0x04	; 4
    168c:	90 93 00 26 	sts	0x2600, r25	; 0x802600 <Twim_result>
    1690:	dd cf       	rjmp	.-70     	; 0x164c <__vector_46+0x82>
		TWIMArbitrationLostBusErrorHandler();
	}

	/* If master write interrupt. */
	else if (currentStatus & TWI_MASTER_WIF_bm) {
		TWIMWriteHandler();
    1692:	0e 94 77 0a 	call	0x14ee	; 0x14ee <TWIMWriteHandler>
    1696:	df cf       	rjmp	.-66     	; 0x1656 <__vector_46+0x8c>
	}

	/* If master read interrupt. */
	else if (currentStatus & TWI_MASTER_RIF_bm) {
		TWIMReadHandler();
    1698:	0e 94 b0 0a 	call	0x1560	; 0x1560 <TWIMReadHandler>
    169c:	dc cf       	rjmp	.-72     	; 0x1656 <__vector_46+0x8c>

0000169e <stdio_getchar>:
		
	return 0;
}
	
static int stdio_getchar(FILE *stream)
{
    169e:	cf 93       	push	r28
    16a0:	df 93       	push	r29
    16a2:	1f 92       	push	r1
    16a4:	cd b7       	in	r28, 0x3d	; 61
    16a6:	de b7       	in	r29, 0x3e	; 62
	char c;
	xQueueReceive(UsartRxQueue,&c,portMAX_DELAY);
    16a8:	4f ef       	ldi	r20, 0xFF	; 255
    16aa:	5f ef       	ldi	r21, 0xFF	; 255
    16ac:	be 01       	movw	r22, r28
    16ae:	6f 5f       	subi	r22, 0xFF	; 255
    16b0:	7f 4f       	sbci	r23, 0xFF	; 255
    16b2:	80 91 e1 26 	lds	r24, 0x26E1	; 0x8026e1 <UsartRxQueue>
    16b6:	90 91 e2 26 	lds	r25, 0x26E2	; 0x8026e2 <UsartRxQueue+0x1>
    16ba:	0e 94 8a 1b 	call	0x3714	; 0x3714 <xQueueReceive>
	return c;
    16be:	89 81       	ldd	r24, Y+1	; 0x01
}
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	0f 90       	pop	r0
    16c4:	df 91       	pop	r29
    16c6:	cf 91       	pop	r28
    16c8:	08 95       	ret

000016ca <stdio_putchar>:

}


static int stdio_putchar(char c, FILE * stream)
{
    16ca:	cf 93       	push	r28
    16cc:	df 93       	push	r29
    16ce:	1f 92       	push	r1
    16d0:	1f 92       	push	r1
    16d2:	cd b7       	in	r28, 0x3d	; 61
    16d4:	de b7       	in	r29, 0x3e	; 62
    16d6:	8a 83       	std	Y+2, r24	; 0x02
	int res;
	char cbuf;

	xQueueSend(UsartTxQueue,&c,portMAX_DELAY);
    16d8:	20 e0       	ldi	r18, 0x00	; 0
    16da:	4f ef       	ldi	r20, 0xFF	; 255
    16dc:	5f ef       	ldi	r21, 0xFF	; 255
    16de:	be 01       	movw	r22, r28
    16e0:	6e 5f       	subi	r22, 0xFE	; 254
    16e2:	7f 4f       	sbci	r23, 0xFF	; 255
    16e4:	80 91 e3 26 	lds	r24, 0x26E3	; 0x8026e3 <UsartTxQueue>
    16e8:	90 91 e4 26 	lds	r25, 0x26E4	; 0x8026e4 <UsartTxQueue+0x1>
    16ec:	0e 94 f3 19 	call	0x33e6	; 0x33e6 <xQueueGenericSend>

	if (USART.STATUS & (1<<5))
    16f0:	80 91 a1 0a 	lds	r24, 0x0AA1	; 0x800aa1 <__TEXT_REGION_LENGTH__+0x700aa1>
    16f4:	85 ff       	sbrs	r24, 5
    16f6:	0e c0       	rjmp	.+28     	; 0x1714 <stdio_putchar+0x4a>
	{
		xQueueReceive(UsartTxQueue,&cbuf,0);
    16f8:	40 e0       	ldi	r20, 0x00	; 0
    16fa:	50 e0       	ldi	r21, 0x00	; 0
    16fc:	be 01       	movw	r22, r28
    16fe:	6f 5f       	subi	r22, 0xFF	; 255
    1700:	7f 4f       	sbci	r23, 0xFF	; 255
    1702:	80 91 e3 26 	lds	r24, 0x26E3	; 0x8026e3 <UsartTxQueue>
    1706:	90 91 e4 26 	lds	r25, 0x26E4	; 0x8026e4 <UsartTxQueue+0x1>
    170a:	0e 94 8a 1b 	call	0x3714	; 0x3714 <xQueueReceive>
		USART.DATA=cbuf;
    170e:	89 81       	ldd	r24, Y+1	; 0x01
    1710:	80 93 a0 0a 	sts	0x0AA0, r24	; 0x800aa0 <__TEXT_REGION_LENGTH__+0x700aa0>
	}
		
	return 0;
}
    1714:	80 e0       	ldi	r24, 0x00	; 0
    1716:	90 e0       	ldi	r25, 0x00	; 0
    1718:	0f 90       	pop	r0
    171a:	0f 90       	pop	r0
    171c:	df 91       	pop	r29
    171e:	cf 91       	pop	r28
    1720:	08 95       	ret

00001722 <DriverUSARTInit>:
QueueHandle_t UsartTxQueue;
QueueHandle_t UsartRxQueue;

void DriverUSARTInit(void)
{
	UsartTxQueue=xQueueCreate(UART_QUEUE_LENGTH,sizeof(char));
    1722:	40 e0       	ldi	r20, 0x00	; 0
    1724:	61 e0       	ldi	r22, 0x01	; 1
    1726:	80 e8       	ldi	r24, 0x80	; 128
    1728:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
    172c:	80 93 e3 26 	sts	0x26E3, r24	; 0x8026e3 <UsartTxQueue>
    1730:	90 93 e4 26 	sts	0x26E4, r25	; 0x8026e4 <UsartTxQueue+0x1>
	UsartRxQueue=xQueueCreate(UART_QUEUE_LENGTH,sizeof(char));
    1734:	40 e0       	ldi	r20, 0x00	; 0
    1736:	61 e0       	ldi	r22, 0x01	; 1
    1738:	80 e8       	ldi	r24, 0x80	; 128
    173a:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
    173e:	80 93 e1 26 	sts	0x26E1, r24	; 0x8026e1 <UsartRxQueue>
    1742:	90 93 e2 26 	sts	0x26E2, r25	; 0x8026e2 <UsartRxQueue+0x1>
		
	USART_PORT.DIRSET=0b00001000;	
    1746:	e0 e8       	ldi	r30, 0x80	; 128
    1748:	f6 e0       	ldi	r31, 0x06	; 6
    174a:	88 e0       	ldi	r24, 0x08	; 8
    174c:	81 83       	std	Z+1, r24	; 0x01
	USART_PORT.DIRCLR=0b00000100;
    174e:	84 e0       	ldi	r24, 0x04	; 4
    1750:	82 83       	std	Z+2, r24	; 0x02
	
	USART.CTRLA=0b00010100;
    1752:	e0 ea       	ldi	r30, 0xA0	; 160
    1754:	fa e0       	ldi	r31, 0x0A	; 10
    1756:	84 e1       	ldi	r24, 0x14	; 20
    1758:	83 83       	std	Z+3, r24	; 0x03
	USART.CTRLB=0b00011000;
    175a:	88 e1       	ldi	r24, 0x18	; 24
    175c:	84 83       	std	Z+4, r24	; 0x04
	USART.CTRLC=0b00000011;
    175e:	83 e0       	ldi	r24, 0x03	; 3
    1760:	85 83       	std	Z+5, r24	; 0x05
	
	USART.BAUDCTRLA=0xE5; //BSEL=3301, BSCALE=-5 19200 baud
    1762:	85 ee       	ldi	r24, 0xE5	; 229
    1764:	86 83       	std	Z+6, r24	; 0x06
	USART.BAUDCTRLB=0xBC; 
    1766:	8c eb       	ldi	r24, 0xBC	; 188
    1768:	87 83       	std	Z+7, r24	; 0x07
	
	stdout=&UsartStdio;
    176a:	e7 ef       	ldi	r30, 0xF7	; 247
    176c:	f6 e2       	ldi	r31, 0x26	; 38
    176e:	86 e0       	ldi	r24, 0x06	; 6
    1770:	90 e2       	ldi	r25, 0x20	; 32
    1772:	82 83       	std	Z+2, r24	; 0x02
    1774:	93 83       	std	Z+3, r25	; 0x03
	stdin=&UsartStdio;
    1776:	80 83       	st	Z, r24
    1778:	91 83       	std	Z+1, r25	; 0x01
    177a:	08 95       	ret

0000177c <__vector_60>:
}



ISR(USART_TXC_vect)
{
    177c:	1f 92       	push	r1
    177e:	0f 92       	push	r0
    1780:	0f b6       	in	r0, 0x3f	; 63
    1782:	0f 92       	push	r0
    1784:	11 24       	eor	r1, r1
    1786:	0b b6       	in	r0, 0x3b	; 59
    1788:	0f 92       	push	r0
    178a:	2f 93       	push	r18
    178c:	3f 93       	push	r19
    178e:	4f 93       	push	r20
    1790:	5f 93       	push	r21
    1792:	6f 93       	push	r22
    1794:	7f 93       	push	r23
    1796:	8f 93       	push	r24
    1798:	9f 93       	push	r25
    179a:	af 93       	push	r26
    179c:	bf 93       	push	r27
    179e:	ef 93       	push	r30
    17a0:	ff 93       	push	r31
    17a2:	cf 93       	push	r28
    17a4:	df 93       	push	r29
    17a6:	1f 92       	push	r1
    17a8:	1f 92       	push	r1
    17aa:	cd b7       	in	r28, 0x3d	; 61
    17ac:	de b7       	in	r29, 0x3e	; 62
	char c;
	BaseType_t xHigherPriorityTaskWoken=pdFALSE;
    17ae:	19 82       	std	Y+1, r1	; 0x01
	if (xQueueReceiveFromISR(UsartTxQueue,&c,&xHigherPriorityTaskWoken)==pdPASS)
    17b0:	ae 01       	movw	r20, r28
    17b2:	4f 5f       	subi	r20, 0xFF	; 255
    17b4:	5f 4f       	sbci	r21, 0xFF	; 255
    17b6:	be 01       	movw	r22, r28
    17b8:	6e 5f       	subi	r22, 0xFE	; 254
    17ba:	7f 4f       	sbci	r23, 0xFF	; 255
    17bc:	80 91 e3 26 	lds	r24, 0x26E3	; 0x8026e3 <UsartTxQueue>
    17c0:	90 91 e4 26 	lds	r25, 0x26E4	; 0x8026e4 <UsartTxQueue+0x1>
    17c4:	0e 94 fe 1d 	call	0x3bfc	; 0x3bfc <xQueueReceiveFromISR>
    17c8:	81 30       	cpi	r24, 0x01	; 1
    17ca:	d9 f0       	breq	.+54     	; 0x1802 <__vector_60+0x86>
	{
		USART.DATA=c;	
	}
	
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    17cc:	89 81       	ldd	r24, Y+1	; 0x01
    17ce:	81 11       	cpse	r24, r1
    17d0:	0e 94 a6 17 	call	0x2f4c	; 0x2f4c <vPortYieldISR>
}
    17d4:	0f 90       	pop	r0
    17d6:	0f 90       	pop	r0
    17d8:	df 91       	pop	r29
    17da:	cf 91       	pop	r28
    17dc:	ff 91       	pop	r31
    17de:	ef 91       	pop	r30
    17e0:	bf 91       	pop	r27
    17e2:	af 91       	pop	r26
    17e4:	9f 91       	pop	r25
    17e6:	8f 91       	pop	r24
    17e8:	7f 91       	pop	r23
    17ea:	6f 91       	pop	r22
    17ec:	5f 91       	pop	r21
    17ee:	4f 91       	pop	r20
    17f0:	3f 91       	pop	r19
    17f2:	2f 91       	pop	r18
    17f4:	0f 90       	pop	r0
    17f6:	0b be       	out	0x3b, r0	; 59
    17f8:	0f 90       	pop	r0
    17fa:	0f be       	out	0x3f, r0	; 63
    17fc:	0f 90       	pop	r0
    17fe:	1f 90       	pop	r1
    1800:	18 95       	reti
{
	char c;
	BaseType_t xHigherPriorityTaskWoken=pdFALSE;
	if (xQueueReceiveFromISR(UsartTxQueue,&c,&xHigherPriorityTaskWoken)==pdPASS)
	{
		USART.DATA=c;	
    1802:	8a 81       	ldd	r24, Y+2	; 0x02
    1804:	80 93 a0 0a 	sts	0x0AA0, r24	; 0x800aa0 <__TEXT_REGION_LENGTH__+0x700aa0>
    1808:	e1 cf       	rjmp	.-62     	; 0x17cc <__vector_60+0x50>

0000180a <__vector_58>:
	
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}

ISR(USART_RXC_vect)
{
    180a:	1f 92       	push	r1
    180c:	0f 92       	push	r0
    180e:	0f b6       	in	r0, 0x3f	; 63
    1810:	0f 92       	push	r0
    1812:	11 24       	eor	r1, r1
    1814:	0b b6       	in	r0, 0x3b	; 59
    1816:	0f 92       	push	r0
    1818:	2f 93       	push	r18
    181a:	3f 93       	push	r19
    181c:	4f 93       	push	r20
    181e:	5f 93       	push	r21
    1820:	6f 93       	push	r22
    1822:	7f 93       	push	r23
    1824:	8f 93       	push	r24
    1826:	9f 93       	push	r25
    1828:	af 93       	push	r26
    182a:	bf 93       	push	r27
    182c:	ef 93       	push	r30
    182e:	ff 93       	push	r31
    1830:	cf 93       	push	r28
    1832:	df 93       	push	r29
    1834:	1f 92       	push	r1
    1836:	1f 92       	push	r1
    1838:	cd b7       	in	r28, 0x3d	; 61
    183a:	de b7       	in	r29, 0x3e	; 62
	char c;
	BaseType_t xHigherPriorityTaskWoken=pdFALSE;
    183c:	19 82       	std	Y+1, r1	; 0x01
	
	c=USART.DATA;
    183e:	80 91 a0 0a 	lds	r24, 0x0AA0	; 0x800aa0 <__TEXT_REGION_LENGTH__+0x700aa0>
    1842:	8a 83       	std	Y+2, r24	; 0x02
	xQueueSendToBackFromISR(UsartRxQueue,&c,&xHigherPriorityTaskWoken);
    1844:	20 e0       	ldi	r18, 0x00	; 0
    1846:	ae 01       	movw	r20, r28
    1848:	4f 5f       	subi	r20, 0xFF	; 255
    184a:	5f 4f       	sbci	r21, 0xFF	; 255
    184c:	be 01       	movw	r22, r28
    184e:	6e 5f       	subi	r22, 0xFE	; 254
    1850:	7f 4f       	sbci	r23, 0xFF	; 255
    1852:	80 91 e1 26 	lds	r24, 0x26E1	; 0x8026e1 <UsartRxQueue>
    1856:	90 91 e2 26 	lds	r25, 0x26E2	; 0x8026e2 <UsartRxQueue+0x1>
    185a:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <xQueueGenericSendFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    185e:	89 81       	ldd	r24, Y+1	; 0x01
    1860:	81 11       	cpse	r24, r1
    1862:	0e 94 a6 17 	call	0x2f4c	; 0x2f4c <vPortYieldISR>
	
    1866:	0f 90       	pop	r0
    1868:	0f 90       	pop	r0
    186a:	df 91       	pop	r29
    186c:	cf 91       	pop	r28
    186e:	ff 91       	pop	r31
    1870:	ef 91       	pop	r30
    1872:	bf 91       	pop	r27
    1874:	af 91       	pop	r26
    1876:	9f 91       	pop	r25
    1878:	8f 91       	pop	r24
    187a:	7f 91       	pop	r23
    187c:	6f 91       	pop	r22
    187e:	5f 91       	pop	r21
    1880:	4f 91       	pop	r20
    1882:	3f 91       	pop	r19
    1884:	2f 91       	pop	r18
    1886:	0f 90       	pop	r0
    1888:	0b be       	out	0x3b, r0	; 59
    188a:	0f 90       	pop	r0
    188c:	0f be       	out	0x3f, r0	; 63
    188e:	0f 90       	pop	r0
    1890:	1f 90       	pop	r1
    1892:	18 95       	reti

00001894 <getSequenceStepEnables>:
	#ifdef VL53L0X_ASSERT_COMMS_ERROR
		configASSERT(res);
	#endif
	
	return res;
}
    1894:	ef 92       	push	r14
    1896:	ff 92       	push	r15
    1898:	0f 93       	push	r16
    189a:	cf 93       	push	r28
    189c:	df 93       	push	r29
    189e:	00 d0       	rcall	.+0      	; 0x18a0 <getSequenceStepEnables+0xc>
    18a0:	1f 92       	push	r1
    18a2:	cd b7       	in	r28, 0x3d	; 61
    18a4:	de b7       	in	r29, 0x3e	; 62
    18a6:	7c 01       	movw	r14, r24
    18a8:	81 e0       	ldi	r24, 0x01	; 1
    18aa:	89 83       	std	Y+1, r24	; 0x01
    18ac:	01 e0       	ldi	r16, 0x01	; 1
    18ae:	9e 01       	movw	r18, r28
    18b0:	2f 5f       	subi	r18, 0xFF	; 255
    18b2:	3f 4f       	sbci	r19, 0xFF	; 255
    18b4:	41 e0       	ldi	r20, 0x01	; 1
    18b6:	b9 01       	movw	r22, r18
    18b8:	89 e2       	ldi	r24, 0x29	; 41
    18ba:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
    18be:	89 81       	ldd	r24, Y+1	; 0x01
    18c0:	84 fb       	bst	r24, 4
    18c2:	99 27       	eor	r25, r25
    18c4:	90 f9       	bld	r25, 0
    18c6:	f7 01       	movw	r30, r14
    18c8:	90 83       	st	Z, r25
    18ca:	83 fb       	bst	r24, 3
    18cc:	99 27       	eor	r25, r25
    18ce:	90 f9       	bld	r25, 0
    18d0:	92 83       	std	Z+2, r25	; 0x02
    18d2:	82 fb       	bst	r24, 2
    18d4:	99 27       	eor	r25, r25
    18d6:	90 f9       	bld	r25, 0
    18d8:	91 83       	std	Z+1, r25	; 0x01
    18da:	86 fb       	bst	r24, 6
    18dc:	99 27       	eor	r25, r25
    18de:	90 f9       	bld	r25, 0
    18e0:	93 83       	std	Z+3, r25	; 0x03
    18e2:	88 1f       	adc	r24, r24
    18e4:	88 27       	eor	r24, r24
    18e6:	88 1f       	adc	r24, r24
    18e8:	84 83       	std	Z+4, r24	; 0x04
    18ea:	24 96       	adiw	r28, 0x04	; 4
    18ec:	cd bf       	out	0x3d, r28	; 61
    18ee:	de bf       	out	0x3e, r29	; 62
    18f0:	df 91       	pop	r29
    18f2:	cf 91       	pop	r28
    18f4:	0f 91       	pop	r16
    18f6:	ff 90       	pop	r15
    18f8:	ef 90       	pop	r14
    18fa:	08 95       	ret

000018fc <performSingleRefCalibration>:
    18fc:	0f 93       	push	r16
    18fe:	1f 93       	push	r17
    1900:	cf 93       	push	r28
    1902:	df 93       	push	r29
    1904:	00 d0       	rcall	.+0      	; 0x1906 <performSingleRefCalibration+0xa>
    1906:	1f 92       	push	r1
    1908:	cd b7       	in	r28, 0x3d	; 61
    190a:	de b7       	in	r29, 0x3e	; 62
    190c:	19 82       	std	Y+1, r1	; 0x01
    190e:	81 60       	ori	r24, 0x01	; 1
    1910:	8a 83       	std	Y+2, r24	; 0x02
    1912:	42 e0       	ldi	r20, 0x02	; 2
    1914:	be 01       	movw	r22, r28
    1916:	6f 5f       	subi	r22, 0xFF	; 255
    1918:	7f 4f       	sbci	r23, 0xFF	; 255
    191a:	89 e2       	ldi	r24, 0x29	; 41
    191c:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
    1920:	20 91 20 08 	lds	r18, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x700820>
    1924:	30 91 21 08 	lds	r19, 0x0821	; 0x800821 <__TEXT_REGION_LENGTH__+0x700821>
    1928:	80 91 e9 26 	lds	r24, 0x26E9	; 0x8026e9 <StatsTimer>
    192c:	90 91 ea 26 	lds	r25, 0x26EA	; 0x8026ea <StatsTimer+0x1>
    1930:	a0 91 eb 26 	lds	r26, 0x26EB	; 0x8026eb <StatsTimer+0x2>
    1934:	b0 91 ec 26 	lds	r27, 0x26EC	; 0x8026ec <StatsTimer+0x3>
    1938:	82 0f       	add	r24, r18
    193a:	93 1f       	adc	r25, r19
    193c:	a1 1d       	adc	r26, r1
    193e:	b1 1d       	adc	r27, r1
    1940:	80 93 0b 26 	sts	0x260B, r24	; 0x80260b <timeout_start_ticks>
    1944:	90 93 0c 26 	sts	0x260C, r25	; 0x80260c <timeout_start_ticks+0x1>
    1948:	a0 93 0d 26 	sts	0x260D, r26	; 0x80260d <timeout_start_ticks+0x2>
    194c:	b0 93 0e 26 	sts	0x260E, r27	; 0x80260e <timeout_start_ticks+0x3>
    1950:	13 e1       	ldi	r17, 0x13	; 19
    1952:	19 83       	std	Y+1, r17	; 0x01
    1954:	01 e0       	ldi	r16, 0x01	; 1
    1956:	9e 01       	movw	r18, r28
    1958:	2f 5f       	subi	r18, 0xFF	; 255
    195a:	3f 4f       	sbci	r19, 0xFF	; 255
    195c:	41 e0       	ldi	r20, 0x01	; 1
    195e:	b9 01       	movw	r22, r18
    1960:	89 e2       	ldi	r24, 0x29	; 41
    1962:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
    1966:	89 81       	ldd	r24, Y+1	; 0x01
    1968:	87 70       	andi	r24, 0x07	; 7
    196a:	99 f3       	breq	.-26     	; 0x1952 <performSingleRefCalibration+0x56>
    196c:	8b e0       	ldi	r24, 0x0B	; 11
    196e:	89 83       	std	Y+1, r24	; 0x01
    1970:	81 e0       	ldi	r24, 0x01	; 1
    1972:	8a 83       	std	Y+2, r24	; 0x02
    1974:	42 e0       	ldi	r20, 0x02	; 2
    1976:	be 01       	movw	r22, r28
    1978:	6f 5f       	subi	r22, 0xFF	; 255
    197a:	7f 4f       	sbci	r23, 0xFF	; 255
    197c:	89 e2       	ldi	r24, 0x29	; 41
    197e:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
    1982:	19 82       	std	Y+1, r1	; 0x01
    1984:	1a 82       	std	Y+2, r1	; 0x02
    1986:	42 e0       	ldi	r20, 0x02	; 2
    1988:	be 01       	movw	r22, r28
    198a:	6f 5f       	subi	r22, 0xFF	; 255
    198c:	7f 4f       	sbci	r23, 0xFF	; 255
    198e:	89 e2       	ldi	r24, 0x29	; 41
    1990:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
    1994:	81 e0       	ldi	r24, 0x01	; 1
    1996:	24 96       	adiw	r28, 0x04	; 4
    1998:	cd bf       	out	0x3d, r28	; 61
    199a:	de bf       	out	0x3e, r29	; 62
    199c:	df 91       	pop	r29
    199e:	cf 91       	pop	r28
    19a0:	1f 91       	pop	r17
    19a2:	0f 91       	pop	r16
    19a4:	08 95       	ret

000019a6 <readReg16Bit>:
    19a6:	ef 92       	push	r14
    19a8:	ff 92       	push	r15
    19aa:	0f 93       	push	r16
    19ac:	cf 93       	push	r28
    19ae:	df 93       	push	r29
    19b0:	00 d0       	rcall	.+0      	; 0x19b2 <readReg16Bit+0xc>
    19b2:	1f 92       	push	r1
    19b4:	cd b7       	in	r28, 0x3d	; 61
    19b6:	de b7       	in	r29, 0x3e	; 62
    19b8:	7b 01       	movw	r14, r22
    19ba:	89 83       	std	Y+1, r24	; 0x01
    19bc:	02 e0       	ldi	r16, 0x02	; 2
    19be:	9e 01       	movw	r18, r28
    19c0:	2f 5f       	subi	r18, 0xFF	; 255
    19c2:	3f 4f       	sbci	r19, 0xFF	; 255
    19c4:	41 e0       	ldi	r20, 0x01	; 1
    19c6:	b9 01       	movw	r22, r18
    19c8:	89 e2       	ldi	r24, 0x29	; 41
    19ca:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
    19ce:	e1 14       	cp	r14, r1
    19d0:	f1 04       	cpc	r15, r1
    19d2:	61 f0       	breq	.+24     	; 0x19ec <readReg16Bit+0x46>
    19d4:	29 81       	ldd	r18, Y+1	; 0x01
    19d6:	30 e0       	ldi	r19, 0x00	; 0
    19d8:	9a 81       	ldd	r25, Y+2	; 0x02
    19da:	98 5f       	subi	r25, 0xF8	; 248
    19dc:	02 c0       	rjmp	.+4      	; 0x19e2 <readReg16Bit+0x3c>
    19de:	22 0f       	add	r18, r18
    19e0:	33 1f       	adc	r19, r19
    19e2:	9a 95       	dec	r25
    19e4:	e2 f7       	brpl	.-8      	; 0x19de <readReg16Bit+0x38>
    19e6:	f7 01       	movw	r30, r14
    19e8:	20 83       	st	Z, r18
    19ea:	31 83       	std	Z+1, r19	; 0x01
    19ec:	24 96       	adiw	r28, 0x04	; 4
    19ee:	cd bf       	out	0x3d, r28	; 61
    19f0:	de bf       	out	0x3e, r29	; 62
    19f2:	df 91       	pop	r29
    19f4:	cf 91       	pop	r28
    19f6:	0f 91       	pop	r16
    19f8:	ff 90       	pop	r15
    19fa:	ef 90       	pop	r14
    19fc:	08 95       	ret

000019fe <getSequenceStepTimeouts.isra.1>:
    19fe:	8f 92       	push	r8
    1a00:	9f 92       	push	r9
    1a02:	af 92       	push	r10
    1a04:	bf 92       	push	r11
    1a06:	cf 92       	push	r12
    1a08:	df 92       	push	r13
    1a0a:	ef 92       	push	r14
    1a0c:	ff 92       	push	r15
    1a0e:	0f 93       	push	r16
    1a10:	1f 93       	push	r17
    1a12:	cf 93       	push	r28
    1a14:	df 93       	push	r29
    1a16:	00 d0       	rcall	.+0      	; 0x1a18 <getSequenceStepTimeouts.isra.1+0x1a>
    1a18:	00 d0       	rcall	.+0      	; 0x1a1a <getSequenceStepTimeouts.isra.1+0x1c>
    1a1a:	cd b7       	in	r28, 0x3d	; 61
    1a1c:	de b7       	in	r29, 0x3e	; 62
    1a1e:	6c 01       	movw	r12, r24
    1a20:	7b 01       	movw	r14, r22
    1a22:	80 e5       	ldi	r24, 0x50	; 80
    1a24:	89 83       	std	Y+1, r24	; 0x01
    1a26:	01 e0       	ldi	r16, 0x01	; 1
    1a28:	9e 01       	movw	r18, r28
    1a2a:	2f 5f       	subi	r18, 0xFF	; 255
    1a2c:	3f 4f       	sbci	r19, 0xFF	; 255
    1a2e:	41 e0       	ldi	r20, 0x01	; 1
    1a30:	b9 01       	movw	r22, r18
    1a32:	89 e2       	ldi	r24, 0x29	; 41
    1a34:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
    1a38:	89 81       	ldd	r24, Y+1	; 0x01
    1a3a:	8f 5f       	subi	r24, 0xFF	; 255
    1a3c:	88 0f       	add	r24, r24
    1a3e:	90 e0       	ldi	r25, 0x00	; 0
    1a40:	f7 01       	movw	r30, r14
    1a42:	80 83       	st	Z, r24
    1a44:	91 83       	std	Z+1, r25	; 0x01
    1a46:	86 e4       	ldi	r24, 0x46	; 70
    1a48:	89 83       	std	Y+1, r24	; 0x01
    1a4a:	9e 01       	movw	r18, r28
    1a4c:	2f 5f       	subi	r18, 0xFF	; 255
    1a4e:	3f 4f       	sbci	r19, 0xFF	; 255
    1a50:	41 e0       	ldi	r20, 0x01	; 1
    1a52:	b9 01       	movw	r22, r18
    1a54:	89 e2       	ldi	r24, 0x29	; 41
    1a56:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
    1a5a:	09 81       	ldd	r16, Y+1	; 0x01
    1a5c:	10 e0       	ldi	r17, 0x00	; 0
    1a5e:	0f 5f       	subi	r16, 0xFF	; 255
    1a60:	1f 4f       	sbci	r17, 0xFF	; 255
    1a62:	f7 01       	movw	r30, r14
    1a64:	04 83       	std	Z+4, r16	; 0x04
    1a66:	15 83       	std	Z+5, r17	; 0x05
    1a68:	a0 81       	ld	r26, Z
    1a6a:	b0 e0       	ldi	r27, 0x00	; 0
    1a6c:	20 e0       	ldi	r18, 0x00	; 0
    1a6e:	3f e2       	ldi	r19, 0x2F	; 47
    1a70:	4a e3       	ldi	r20, 0x3A	; 58
    1a72:	50 e0       	ldi	r21, 0x00	; 0
    1a74:	0e 94 e0 33 	call	0x67c0	; 0x67c0 <__muluhisi3>
    1a78:	6c 50       	subi	r22, 0x0C	; 12
    1a7a:	7e 4f       	sbci	r23, 0xFE	; 254
    1a7c:	8f 4f       	sbci	r24, 0xFF	; 255
    1a7e:	9f 4f       	sbci	r25, 0xFF	; 255
    1a80:	38 ee       	ldi	r19, 0xE8	; 232
    1a82:	83 2e       	mov	r8, r19
    1a84:	33 e0       	ldi	r19, 0x03	; 3
    1a86:	93 2e       	mov	r9, r19
    1a88:	a1 2c       	mov	r10, r1
    1a8a:	b1 2c       	mov	r11, r1
    1a8c:	a5 01       	movw	r20, r10
    1a8e:	94 01       	movw	r18, r8
    1a90:	0e 94 af 33 	call	0x675e	; 0x675e <__udivmodsi4>
    1a94:	d8 01       	movw	r26, r16
    1a96:	0e 94 eb 33 	call	0x67d6	; 0x67d6 <__mulshisi3>
    1a9a:	6c 50       	subi	r22, 0x0C	; 12
    1a9c:	7e 4f       	sbci	r23, 0xFE	; 254
    1a9e:	8f 4f       	sbci	r24, 0xFF	; 255
    1aa0:	9f 4f       	sbci	r25, 0xFF	; 255
    1aa2:	a5 01       	movw	r20, r10
    1aa4:	94 01       	movw	r18, r8
    1aa6:	0e 94 af 33 	call	0x675e	; 0x675e <__udivmodsi4>
    1aaa:	f7 01       	movw	r30, r14
    1aac:	22 87       	std	Z+10, r18	; 0x0a
    1aae:	33 87       	std	Z+11, r19	; 0x0b
    1ab0:	44 87       	std	Z+12, r20	; 0x0c
    1ab2:	55 87       	std	Z+13, r21	; 0x0d
    1ab4:	be 01       	movw	r22, r28
    1ab6:	6b 5f       	subi	r22, 0xFB	; 251
    1ab8:	7f 4f       	sbci	r23, 0xFF	; 255
    1aba:	81 e5       	ldi	r24, 0x51	; 81
    1abc:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <readReg16Bit>
    1ac0:	8d 81       	ldd	r24, Y+5	; 0x05
    1ac2:	9e 81       	ldd	r25, Y+6	; 0x06
    1ac4:	8c 01       	movw	r16, r24
    1ac6:	11 27       	eor	r17, r17
    1ac8:	02 c0       	rjmp	.+4      	; 0x1ace <getSequenceStepTimeouts.isra.1+0xd0>
    1aca:	00 0f       	add	r16, r16
    1acc:	11 1f       	adc	r17, r17
    1ace:	9a 95       	dec	r25
    1ad0:	e2 f7       	brpl	.-8      	; 0x1aca <getSequenceStepTimeouts.isra.1+0xcc>
    1ad2:	0f 5f       	subi	r16, 0xFF	; 255
    1ad4:	1f 4f       	sbci	r17, 0xFF	; 255
    1ad6:	f7 01       	movw	r30, r14
    1ad8:	06 83       	std	Z+6, r16	; 0x06
    1ada:	17 83       	std	Z+7, r17	; 0x07
    1adc:	a0 81       	ld	r26, Z
    1ade:	b0 e0       	ldi	r27, 0x00	; 0
    1ae0:	20 e0       	ldi	r18, 0x00	; 0
    1ae2:	3f e2       	ldi	r19, 0x2F	; 47
    1ae4:	4a e3       	ldi	r20, 0x3A	; 58
    1ae6:	50 e0       	ldi	r21, 0x00	; 0
    1ae8:	0e 94 e0 33 	call	0x67c0	; 0x67c0 <__muluhisi3>
    1aec:	6c 50       	subi	r22, 0x0C	; 12
    1aee:	7e 4f       	sbci	r23, 0xFE	; 254
    1af0:	8f 4f       	sbci	r24, 0xFF	; 255
    1af2:	9f 4f       	sbci	r25, 0xFF	; 255
    1af4:	a5 01       	movw	r20, r10
    1af6:	94 01       	movw	r18, r8
    1af8:	0e 94 af 33 	call	0x675e	; 0x675e <__udivmodsi4>
    1afc:	d8 01       	movw	r26, r16
    1afe:	0e 94 e0 33 	call	0x67c0	; 0x67c0 <__muluhisi3>
    1b02:	6c 50       	subi	r22, 0x0C	; 12
    1b04:	7e 4f       	sbci	r23, 0xFE	; 254
    1b06:	8f 4f       	sbci	r24, 0xFF	; 255
    1b08:	9f 4f       	sbci	r25, 0xFF	; 255
    1b0a:	a5 01       	movw	r20, r10
    1b0c:	94 01       	movw	r18, r8
    1b0e:	0e 94 af 33 	call	0x675e	; 0x675e <__udivmodsi4>
    1b12:	f7 01       	movw	r30, r14
    1b14:	26 87       	std	Z+14, r18	; 0x0e
    1b16:	37 87       	std	Z+15, r19	; 0x0f
    1b18:	40 8b       	std	Z+16, r20	; 0x10
    1b1a:	51 8b       	std	Z+17, r21	; 0x11
    1b1c:	80 e7       	ldi	r24, 0x70	; 112
    1b1e:	89 83       	std	Y+1, r24	; 0x01
    1b20:	01 e0       	ldi	r16, 0x01	; 1
    1b22:	9e 01       	movw	r18, r28
    1b24:	2f 5f       	subi	r18, 0xFF	; 255
    1b26:	3f 4f       	sbci	r19, 0xFF	; 255
    1b28:	41 e0       	ldi	r20, 0x01	; 1
    1b2a:	b9 01       	movw	r22, r18
    1b2c:	89 e2       	ldi	r24, 0x29	; 41
    1b2e:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
    1b32:	89 81       	ldd	r24, Y+1	; 0x01
    1b34:	8f 5f       	subi	r24, 0xFF	; 255
    1b36:	88 0f       	add	r24, r24
    1b38:	90 e0       	ldi	r25, 0x00	; 0
    1b3a:	f7 01       	movw	r30, r14
    1b3c:	82 83       	std	Z+2, r24	; 0x02
    1b3e:	93 83       	std	Z+3, r25	; 0x03
    1b40:	be 01       	movw	r22, r28
    1b42:	6b 5f       	subi	r22, 0xFB	; 251
    1b44:	7f 4f       	sbci	r23, 0xFF	; 255
    1b46:	81 e7       	ldi	r24, 0x71	; 113
    1b48:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <readReg16Bit>
    1b4c:	8d 81       	ldd	r24, Y+5	; 0x05
    1b4e:	9e 81       	ldd	r25, Y+6	; 0x06
    1b50:	8c 01       	movw	r16, r24
    1b52:	11 27       	eor	r17, r17
    1b54:	02 c0       	rjmp	.+4      	; 0x1b5a <getSequenceStepTimeouts.isra.1+0x15c>
    1b56:	00 0f       	add	r16, r16
    1b58:	11 1f       	adc	r17, r17
    1b5a:	9a 95       	dec	r25
    1b5c:	e2 f7       	brpl	.-8      	; 0x1b56 <getSequenceStepTimeouts.isra.1+0x158>
    1b5e:	0f 5f       	subi	r16, 0xFF	; 255
    1b60:	1f 4f       	sbci	r17, 0xFF	; 255
    1b62:	f7 01       	movw	r30, r14
    1b64:	00 87       	std	Z+8, r16	; 0x08
    1b66:	11 87       	std	Z+9, r17	; 0x09
    1b68:	f6 01       	movw	r30, r12
    1b6a:	80 81       	ld	r24, Z
    1b6c:	88 23       	and	r24, r24
    1b6e:	39 f0       	breq	.+14     	; 0x1b7e <getSequenceStepTimeouts.isra.1+0x180>
    1b70:	f7 01       	movw	r30, r14
    1b72:	86 81       	ldd	r24, Z+6	; 0x06
    1b74:	97 81       	ldd	r25, Z+7	; 0x07
    1b76:	08 1b       	sub	r16, r24
    1b78:	19 0b       	sbc	r17, r25
    1b7a:	00 87       	std	Z+8, r16	; 0x08
    1b7c:	11 87       	std	Z+9, r17	; 0x09
    1b7e:	f7 01       	movw	r30, r14
    1b80:	a2 81       	ldd	r26, Z+2	; 0x02
    1b82:	b0 e0       	ldi	r27, 0x00	; 0
    1b84:	20 e0       	ldi	r18, 0x00	; 0
    1b86:	3f e2       	ldi	r19, 0x2F	; 47
    1b88:	4a e3       	ldi	r20, 0x3A	; 58
    1b8a:	50 e0       	ldi	r21, 0x00	; 0
    1b8c:	0e 94 e0 33 	call	0x67c0	; 0x67c0 <__muluhisi3>
    1b90:	6c 50       	subi	r22, 0x0C	; 12
    1b92:	7e 4f       	sbci	r23, 0xFE	; 254
    1b94:	8f 4f       	sbci	r24, 0xFF	; 255
    1b96:	9f 4f       	sbci	r25, 0xFF	; 255
    1b98:	28 ee       	ldi	r18, 0xE8	; 232
    1b9a:	82 2e       	mov	r8, r18
    1b9c:	23 e0       	ldi	r18, 0x03	; 3
    1b9e:	92 2e       	mov	r9, r18
    1ba0:	a1 2c       	mov	r10, r1
    1ba2:	b1 2c       	mov	r11, r1
    1ba4:	a5 01       	movw	r20, r10
    1ba6:	94 01       	movw	r18, r8
    1ba8:	0e 94 af 33 	call	0x675e	; 0x675e <__udivmodsi4>
    1bac:	d8 01       	movw	r26, r16
    1bae:	0e 94 e0 33 	call	0x67c0	; 0x67c0 <__muluhisi3>
    1bb2:	6c 50       	subi	r22, 0x0C	; 12
    1bb4:	7e 4f       	sbci	r23, 0xFE	; 254
    1bb6:	8f 4f       	sbci	r24, 0xFF	; 255
    1bb8:	9f 4f       	sbci	r25, 0xFF	; 255
    1bba:	a5 01       	movw	r20, r10
    1bbc:	94 01       	movw	r18, r8
    1bbe:	0e 94 af 33 	call	0x675e	; 0x675e <__udivmodsi4>
    1bc2:	f7 01       	movw	r30, r14
    1bc4:	22 8b       	std	Z+18, r18	; 0x12
    1bc6:	33 8b       	std	Z+19, r19	; 0x13
    1bc8:	44 8b       	std	Z+20, r20	; 0x14
    1bca:	55 8b       	std	Z+21, r21	; 0x15
    1bcc:	26 96       	adiw	r28, 0x06	; 6
    1bce:	cd bf       	out	0x3d, r28	; 61
    1bd0:	de bf       	out	0x3e, r29	; 62
    1bd2:	df 91       	pop	r29
    1bd4:	cf 91       	pop	r28
    1bd6:	1f 91       	pop	r17
    1bd8:	0f 91       	pop	r16
    1bda:	ff 90       	pop	r15
    1bdc:	ef 90       	pop	r14
    1bde:	df 90       	pop	r13
    1be0:	cf 90       	pop	r12
    1be2:	bf 90       	pop	r11
    1be4:	af 90       	pop	r10
    1be6:	9f 90       	pop	r9
    1be8:	8f 90       	pop	r8
    1bea:	08 95       	ret

00001bec <setMeasurementTimingBudget.part.4>:
    1bec:	4f 92       	push	r4
    1bee:	5f 92       	push	r5
    1bf0:	6f 92       	push	r6
    1bf2:	7f 92       	push	r7
    1bf4:	8f 92       	push	r8
    1bf6:	9f 92       	push	r9
    1bf8:	af 92       	push	r10
    1bfa:	bf 92       	push	r11
    1bfc:	cf 92       	push	r12
    1bfe:	df 92       	push	r13
    1c00:	ef 92       	push	r14
    1c02:	ff 92       	push	r15
    1c04:	1f 93       	push	r17
    1c06:	cf 93       	push	r28
    1c08:	df 93       	push	r29
    1c0a:	cd b7       	in	r28, 0x3d	; 61
    1c0c:	de b7       	in	r29, 0x3e	; 62
    1c0e:	6f 97       	sbiw	r28, 0x1f	; 31
    1c10:	cd bf       	out	0x3d, r28	; 61
    1c12:	de bf       	out	0x3e, r29	; 62
    1c14:	6b 01       	movw	r12, r22
    1c16:	7c 01       	movw	r14, r24
    1c18:	ce 01       	movw	r24, r28
    1c1a:	47 96       	adiw	r24, 0x17	; 23
    1c1c:	0e 94 4a 0c 	call	0x1894	; 0x1894 <getSequenceStepEnables>
    1c20:	be 01       	movw	r22, r28
    1c22:	6f 5f       	subi	r22, 0xFF	; 255
    1c24:	7f 4f       	sbci	r23, 0xFF	; 255
    1c26:	ce 01       	movw	r24, r28
    1c28:	4a 96       	adiw	r24, 0x1a	; 26
    1c2a:	0e 94 ff 0c 	call	0x19fe	; 0x19fe <getSequenceStepTimeouts.isra.1>
    1c2e:	8f 89       	ldd	r24, Y+23	; 0x17
    1c30:	88 23       	and	r24, r24
    1c32:	09 f4       	brne	.+2      	; 0x1c36 <setMeasurementTimingBudget.part.4+0x4a>
    1c34:	b0 c0       	rjmp	.+352    	; 0x1d96 <setMeasurementTimingBudget.part.4+0x1aa>
    1c36:	8b 85       	ldd	r24, Y+11	; 0x0b
    1c38:	9c 85       	ldd	r25, Y+12	; 0x0c
    1c3a:	ad 85       	ldd	r26, Y+13	; 0x0d
    1c3c:	be 85       	ldd	r27, Y+14	; 0x0e
    1c3e:	8c 57       	subi	r24, 0x7C	; 124
    1c40:	92 4f       	sbci	r25, 0xF2	; 242
    1c42:	af 4f       	sbci	r26, 0xFF	; 255
    1c44:	bf 4f       	sbci	r27, 0xFF	; 255
    1c46:	29 8d       	ldd	r18, Y+25	; 0x19
    1c48:	22 23       	and	r18, r18
    1c4a:	09 f4       	brne	.+2      	; 0x1c4e <setMeasurementTimingBudget.part.4+0x62>
    1c4c:	93 c0       	rjmp	.+294    	; 0x1d74 <setMeasurementTimingBudget.part.4+0x188>
    1c4e:	4b 85       	ldd	r20, Y+11	; 0x0b
    1c50:	5c 85       	ldd	r21, Y+12	; 0x0c
    1c52:	6d 85       	ldd	r22, Y+13	; 0x0d
    1c54:	7e 85       	ldd	r23, Y+14	; 0x0e
    1c56:	4e 54       	subi	r20, 0x4E	; 78
    1c58:	5d 4f       	sbci	r21, 0xFD	; 253
    1c5a:	6f 4f       	sbci	r22, 0xFF	; 255
    1c5c:	7f 4f       	sbci	r23, 0xFF	; 255
    1c5e:	44 0f       	add	r20, r20
    1c60:	55 1f       	adc	r21, r21
    1c62:	66 1f       	adc	r22, r22
    1c64:	77 1f       	adc	r23, r23
    1c66:	84 0f       	add	r24, r20
    1c68:	95 1f       	adc	r25, r21
    1c6a:	a6 1f       	adc	r26, r22
    1c6c:	b7 1f       	adc	r27, r23
    1c6e:	1a 8d       	ldd	r17, Y+26	; 0x1a
    1c70:	11 23       	and	r17, r17
    1c72:	61 f0       	breq	.+24     	; 0x1c8c <setMeasurementTimingBudget.part.4+0xa0>
    1c74:	4f 85       	ldd	r20, Y+15	; 0x0f
    1c76:	58 89       	ldd	r21, Y+16	; 0x10
    1c78:	69 89       	ldd	r22, Y+17	; 0x11
    1c7a:	7a 89       	ldd	r23, Y+18	; 0x12
    1c7c:	4c 56       	subi	r20, 0x6C	; 108
    1c7e:	5d 4f       	sbci	r21, 0xFD	; 253
    1c80:	6f 4f       	sbci	r22, 0xFF	; 255
    1c82:	7f 4f       	sbci	r23, 0xFF	; 255
    1c84:	84 0f       	add	r24, r20
    1c86:	95 1f       	adc	r25, r21
    1c88:	a6 1f       	adc	r26, r22
    1c8a:	b7 1f       	adc	r27, r23
    1c8c:	2b 8d       	ldd	r18, Y+27	; 0x1b
    1c8e:	22 23       	and	r18, r18
    1c90:	09 f4       	brne	.+2      	; 0x1c94 <setMeasurementTimingBudget.part.4+0xa8>
    1c92:	9a c0       	rjmp	.+308    	; 0x1dc8 <setMeasurementTimingBudget.part.4+0x1dc>
    1c94:	2c 01       	movw	r4, r24
    1c96:	3d 01       	movw	r6, r26
    1c98:	26 e2       	ldi	r18, 0x26	; 38
    1c9a:	42 0e       	add	r4, r18
    1c9c:	22 e0       	ldi	r18, 0x02	; 2
    1c9e:	52 1e       	adc	r5, r18
    1ca0:	61 1c       	adc	r6, r1
    1ca2:	71 1c       	adc	r7, r1
    1ca4:	c4 14       	cp	r12, r4
    1ca6:	d5 04       	cpc	r13, r5
    1ca8:	e6 04       	cpc	r14, r6
    1caa:	f7 04       	cpc	r15, r7
    1cac:	08 f4       	brcc	.+2      	; 0x1cb0 <setMeasurementTimingBudget.part.4+0xc4>
    1cae:	78 c0       	rjmp	.+240    	; 0x1da0 <setMeasurementTimingBudget.part.4+0x1b4>
    1cb0:	ab 81       	ldd	r26, Y+3	; 0x03
    1cb2:	b0 e0       	ldi	r27, 0x00	; 0
    1cb4:	20 e0       	ldi	r18, 0x00	; 0
    1cb6:	3f e2       	ldi	r19, 0x2F	; 47
    1cb8:	4a e3       	ldi	r20, 0x3A	; 58
    1cba:	50 e0       	ldi	r21, 0x00	; 0
    1cbc:	0e 94 e0 33 	call	0x67c0	; 0x67c0 <__muluhisi3>
    1cc0:	4b 01       	movw	r8, r22
    1cc2:	5c 01       	movw	r10, r24
    1cc4:	24 ef       	ldi	r18, 0xF4	; 244
    1cc6:	82 0e       	add	r8, r18
    1cc8:	21 e0       	ldi	r18, 0x01	; 1
    1cca:	92 1e       	adc	r9, r18
    1ccc:	a1 1c       	adc	r10, r1
    1cce:	b1 1c       	adc	r11, r1
    1cd0:	a7 01       	movw	r20, r14
    1cd2:	96 01       	movw	r18, r12
    1cd4:	24 19       	sub	r18, r4
    1cd6:	35 09       	sbc	r19, r5
    1cd8:	46 09       	sbc	r20, r6
    1cda:	57 09       	sbc	r21, r7
    1cdc:	a8 ee       	ldi	r26, 0xE8	; 232
    1cde:	b3 e0       	ldi	r27, 0x03	; 3
    1ce0:	0e 94 e0 33 	call	0x67c0	; 0x67c0 <__muluhisi3>
    1ce4:	2b 01       	movw	r4, r22
    1ce6:	3c 01       	movw	r6, r24
    1ce8:	c5 01       	movw	r24, r10
    1cea:	b4 01       	movw	r22, r8
    1cec:	20 ed       	ldi	r18, 0xD0	; 208
    1cee:	37 e0       	ldi	r19, 0x07	; 7
    1cf0:	40 e0       	ldi	r20, 0x00	; 0
    1cf2:	50 e0       	ldi	r21, 0x00	; 0
    1cf4:	0e 94 af 33 	call	0x675e	; 0x675e <__udivmodsi4>
    1cf8:	42 0e       	add	r4, r18
    1cfa:	53 1e       	adc	r5, r19
    1cfc:	64 1e       	adc	r6, r20
    1cfe:	75 1e       	adc	r7, r21
    1d00:	c5 01       	movw	r24, r10
    1d02:	b4 01       	movw	r22, r8
    1d04:	28 ee       	ldi	r18, 0xE8	; 232
    1d06:	33 e0       	ldi	r19, 0x03	; 3
    1d08:	40 e0       	ldi	r20, 0x00	; 0
    1d0a:	50 e0       	ldi	r21, 0x00	; 0
    1d0c:	0e 94 af 33 	call	0x675e	; 0x675e <__udivmodsi4>
    1d10:	c3 01       	movw	r24, r6
    1d12:	b2 01       	movw	r22, r4
    1d14:	0e 94 af 33 	call	0x675e	; 0x675e <__udivmodsi4>
    1d18:	11 23       	and	r17, r17
    1d1a:	31 f0       	breq	.+12     	; 0x1d28 <setMeasurementTimingBudget.part.4+0x13c>
    1d1c:	8f 81       	ldd	r24, Y+7	; 0x07
    1d1e:	98 85       	ldd	r25, Y+8	; 0x08
    1d20:	28 0f       	add	r18, r24
    1d22:	39 1f       	adc	r19, r25
    1d24:	41 1d       	adc	r20, r1
    1d26:	51 1d       	adc	r21, r1
    1d28:	21 15       	cp	r18, r1
    1d2a:	31 05       	cpc	r19, r1
    1d2c:	41 05       	cpc	r20, r1
    1d2e:	51 05       	cpc	r21, r1
    1d30:	09 f4       	brne	.+2      	; 0x1d34 <setMeasurementTimingBudget.part.4+0x148>
    1d32:	4c c0       	rjmp	.+152    	; 0x1dcc <setMeasurementTimingBudget.part.4+0x1e0>
    1d34:	da 01       	movw	r26, r20
    1d36:	c9 01       	movw	r24, r18
    1d38:	01 97       	sbiw	r24, 0x01	; 1
    1d3a:	a1 09       	sbc	r26, r1
    1d3c:	b1 09       	sbc	r27, r1
    1d3e:	ac 01       	movw	r20, r24
    1d40:	bd 01       	movw	r22, r26
    1d42:	44 27       	eor	r20, r20
    1d44:	20 e0       	ldi	r18, 0x00	; 0
    1d46:	30 e0       	ldi	r19, 0x00	; 0
    1d48:	45 2b       	or	r20, r21
    1d4a:	46 2b       	or	r20, r22
    1d4c:	47 2b       	or	r20, r23
    1d4e:	79 f0       	breq	.+30     	; 0x1d6e <setMeasurementTimingBudget.part.4+0x182>
    1d50:	b6 95       	lsr	r27
    1d52:	a7 95       	ror	r26
    1d54:	97 95       	ror	r25
    1d56:	87 95       	ror	r24
    1d58:	2f 5f       	subi	r18, 0xFF	; 255
    1d5a:	3f 4f       	sbci	r19, 0xFF	; 255
    1d5c:	ac 01       	movw	r20, r24
    1d5e:	bd 01       	movw	r22, r26
    1d60:	44 27       	eor	r20, r20
    1d62:	45 2b       	or	r20, r21
    1d64:	46 2b       	or	r20, r22
    1d66:	47 2b       	or	r20, r23
    1d68:	99 f7       	brne	.-26     	; 0x1d50 <setMeasurementTimingBudget.part.4+0x164>
    1d6a:	32 2f       	mov	r19, r18
    1d6c:	22 27       	eor	r18, r18
    1d6e:	82 2b       	or	r24, r18
    1d70:	93 2b       	or	r25, r19
    1d72:	2e c0       	rjmp	.+92     	; 0x1dd0 <setMeasurementTimingBudget.part.4+0x1e4>
    1d74:	28 8d       	ldd	r18, Y+24	; 0x18
    1d76:	22 23       	and	r18, r18
    1d78:	09 f4       	brne	.+2      	; 0x1d7c <setMeasurementTimingBudget.part.4+0x190>
    1d7a:	79 cf       	rjmp	.-270    	; 0x1c6e <setMeasurementTimingBudget.part.4+0x82>
    1d7c:	4b 85       	ldd	r20, Y+11	; 0x0b
    1d7e:	5c 85       	ldd	r21, Y+12	; 0x0c
    1d80:	6d 85       	ldd	r22, Y+13	; 0x0d
    1d82:	7e 85       	ldd	r23, Y+14	; 0x0e
    1d84:	4c 56       	subi	r20, 0x6C	; 108
    1d86:	5d 4f       	sbci	r21, 0xFD	; 253
    1d88:	6f 4f       	sbci	r22, 0xFF	; 255
    1d8a:	7f 4f       	sbci	r23, 0xFF	; 255
    1d8c:	84 0f       	add	r24, r20
    1d8e:	95 1f       	adc	r25, r21
    1d90:	a6 1f       	adc	r26, r22
    1d92:	b7 1f       	adc	r27, r23
    1d94:	6c cf       	rjmp	.-296    	; 0x1c6e <setMeasurementTimingBudget.part.4+0x82>
    1d96:	86 e3       	ldi	r24, 0x36	; 54
    1d98:	9b e0       	ldi	r25, 0x0B	; 11
    1d9a:	a0 e0       	ldi	r26, 0x00	; 0
    1d9c:	b0 e0       	ldi	r27, 0x00	; 0
    1d9e:	53 cf       	rjmp	.-346    	; 0x1c46 <setMeasurementTimingBudget.part.4+0x5a>
    1da0:	80 e0       	ldi	r24, 0x00	; 0
    1da2:	6f 96       	adiw	r28, 0x1f	; 31
    1da4:	cd bf       	out	0x3d, r28	; 61
    1da6:	de bf       	out	0x3e, r29	; 62
    1da8:	df 91       	pop	r29
    1daa:	cf 91       	pop	r28
    1dac:	1f 91       	pop	r17
    1dae:	ff 90       	pop	r15
    1db0:	ef 90       	pop	r14
    1db2:	df 90       	pop	r13
    1db4:	cf 90       	pop	r12
    1db6:	bf 90       	pop	r11
    1db8:	af 90       	pop	r10
    1dba:	9f 90       	pop	r9
    1dbc:	8f 90       	pop	r8
    1dbe:	7f 90       	pop	r7
    1dc0:	6f 90       	pop	r6
    1dc2:	5f 90       	pop	r5
    1dc4:	4f 90       	pop	r4
    1dc6:	08 95       	ret
    1dc8:	81 e0       	ldi	r24, 0x01	; 1
    1dca:	eb cf       	rjmp	.-42     	; 0x1da2 <setMeasurementTimingBudget.part.4+0x1b6>
    1dcc:	80 e0       	ldi	r24, 0x00	; 0
    1dce:	90 e0       	ldi	r25, 0x00	; 0
    1dd0:	21 e7       	ldi	r18, 0x71	; 113
    1dd2:	2c 8f       	std	Y+28, r18	; 0x1c
    1dd4:	9d 8f       	std	Y+29, r25	; 0x1d
    1dd6:	8e 8f       	std	Y+30, r24	; 0x1e
    1dd8:	43 e0       	ldi	r20, 0x03	; 3
    1dda:	be 01       	movw	r22, r28
    1ddc:	64 5e       	subi	r22, 0xE4	; 228
    1dde:	7f 4f       	sbci	r23, 0xFF	; 255
    1de0:	89 e2       	ldi	r24, 0x29	; 41
    1de2:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
    1de6:	c0 92 e5 26 	sts	0x26E5, r12	; 0x8026e5 <measurement_timing_budget_us>
    1dea:	d0 92 e6 26 	sts	0x26E6, r13	; 0x8026e6 <measurement_timing_budget_us+0x1>
    1dee:	e0 92 e7 26 	sts	0x26E7, r14	; 0x8026e7 <measurement_timing_budget_us+0x2>
    1df2:	f0 92 e8 26 	sts	0x26E8, r15	; 0x8026e8 <measurement_timing_budget_us+0x3>
    1df6:	81 e0       	ldi	r24, 0x01	; 1
    1df8:	d4 cf       	rjmp	.-88     	; 0x1da2 <setMeasurementTimingBudget.part.4+0x1b6>

00001dfa <DriverVL53L0XInit>:


uint8_t DriverVL53L0XInit(void)
{
    1dfa:	2f 92       	push	r2
    1dfc:	3f 92       	push	r3
    1dfe:	4f 92       	push	r4
    1e00:	5f 92       	push	r5
    1e02:	6f 92       	push	r6
    1e04:	7f 92       	push	r7
    1e06:	8f 92       	push	r8
    1e08:	9f 92       	push	r9
    1e0a:	af 92       	push	r10
    1e0c:	bf 92       	push	r11
    1e0e:	cf 92       	push	r12
    1e10:	df 92       	push	r13
    1e12:	ef 92       	push	r14
    1e14:	ff 92       	push	r15
    1e16:	0f 93       	push	r16
    1e18:	1f 93       	push	r17
    1e1a:	cf 93       	push	r28
    1e1c:	df 93       	push	r29
    1e1e:	cd b7       	in	r28, 0x3d	; 61
    1e20:	de b7       	in	r29, 0x3e	; 62
    1e22:	a1 97       	sbiw	r28, 0x21	; 33
    1e24:	cd bf       	out	0x3d, r28	; 61
    1e26:	de bf       	out	0x3e, r29	; 62
uint8_t readReg(uint8_t reg,uint8_t *data)
{	
	uint8_t res;
	uint8_t Buffer[4];
	
	Buffer[0]=reg;
    1e28:	80 ec       	ldi	r24, 0xC0	; 192
    1e2a:	89 83       	std	Y+1, r24	; 0x01
	
	res=TWIMWriteRead(VL53L0X_ADDR,Buffer,1,Buffer,1);
    1e2c:	01 e0       	ldi	r16, 0x01	; 1
    1e2e:	9e 01       	movw	r18, r28
    1e30:	2f 5f       	subi	r18, 0xFF	; 255
    1e32:	3f 4f       	sbci	r19, 0xFF	; 255
    1e34:	41 e0       	ldi	r20, 0x01	; 1
    1e36:	b9 01       	movw	r22, r18
    1e38:	89 e2       	ldi	r24, 0x29	; 41
    1e3a:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
	if (data!=NULL) data[0]=Buffer[0];
    1e3e:	99 81       	ldd	r25, Y+1	; 0x01
	uint8_t res;
	int a;
	
	//Check Model ID
	res=readReg(IDENTIFICATION_MODEL_ID,&Data);
	if (!res)
    1e40:	88 23       	and	r24, r24
    1e42:	09 f4       	brne	.+2      	; 0x1e46 <DriverVL53L0XInit+0x4c>
    1e44:	ef c5       	rjmp	.+3038   	; 0x2a24 <DriverVL53L0XInit+0xc2a>
		#ifdef VL53L0X_DEBUG
			printf ("VL53L0X:Cannot access.\r\n");
		#endif
		return false;
	}
	if (Data != 0xEE)
    1e46:	9e 3e       	cpi	r25, 0xEE	; 238
    1e48:	d9 f0       	breq	.+54     	; 0x1e80 <DriverVL53L0XInit+0x86>
	{
		#ifdef VL53L0X_DEBUG
			printf ("VL53L0X:Incorrect ID_MODEL_ID\r\n");
    1e4a:	8d e6       	ldi	r24, 0x6D	; 109
    1e4c:	90 e2       	ldi	r25, 0x20	; 32
    1e4e:	0e 94 0c 37 	call	0x6e18	; 0x6e18 <puts>
		#endif
		return false;
    1e52:	80 e0       	ldi	r24, 0x00	; 0
	writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);

	// VL53L0X_PerformRefCalibration() end

	return true;
}
    1e54:	a1 96       	adiw	r28, 0x21	; 33
    1e56:	cd bf       	out	0x3d, r28	; 61
    1e58:	de bf       	out	0x3e, r29	; 62
    1e5a:	df 91       	pop	r29
    1e5c:	cf 91       	pop	r28
    1e5e:	1f 91       	pop	r17
    1e60:	0f 91       	pop	r16
    1e62:	ff 90       	pop	r15
    1e64:	ef 90       	pop	r14
    1e66:	df 90       	pop	r13
    1e68:	cf 90       	pop	r12
    1e6a:	bf 90       	pop	r11
    1e6c:	af 90       	pop	r10
    1e6e:	9f 90       	pop	r9
    1e70:	8f 90       	pop	r8
    1e72:	7f 90       	pop	r7
    1e74:	6f 90       	pop	r6
    1e76:	5f 90       	pop	r5
    1e78:	4f 90       	pop	r4
    1e7a:	3f 90       	pop	r3
    1e7c:	2f 90       	pop	r2
    1e7e:	08 95       	ret
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1e80:	88 e8       	ldi	r24, 0x88	; 136
    1e82:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    1e84:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1e86:	42 e0       	ldi	r20, 0x02	; 2
    1e88:	be 01       	movw	r22, r28
    1e8a:	6f 5f       	subi	r22, 0xFF	; 255
    1e8c:	7f 4f       	sbci	r23, 0xFF	; 255
    1e8e:	89 e2       	ldi	r24, 0x29	; 41
    1e90:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1e94:	e0 e8       	ldi	r30, 0x80	; 128
    1e96:	ee 2e       	mov	r14, r30
    1e98:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    1e9a:	11 e0       	ldi	r17, 0x01	; 1
    1e9c:	1a 83       	std	Y+2, r17	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1e9e:	42 e0       	ldi	r20, 0x02	; 2
    1ea0:	be 01       	movw	r22, r28
    1ea2:	6f 5f       	subi	r22, 0xFF	; 255
    1ea4:	7f 4f       	sbci	r23, 0xFF	; 255
    1ea6:	89 e2       	ldi	r24, 0x29	; 41
    1ea8:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1eac:	ff 24       	eor	r15, r15
    1eae:	fa 94       	dec	r15
    1eb0:	f9 82       	std	Y+1, r15	; 0x01
	Buffer[1]=value;
    1eb2:	1a 83       	std	Y+2, r17	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1eb4:	42 e0       	ldi	r20, 0x02	; 2
    1eb6:	be 01       	movw	r22, r28
    1eb8:	6f 5f       	subi	r22, 0xFF	; 255
    1eba:	7f 4f       	sbci	r23, 0xFF	; 255
    1ebc:	89 e2       	ldi	r24, 0x29	; 41
    1ebe:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1ec2:	19 82       	std	Y+1, r1	; 0x01
	Buffer[1]=value;
    1ec4:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1ec6:	42 e0       	ldi	r20, 0x02	; 2
    1ec8:	be 01       	movw	r22, r28
    1eca:	6f 5f       	subi	r22, 0xFF	; 255
    1ecc:	7f 4f       	sbci	r23, 0xFF	; 255
    1ece:	89 e2       	ldi	r24, 0x29	; 41
    1ed0:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
uint8_t readReg(uint8_t reg,uint8_t *data)
{	
	uint8_t res;
	uint8_t Buffer[4];
	
	Buffer[0]=reg;
    1ed4:	81 e9       	ldi	r24, 0x91	; 145
    1ed6:	89 83       	std	Y+1, r24	; 0x01
	
	res=TWIMWriteRead(VL53L0X_ADDR,Buffer,1,Buffer,1);
    1ed8:	01 e0       	ldi	r16, 0x01	; 1
    1eda:	9e 01       	movw	r18, r28
    1edc:	2f 5f       	subi	r18, 0xFF	; 255
    1ede:	3f 4f       	sbci	r19, 0xFF	; 255
    1ee0:	41 e0       	ldi	r20, 0x01	; 1
    1ee2:	b9 01       	movw	r22, r18
    1ee4:	89 e2       	ldi	r24, 0x29	; 41
    1ee6:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
	if (data!=NULL) data[0]=Buffer[0];
    1eea:	89 81       	ldd	r24, Y+1	; 0x01
    1eec:	80 93 0f 26 	sts	0x260F, r24	; 0x80260f <stop_variable>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1ef0:	19 82       	std	Y+1, r1	; 0x01
	Buffer[1]=value;
    1ef2:	1a 83       	std	Y+2, r17	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1ef4:	42 e0       	ldi	r20, 0x02	; 2
    1ef6:	be 01       	movw	r22, r28
    1ef8:	6f 5f       	subi	r22, 0xFF	; 255
    1efa:	7f 4f       	sbci	r23, 0xFF	; 255
    1efc:	89 e2       	ldi	r24, 0x29	; 41
    1efe:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1f02:	f9 82       	std	Y+1, r15	; 0x01
	Buffer[1]=value;
    1f04:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1f06:	42 e0       	ldi	r20, 0x02	; 2
    1f08:	be 01       	movw	r22, r28
    1f0a:	6f 5f       	subi	r22, 0xFF	; 255
    1f0c:	7f 4f       	sbci	r23, 0xFF	; 255
    1f0e:	89 e2       	ldi	r24, 0x29	; 41
    1f10:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1f14:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    1f16:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1f18:	42 e0       	ldi	r20, 0x02	; 2
    1f1a:	be 01       	movw	r22, r28
    1f1c:	6f 5f       	subi	r22, 0xFF	; 255
    1f1e:	7f 4f       	sbci	r23, 0xFF	; 255
    1f20:	89 e2       	ldi	r24, 0x29	; 41
    1f22:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
uint8_t readReg(uint8_t reg,uint8_t *data)
{	
	uint8_t res;
	uint8_t Buffer[4];
	
	Buffer[0]=reg;
    1f26:	f0 e6       	ldi	r31, 0x60	; 96
    1f28:	df 2e       	mov	r13, r31
    1f2a:	d9 82       	std	Y+1, r13	; 0x01
	
	res=TWIMWriteRead(VL53L0X_ADDR,Buffer,1,Buffer,1);
    1f2c:	9e 01       	movw	r18, r28
    1f2e:	2f 5f       	subi	r18, 0xFF	; 255
    1f30:	3f 4f       	sbci	r19, 0xFF	; 255
    1f32:	41 e0       	ldi	r20, 0x01	; 1
    1f34:	b9 01       	movw	r22, r18
    1f36:	89 e2       	ldi	r24, 0x29	; 41
    1f38:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
	if (data!=NULL) data[0]=Buffer[0];
    1f3c:	89 81       	ldd	r24, Y+1	; 0x01
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1f3e:	d9 82       	std	Y+1, r13	; 0x01
	Buffer[1]=value;
    1f40:	82 61       	ori	r24, 0x12	; 18
    1f42:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1f44:	42 e0       	ldi	r20, 0x02	; 2
    1f46:	be 01       	movw	r22, r28
    1f48:	6f 5f       	subi	r22, 0xFF	; 255
    1f4a:	7f 4f       	sbci	r23, 0xFF	; 255
    1f4c:	89 e2       	ldi	r24, 0x29	; 41
    1f4e:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write a 16-bit register
uint8_t writeReg16Bit(uint8_t reg, uint16_t value)
{
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg,
    1f52:	84 e4       	ldi	r24, 0x44	; 68
    1f54:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value>>8;
    1f56:	1a 82       	std	Y+2, r1	; 0x02
	Buffer[2]=value;
    1f58:	80 e2       	ldi	r24, 0x20	; 32
    1f5a:	8b 83       	std	Y+3, r24	; 0x03
	res=TWIMWrite(VL53L0X_ADDR,Buffer,3);
    1f5c:	43 e0       	ldi	r20, 0x03	; 3
    1f5e:	be 01       	movw	r22, r28
    1f60:	6f 5f       	subi	r22, 0xFF	; 255
    1f62:	7f 4f       	sbci	r23, 0xFF	; 255
    1f64:	89 e2       	ldi	r24, 0x29	; 41
    1f66:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1f6a:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    1f6c:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1f6e:	42 e0       	ldi	r20, 0x02	; 2
    1f70:	be 01       	movw	r22, r28
    1f72:	6f 5f       	subi	r22, 0xFF	; 255
    1f74:	7f 4f       	sbci	r23, 0xFF	; 255
    1f76:	89 e2       	ldi	r24, 0x29	; 41
    1f78:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1f7c:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    1f7e:	1a 83       	std	Y+2, r17	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1f80:	42 e0       	ldi	r20, 0x02	; 2
    1f82:	be 01       	movw	r22, r28
    1f84:	6f 5f       	subi	r22, 0xFF	; 255
    1f86:	7f 4f       	sbci	r23, 0xFF	; 255
    1f88:	89 e2       	ldi	r24, 0x29	; 41
    1f8a:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1f8e:	f9 82       	std	Y+1, r15	; 0x01
	Buffer[1]=value;
    1f90:	1a 83       	std	Y+2, r17	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1f92:	42 e0       	ldi	r20, 0x02	; 2
    1f94:	be 01       	movw	r22, r28
    1f96:	6f 5f       	subi	r22, 0xFF	; 255
    1f98:	7f 4f       	sbci	r23, 0xFF	; 255
    1f9a:	89 e2       	ldi	r24, 0x29	; 41
    1f9c:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1fa0:	19 82       	std	Y+1, r1	; 0x01
	Buffer[1]=value;
    1fa2:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1fa4:	42 e0       	ldi	r20, 0x02	; 2
    1fa6:	be 01       	movw	r22, r28
    1fa8:	6f 5f       	subi	r22, 0xFF	; 255
    1faa:	7f 4f       	sbci	r23, 0xFF	; 255
    1fac:	89 e2       	ldi	r24, 0x29	; 41
    1fae:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1fb2:	f9 82       	std	Y+1, r15	; 0x01
	Buffer[1]=value;
    1fb4:	86 e0       	ldi	r24, 0x06	; 6
    1fb6:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1fb8:	42 e0       	ldi	r20, 0x02	; 2
    1fba:	be 01       	movw	r22, r28
    1fbc:	6f 5f       	subi	r22, 0xFF	; 255
    1fbe:	7f 4f       	sbci	r23, 0xFF	; 255
    1fc0:	89 e2       	ldi	r24, 0x29	; 41
    1fc2:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
uint8_t readReg(uint8_t reg,uint8_t *data)
{	
	uint8_t res;
	uint8_t Buffer[4];
	
	Buffer[0]=reg;
    1fc6:	a3 e8       	ldi	r26, 0x83	; 131
    1fc8:	da 2e       	mov	r13, r26
    1fca:	d9 82       	std	Y+1, r13	; 0x01
	
	res=TWIMWriteRead(VL53L0X_ADDR,Buffer,1,Buffer,1);
    1fcc:	9e 01       	movw	r18, r28
    1fce:	2f 5f       	subi	r18, 0xFF	; 255
    1fd0:	3f 4f       	sbci	r19, 0xFF	; 255
    1fd2:	41 e0       	ldi	r20, 0x01	; 1
    1fd4:	b9 01       	movw	r22, r18
    1fd6:	89 e2       	ldi	r24, 0x29	; 41
    1fd8:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
	if (data!=NULL) data[0]=Buffer[0];
    1fdc:	89 81       	ldd	r24, Y+1	; 0x01
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1fde:	d9 82       	std	Y+1, r13	; 0x01
	Buffer[1]=value;
    1fe0:	84 60       	ori	r24, 0x04	; 4
    1fe2:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1fe4:	42 e0       	ldi	r20, 0x02	; 2
    1fe6:	be 01       	movw	r22, r28
    1fe8:	6f 5f       	subi	r22, 0xFF	; 255
    1fea:	7f 4f       	sbci	r23, 0xFF	; 255
    1fec:	89 e2       	ldi	r24, 0x29	; 41
    1fee:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    1ff2:	f9 82       	std	Y+1, r15	; 0x01
	Buffer[1]=value;
    1ff4:	87 e0       	ldi	r24, 0x07	; 7
    1ff6:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    1ff8:	42 e0       	ldi	r20, 0x02	; 2
    1ffa:	be 01       	movw	r22, r28
    1ffc:	6f 5f       	subi	r22, 0xFF	; 255
    1ffe:	7f 4f       	sbci	r23, 0xFF	; 255
    2000:	89 e2       	ldi	r24, 0x29	; 41
    2002:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2006:	81 e8       	ldi	r24, 0x81	; 129
    2008:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    200a:	1a 83       	std	Y+2, r17	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    200c:	42 e0       	ldi	r20, 0x02	; 2
    200e:	be 01       	movw	r22, r28
    2010:	6f 5f       	subi	r22, 0xFF	; 255
    2012:	7f 4f       	sbci	r23, 0xFF	; 255
    2014:	89 e2       	ldi	r24, 0x29	; 41
    2016:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    201a:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    201c:	1a 83       	std	Y+2, r17	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    201e:	42 e0       	ldi	r20, 0x02	; 2
    2020:	be 01       	movw	r22, r28
    2022:	6f 5f       	subi	r22, 0xFF	; 255
    2024:	7f 4f       	sbci	r23, 0xFF	; 255
    2026:	89 e2       	ldi	r24, 0x29	; 41
    2028:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    202c:	84 e9       	ldi	r24, 0x94	; 148
    202e:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2030:	8b e6       	ldi	r24, 0x6B	; 107
    2032:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2034:	42 e0       	ldi	r20, 0x02	; 2
    2036:	be 01       	movw	r22, r28
    2038:	6f 5f       	subi	r22, 0xFF	; 255
    203a:	7f 4f       	sbci	r23, 0xFF	; 255
    203c:	89 e2       	ldi	r24, 0x29	; 41
    203e:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2042:	d9 82       	std	Y+1, r13	; 0x01
	Buffer[1]=value;
    2044:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2046:	42 e0       	ldi	r20, 0x02	; 2
    2048:	be 01       	movw	r22, r28
    204a:	6f 5f       	subi	r22, 0xFF	; 255
    204c:	7f 4f       	sbci	r23, 0xFF	; 255
    204e:	89 e2       	ldi	r24, 0x29	; 41
    2050:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
	return true;
}

static void startTimeout(void)
{
	timeout_start_ticks=portGET_RUN_TIME_COUNTER_VALUE();
    2054:	20 91 20 08 	lds	r18, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x700820>
    2058:	30 91 21 08 	lds	r19, 0x0821	; 0x800821 <__TEXT_REGION_LENGTH__+0x700821>
    205c:	80 91 e9 26 	lds	r24, 0x26E9	; 0x8026e9 <StatsTimer>
    2060:	90 91 ea 26 	lds	r25, 0x26EA	; 0x8026ea <StatsTimer+0x1>
    2064:	a0 91 eb 26 	lds	r26, 0x26EB	; 0x8026eb <StatsTimer+0x2>
    2068:	b0 91 ec 26 	lds	r27, 0x26EC	; 0x8026ec <StatsTimer+0x3>
    206c:	82 0f       	add	r24, r18
    206e:	93 1f       	adc	r25, r19
    2070:	a1 1d       	adc	r26, r1
    2072:	b1 1d       	adc	r27, r1
    2074:	80 93 0b 26 	sts	0x260B, r24	; 0x80260b <timeout_start_ticks>
    2078:	90 93 0c 26 	sts	0x260C, r25	; 0x80260c <timeout_start_ticks+0x1>
    207c:	a0 93 0d 26 	sts	0x260D, r26	; 0x80260d <timeout_start_ticks+0x2>
    2080:	b0 93 0e 26 	sts	0x260E, r27	; 0x80260e <timeout_start_ticks+0x3>
uint8_t readReg(uint8_t reg,uint8_t *data)
{	
	uint8_t res;
	uint8_t Buffer[4];
	
	Buffer[0]=reg;
    2084:	b3 e8       	ldi	r27, 0x83	; 131
    2086:	fb 2e       	mov	r15, r27
    2088:	13 e8       	ldi	r17, 0x83	; 131
    208a:	f9 82       	std	Y+1, r15	; 0x01
	
	res=TWIMWriteRead(VL53L0X_ADDR,Buffer,1,Buffer,1);
    208c:	01 e0       	ldi	r16, 0x01	; 1
    208e:	9e 01       	movw	r18, r28
    2090:	2f 5f       	subi	r18, 0xFF	; 255
    2092:	3f 4f       	sbci	r19, 0xFF	; 255
    2094:	41 e0       	ldi	r20, 0x01	; 1
    2096:	b9 01       	movw	r22, r18
    2098:	89 e2       	ldi	r24, 0x29	; 41
    209a:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
	if (data!=NULL) data[0]=Buffer[0];
    209e:	89 81       	ldd	r24, Y+1	; 0x01
	startTimeout();
	
	while (1)
	{
		readReg(0x83,&Data);
		if (Data!=0x00) break;
    20a0:	88 23       	and	r24, r24
    20a2:	91 f3       	breq	.-28     	; 0x2088 <DriverVL53L0XInit+0x28e>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    20a4:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    20a6:	dd 24       	eor	r13, r13
    20a8:	d3 94       	inc	r13
    20aa:	da 82       	std	Y+2, r13	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    20ac:	42 e0       	ldi	r20, 0x02	; 2
    20ae:	be 01       	movw	r22, r28
    20b0:	6f 5f       	subi	r22, 0xFF	; 255
    20b2:	7f 4f       	sbci	r23, 0xFF	; 255
    20b4:	89 e2       	ldi	r24, 0x29	; 41
    20b6:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
uint8_t readReg(uint8_t reg,uint8_t *data)
{	
	uint8_t res;
	uint8_t Buffer[4];
	
	Buffer[0]=reg;
    20ba:	82 e9       	ldi	r24, 0x92	; 146
    20bc:	89 83       	std	Y+1, r24	; 0x01
	
	res=TWIMWriteRead(VL53L0X_ADDR,Buffer,1,Buffer,1);
    20be:	9e 01       	movw	r18, r28
    20c0:	2f 5f       	subi	r18, 0xFF	; 255
    20c2:	3f 4f       	sbci	r19, 0xFF	; 255
    20c4:	41 e0       	ldi	r20, 0x01	; 1
    20c6:	b9 01       	movw	r22, r18
    20c8:	89 e2       	ldi	r24, 0x29	; 41
    20ca:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
	if (data!=NULL) data[0]=Buffer[0];
    20ce:	f9 80       	ldd	r15, Y+1	; 0x01
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    20d0:	81 e8       	ldi	r24, 0x81	; 129
    20d2:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    20d4:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    20d6:	42 e0       	ldi	r20, 0x02	; 2
    20d8:	be 01       	movw	r22, r28
    20da:	6f 5f       	subi	r22, 0xFF	; 255
    20dc:	7f 4f       	sbci	r23, 0xFF	; 255
    20de:	89 e2       	ldi	r24, 0x29	; 41
    20e0:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    20e4:	ee 24       	eor	r14, r14
    20e6:	ea 94       	dec	r14
    20e8:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    20ea:	86 e0       	ldi	r24, 0x06	; 6
    20ec:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    20ee:	42 e0       	ldi	r20, 0x02	; 2
    20f0:	be 01       	movw	r22, r28
    20f2:	6f 5f       	subi	r22, 0xFF	; 255
    20f4:	7f 4f       	sbci	r23, 0xFF	; 255
    20f6:	89 e2       	ldi	r24, 0x29	; 41
    20f8:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
uint8_t readReg(uint8_t reg,uint8_t *data)
{	
	uint8_t res;
	uint8_t Buffer[4];
	
	Buffer[0]=reg;
    20fc:	19 83       	std	Y+1, r17	; 0x01
	
	res=TWIMWriteRead(VL53L0X_ADDR,Buffer,1,Buffer,1);
    20fe:	9e 01       	movw	r18, r28
    2100:	2f 5f       	subi	r18, 0xFF	; 255
    2102:	3f 4f       	sbci	r19, 0xFF	; 255
    2104:	41 e0       	ldi	r20, 0x01	; 1
    2106:	b9 01       	movw	r22, r18
    2108:	89 e2       	ldi	r24, 0x29	; 41
    210a:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
	if (data!=NULL) data[0]=Buffer[0];
    210e:	89 81       	ldd	r24, Y+1	; 0x01
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2110:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    2112:	8b 7f       	andi	r24, 0xFB	; 251
    2114:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2116:	42 e0       	ldi	r20, 0x02	; 2
    2118:	be 01       	movw	r22, r28
    211a:	6f 5f       	subi	r22, 0xFF	; 255
    211c:	7f 4f       	sbci	r23, 0xFF	; 255
    211e:	89 e2       	ldi	r24, 0x29	; 41
    2120:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2124:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    2126:	da 82       	std	Y+2, r13	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2128:	42 e0       	ldi	r20, 0x02	; 2
    212a:	be 01       	movw	r22, r28
    212c:	6f 5f       	subi	r22, 0xFF	; 255
    212e:	7f 4f       	sbci	r23, 0xFF	; 255
    2130:	89 e2       	ldi	r24, 0x29	; 41
    2132:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2136:	19 82       	std	Y+1, r1	; 0x01
	Buffer[1]=value;
    2138:	da 82       	std	Y+2, r13	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    213a:	42 e0       	ldi	r20, 0x02	; 2
    213c:	be 01       	movw	r22, r28
    213e:	6f 5f       	subi	r22, 0xFF	; 255
    2140:	7f 4f       	sbci	r23, 0xFF	; 255
    2142:	89 e2       	ldi	r24, 0x29	; 41
    2144:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2148:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    214a:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    214c:	42 e0       	ldi	r20, 0x02	; 2
    214e:	be 01       	movw	r22, r28
    2150:	6f 5f       	subi	r22, 0xFF	; 255
    2152:	7f 4f       	sbci	r23, 0xFF	; 255
    2154:	89 e2       	ldi	r24, 0x29	; 41
    2156:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    215a:	80 e8       	ldi	r24, 0x80	; 128
    215c:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    215e:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2160:	42 e0       	ldi	r20, 0x02	; 2
    2162:	be 01       	movw	r22, r28
    2164:	6f 5f       	subi	r22, 0xFF	; 255
    2166:	7f 4f       	sbci	r23, 0xFF	; 255
    2168:	89 e2       	ldi	r24, 0x29	; 41
    216a:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// register, into the given array
uint8_t readMulti(uint8_t reg, uint8_t * dst, uint8_t count)
{
	uint8_t res;
	uint8_t Buffer[1];
	Buffer[0]=reg;
    216e:	80 eb       	ldi	r24, 0xB0	; 176
    2170:	89 83       	std	Y+1, r24	; 0x01
	
	res=TWIMWriteRead(VL53L0X_ADDR,Buffer,1,dst,count);
    2172:	06 e0       	ldi	r16, 0x06	; 6
    2174:	9e 01       	movw	r18, r28
    2176:	29 5e       	subi	r18, 0xE9	; 233
    2178:	3f 4f       	sbci	r19, 0xFF	; 255
    217a:	41 e0       	ldi	r20, 0x01	; 1
    217c:	be 01       	movw	r22, r28
    217e:	6f 5f       	subi	r22, 0xFF	; 255
    2180:	7f 4f       	sbci	r23, 0xFF	; 255
    2182:	89 e2       	ldi	r24, 0x29	; 41
    2184:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2188:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    218a:	da 82       	std	Y+2, r13	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    218c:	42 e0       	ldi	r20, 0x02	; 2
    218e:	be 01       	movw	r22, r28
    2190:	6f 5f       	subi	r22, 0xFF	; 255
    2192:	7f 4f       	sbci	r23, 0xFF	; 255
    2194:	89 e2       	ldi	r24, 0x29	; 41
    2196:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    219a:	8f e4       	ldi	r24, 0x4F	; 79
    219c:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    219e:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    21a0:	42 e0       	ldi	r20, 0x02	; 2
    21a2:	be 01       	movw	r22, r28
    21a4:	6f 5f       	subi	r22, 0xFF	; 255
    21a6:	7f 4f       	sbci	r23, 0xFF	; 255
    21a8:	89 e2       	ldi	r24, 0x29	; 41
    21aa:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    21ae:	8e e4       	ldi	r24, 0x4E	; 78
    21b0:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    21b2:	8c e2       	ldi	r24, 0x2C	; 44
    21b4:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    21b6:	42 e0       	ldi	r20, 0x02	; 2
    21b8:	be 01       	movw	r22, r28
    21ba:	6f 5f       	subi	r22, 0xFF	; 255
    21bc:	7f 4f       	sbci	r23, 0xFF	; 255
    21be:	89 e2       	ldi	r24, 0x29	; 41
    21c0:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    21c4:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    21c6:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    21c8:	42 e0       	ldi	r20, 0x02	; 2
    21ca:	be 01       	movw	r22, r28
    21cc:	6f 5f       	subi	r22, 0xFF	; 255
    21ce:	7f 4f       	sbci	r23, 0xFF	; 255
    21d0:	89 e2       	ldi	r24, 0x29	; 41
    21d2:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    21d6:	86 eb       	ldi	r24, 0xB6	; 182
    21d8:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    21da:	84 eb       	ldi	r24, 0xB4	; 180
    21dc:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    21de:	42 e0       	ldi	r20, 0x02	; 2
    21e0:	be 01       	movw	r22, r28
    21e2:	6f 5f       	subi	r22, 0xFF	; 255
    21e4:	7f 4f       	sbci	r23, 0xFF	; 255
    21e6:	89 e2       	ldi	r24, 0x29	; 41
    21e8:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
	writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
	writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
	writeReg(0xFF, 0x00);
	writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);

	uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
    21ec:	f7 fc       	sbrc	r15, 7
    21ee:	20 c4       	rjmp	.+2112   	; 0x2a30 <DriverVL53L0XInit+0xc36>
    21f0:	40 e0       	ldi	r20, 0x00	; 0
	uint8_t spads_enabled = 0;

	for (uint8_t i = 0; i < 48; i++)
    21f2:	00 e0       	ldi	r16, 0x00	; 0
	writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
	writeReg(0xFF, 0x00);
	writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);

	uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
	uint8_t spads_enabled = 0;
    21f4:	50 e0       	ldi	r21, 0x00	; 0
	{
		if (i < first_spad_to_enable || spads_enabled == spad_count)
		{
			// This bit is lower than the first one that should be enabled, or
			// (reference_spad_count) bits have already been enabled, so zero this bit
			ref_spad_map[i / 8] &= ~(1 << (i % 8));
    21f6:	21 e0       	ldi	r18, 0x01	; 1
    21f8:	30 e0       	ldi	r19, 0x00	; 0
	uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
	uint8_t spads_enabled = 0;

	for (uint8_t i = 0; i < 48; i++)
	{
		if (i < first_spad_to_enable || spads_enabled == spad_count)
    21fa:	7f 2d       	mov	r23, r15
    21fc:	7f 77       	andi	r23, 0x7F	; 127
    21fe:	10 c0       	rjmp	.+32     	; 0x2220 <DriverVL53L0XInit+0x426>
    2200:	57 17       	cp	r21, r23
    2202:	d1 f0       	breq	.+52     	; 0x2238 <DriverVL53L0XInit+0x43e>
		{
			// This bit is lower than the first one that should be enabled, or
			// (reference_spad_count) bits have already been enabled, so zero this bit
			ref_spad_map[i / 8] &= ~(1 << (i % 8));
		}
		else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
    2204:	80 81       	ld	r24, Z
    2206:	90 e0       	ldi	r25, 0x00	; 0
    2208:	60 2f       	mov	r22, r16
    220a:	67 70       	andi	r22, 0x07	; 7
    220c:	02 c0       	rjmp	.+4      	; 0x2212 <DriverVL53L0XInit+0x418>
    220e:	95 95       	asr	r25
    2210:	87 95       	ror	r24
    2212:	6a 95       	dec	r22
    2214:	e2 f7       	brpl	.-8      	; 0x220e <DriverVL53L0XInit+0x414>
    2216:	80 fd       	sbrc	r24, 0
		{
			spads_enabled++;
    2218:	5f 5f       	subi	r21, 0xFF	; 255
	writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);

	uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
	uint8_t spads_enabled = 0;

	for (uint8_t i = 0; i < 48; i++)
    221a:	0f 5f       	subi	r16, 0xFF	; 255
    221c:	00 33       	cpi	r16, 0x30	; 48
    221e:	e1 f0       	breq	.+56     	; 0x2258 <DriverVL53L0XInit+0x45e>
	{
		if (i < first_spad_to_enable || spads_enabled == spad_count)
		{
			// This bit is lower than the first one that should be enabled, or
			// (reference_spad_count) bits have already been enabled, so zero this bit
			ref_spad_map[i / 8] &= ~(1 << (i % 8));
    2220:	80 2f       	mov	r24, r16
    2222:	86 95       	lsr	r24
    2224:	86 95       	lsr	r24
    2226:	86 95       	lsr	r24
    2228:	e7 e1       	ldi	r30, 0x17	; 23
    222a:	f0 e0       	ldi	r31, 0x00	; 0
    222c:	ec 0f       	add	r30, r28
    222e:	fd 1f       	adc	r31, r29
    2230:	e8 0f       	add	r30, r24
    2232:	f1 1d       	adc	r31, r1
	uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
	uint8_t spads_enabled = 0;

	for (uint8_t i = 0; i < 48; i++)
	{
		if (i < first_spad_to_enable || spads_enabled == spad_count)
    2234:	04 17       	cp	r16, r20
    2236:	20 f7       	brcc	.-56     	; 0x2200 <DriverVL53L0XInit+0x406>
		{
			// This bit is lower than the first one that should be enabled, or
			// (reference_spad_count) bits have already been enabled, so zero this bit
			ref_spad_map[i / 8] &= ~(1 << (i % 8));
    2238:	80 2f       	mov	r24, r16
    223a:	87 70       	andi	r24, 0x07	; 7
    223c:	d9 01       	movw	r26, r18
    223e:	02 c0       	rjmp	.+4      	; 0x2244 <DriverVL53L0XInit+0x44a>
    2240:	aa 0f       	add	r26, r26
    2242:	bb 1f       	adc	r27, r27
    2244:	8a 95       	dec	r24
    2246:	e2 f7       	brpl	.-8      	; 0x2240 <DriverVL53L0XInit+0x446>
    2248:	cd 01       	movw	r24, r26
    224a:	80 95       	com	r24
    224c:	90 81       	ld	r25, Z
    224e:	89 23       	and	r24, r25
    2250:	80 83       	st	Z, r24
	writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);

	uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
	uint8_t spads_enabled = 0;

	for (uint8_t i = 0; i < 48; i++)
    2252:	0f 5f       	subi	r16, 0xFF	; 255
    2254:	00 33       	cpi	r16, 0x30	; 48
    2256:	21 f7       	brne	.-56     	; 0x2220 <DriverVL53L0XInit+0x426>
	uint8_t res;
	uint8_t Buffer[16];
	
	if (count>15) return -2;
	
	Buffer[0]=reg;
    2258:	80 eb       	ldi	r24, 0xB0	; 176
    225a:	89 83       	std	Y+1, r24	; 0x01
	memcpy(&Buffer[1],src,count);
    225c:	86 e0       	ldi	r24, 0x06	; 6
    225e:	fe 01       	movw	r30, r28
    2260:	77 96       	adiw	r30, 0x17	; 23
    2262:	de 01       	movw	r26, r28
    2264:	12 96       	adiw	r26, 0x02	; 2
    2266:	01 90       	ld	r0, Z+
    2268:	0d 92       	st	X+, r0
    226a:	8a 95       	dec	r24
    226c:	e1 f7       	brne	.-8      	; 0x2266 <DriverVL53L0XInit+0x46c>
	
	res=TWIMWrite(VL53L0X_ADDR,Buffer,count+1);
    226e:	47 e0       	ldi	r20, 0x07	; 7
    2270:	be 01       	movw	r22, r28
    2272:	6f 5f       	subi	r22, 0xFF	; 255
    2274:	7f 4f       	sbci	r23, 0xFF	; 255
    2276:	89 e2       	ldi	r24, 0x29	; 41
    2278:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    227c:	1f ef       	ldi	r17, 0xFF	; 255
    227e:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    2280:	ff 24       	eor	r15, r15
    2282:	f3 94       	inc	r15
    2284:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2286:	42 e0       	ldi	r20, 0x02	; 2
    2288:	be 01       	movw	r22, r28
    228a:	6f 5f       	subi	r22, 0xFF	; 255
    228c:	7f 4f       	sbci	r23, 0xFF	; 255
    228e:	89 e2       	ldi	r24, 0x29	; 41
    2290:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2294:	19 82       	std	Y+1, r1	; 0x01
	Buffer[1]=value;
    2296:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2298:	42 e0       	ldi	r20, 0x02	; 2
    229a:	be 01       	movw	r22, r28
    229c:	6f 5f       	subi	r22, 0xFF	; 255
    229e:	7f 4f       	sbci	r23, 0xFF	; 255
    22a0:	89 e2       	ldi	r24, 0x29	; 41
    22a2:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    22a6:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    22a8:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    22aa:	42 e0       	ldi	r20, 0x02	; 2
    22ac:	be 01       	movw	r22, r28
    22ae:	6f 5f       	subi	r22, 0xFF	; 255
    22b0:	7f 4f       	sbci	r23, 0xFF	; 255
    22b2:	89 e2       	ldi	r24, 0x29	; 41
    22b4:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    22b8:	39 e0       	ldi	r19, 0x09	; 9
    22ba:	b3 2e       	mov	r11, r19
    22bc:	b9 82       	std	Y+1, r11	; 0x01
	Buffer[1]=value;
    22be:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    22c0:	42 e0       	ldi	r20, 0x02	; 2
    22c2:	be 01       	movw	r22, r28
    22c4:	6f 5f       	subi	r22, 0xFF	; 255
    22c6:	7f 4f       	sbci	r23, 0xFF	; 255
    22c8:	89 e2       	ldi	r24, 0x29	; 41
    22ca:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    22ce:	80 e1       	ldi	r24, 0x10	; 16
    22d0:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    22d2:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    22d4:	42 e0       	ldi	r20, 0x02	; 2
    22d6:	be 01       	movw	r22, r28
    22d8:	6f 5f       	subi	r22, 0xFF	; 255
    22da:	7f 4f       	sbci	r23, 0xFF	; 255
    22dc:	89 e2       	ldi	r24, 0x29	; 41
    22de:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    22e2:	81 e1       	ldi	r24, 0x11	; 17
    22e4:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    22e6:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    22e8:	42 e0       	ldi	r20, 0x02	; 2
    22ea:	be 01       	movw	r22, r28
    22ec:	6f 5f       	subi	r22, 0xFF	; 255
    22ee:	7f 4f       	sbci	r23, 0xFF	; 255
    22f0:	89 e2       	ldi	r24, 0x29	; 41
    22f2:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    22f6:	84 e2       	ldi	r24, 0x24	; 36
    22f8:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    22fa:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    22fc:	42 e0       	ldi	r20, 0x02	; 2
    22fe:	be 01       	movw	r22, r28
    2300:	6f 5f       	subi	r22, 0xFF	; 255
    2302:	7f 4f       	sbci	r23, 0xFF	; 255
    2304:	89 e2       	ldi	r24, 0x29	; 41
    2306:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    230a:	45 e2       	ldi	r20, 0x25	; 37
    230c:	94 2e       	mov	r9, r20
    230e:	99 82       	std	Y+1, r9	; 0x01
	Buffer[1]=value;
    2310:	1a 83       	std	Y+2, r17	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2312:	42 e0       	ldi	r20, 0x02	; 2
    2314:	be 01       	movw	r22, r28
    2316:	6f 5f       	subi	r22, 0xFF	; 255
    2318:	7f 4f       	sbci	r23, 0xFF	; 255
    231a:	89 e2       	ldi	r24, 0x29	; 41
    231c:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2320:	85 e7       	ldi	r24, 0x75	; 117
    2322:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2324:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2326:	42 e0       	ldi	r20, 0x02	; 2
    2328:	be 01       	movw	r22, r28
    232a:	6f 5f       	subi	r22, 0xFF	; 255
    232c:	7f 4f       	sbci	r23, 0xFF	; 255
    232e:	89 e2       	ldi	r24, 0x29	; 41
    2330:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2334:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    2336:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2338:	42 e0       	ldi	r20, 0x02	; 2
    233a:	be 01       	movw	r22, r28
    233c:	6f 5f       	subi	r22, 0xFF	; 255
    233e:	7f 4f       	sbci	r23, 0xFF	; 255
    2340:	89 e2       	ldi	r24, 0x29	; 41
    2342:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2346:	8e e4       	ldi	r24, 0x4E	; 78
    2348:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    234a:	8c e2       	ldi	r24, 0x2C	; 44
    234c:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    234e:	42 e0       	ldi	r20, 0x02	; 2
    2350:	be 01       	movw	r22, r28
    2352:	6f 5f       	subi	r22, 0xFF	; 255
    2354:	7f 4f       	sbci	r23, 0xFF	; 255
    2356:	89 e2       	ldi	r24, 0x29	; 41
    2358:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    235c:	58 e4       	ldi	r21, 0x48	; 72
    235e:	a5 2e       	mov	r10, r21
    2360:	a9 82       	std	Y+1, r10	; 0x01
	Buffer[1]=value;
    2362:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2364:	42 e0       	ldi	r20, 0x02	; 2
    2366:	be 01       	movw	r22, r28
    2368:	6f 5f       	subi	r22, 0xFF	; 255
    236a:	7f 4f       	sbci	r23, 0xFF	; 255
    236c:	89 e2       	ldi	r24, 0x29	; 41
    236e:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2372:	09 83       	std	Y+1, r16	; 0x01
	Buffer[1]=value;
    2374:	60 e2       	ldi	r22, 0x20	; 32
    2376:	d6 2e       	mov	r13, r22
    2378:	da 82       	std	Y+2, r13	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    237a:	42 e0       	ldi	r20, 0x02	; 2
    237c:	be 01       	movw	r22, r28
    237e:	6f 5f       	subi	r22, 0xFF	; 255
    2380:	7f 4f       	sbci	r23, 0xFF	; 255
    2382:	89 e2       	ldi	r24, 0x29	; 41
    2384:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2388:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    238a:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    238c:	42 e0       	ldi	r20, 0x02	; 2
    238e:	be 01       	movw	r22, r28
    2390:	6f 5f       	subi	r22, 0xFF	; 255
    2392:	7f 4f       	sbci	r23, 0xFF	; 255
    2394:	89 e2       	ldi	r24, 0x29	; 41
    2396:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    239a:	09 83       	std	Y+1, r16	; 0x01
	Buffer[1]=value;
    239c:	ba 82       	std	Y+2, r11	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    239e:	42 e0       	ldi	r20, 0x02	; 2
    23a0:	be 01       	movw	r22, r28
    23a2:	6f 5f       	subi	r22, 0xFF	; 255
    23a4:	7f 4f       	sbci	r23, 0xFF	; 255
    23a6:	89 e2       	ldi	r24, 0x29	; 41
    23a8:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    23ac:	84 e5       	ldi	r24, 0x54	; 84
    23ae:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    23b0:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    23b2:	42 e0       	ldi	r20, 0x02	; 2
    23b4:	be 01       	movw	r22, r28
    23b6:	6f 5f       	subi	r22, 0xFF	; 255
    23b8:	7f 4f       	sbci	r23, 0xFF	; 255
    23ba:	89 e2       	ldi	r24, 0x29	; 41
    23bc:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    23c0:	71 e3       	ldi	r23, 0x31	; 49
    23c2:	57 2e       	mov	r5, r23
    23c4:	59 82       	std	Y+1, r5	; 0x01
	Buffer[1]=value;
    23c6:	b4 e0       	ldi	r27, 0x04	; 4
    23c8:	ba 83       	std	Y+2, r27	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    23ca:	42 e0       	ldi	r20, 0x02	; 2
    23cc:	be 01       	movw	r22, r28
    23ce:	6f 5f       	subi	r22, 0xFF	; 255
    23d0:	7f 4f       	sbci	r23, 0xFF	; 255
    23d2:	89 e2       	ldi	r24, 0x29	; 41
    23d4:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    23d8:	e2 e3       	ldi	r30, 0x32	; 50
    23da:	8e 2e       	mov	r8, r30
    23dc:	89 82       	std	Y+1, r8	; 0x01
	Buffer[1]=value;
    23de:	f3 e0       	ldi	r31, 0x03	; 3
    23e0:	4f 2e       	mov	r4, r31
    23e2:	4a 82       	std	Y+2, r4	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    23e4:	42 e0       	ldi	r20, 0x02	; 2
    23e6:	be 01       	movw	r22, r28
    23e8:	6f 5f       	subi	r22, 0xFF	; 255
    23ea:	7f 4f       	sbci	r23, 0xFF	; 255
    23ec:	89 e2       	ldi	r24, 0x29	; 41
    23ee:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    23f2:	a0 e4       	ldi	r26, 0x40	; 64
    23f4:	ea 2e       	mov	r14, r26
    23f6:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    23f8:	83 e8       	ldi	r24, 0x83	; 131
    23fa:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    23fc:	42 e0       	ldi	r20, 0x02	; 2
    23fe:	be 01       	movw	r22, r28
    2400:	6f 5f       	subi	r22, 0xFF	; 255
    2402:	7f 4f       	sbci	r23, 0xFF	; 255
    2404:	89 e2       	ldi	r24, 0x29	; 41
    2406:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    240a:	b6 e4       	ldi	r27, 0x46	; 70
    240c:	6b 2e       	mov	r6, r27
    240e:	69 82       	std	Y+1, r6	; 0x01
	Buffer[1]=value;
    2410:	9a 82       	std	Y+2, r9	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2412:	42 e0       	ldi	r20, 0x02	; 2
    2414:	be 01       	movw	r22, r28
    2416:	6f 5f       	subi	r22, 0xFF	; 255
    2418:	7f 4f       	sbci	r23, 0xFF	; 255
    241a:	89 e2       	ldi	r24, 0x29	; 41
    241c:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2420:	80 e6       	ldi	r24, 0x60	; 96
    2422:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2424:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2426:	42 e0       	ldi	r20, 0x02	; 2
    2428:	be 01       	movw	r22, r28
    242a:	6f 5f       	subi	r22, 0xFF	; 255
    242c:	7f 4f       	sbci	r23, 0xFF	; 255
    242e:	89 e2       	ldi	r24, 0x29	; 41
    2430:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2434:	87 e2       	ldi	r24, 0x27	; 39
    2436:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2438:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    243a:	42 e0       	ldi	r20, 0x02	; 2
    243c:	be 01       	movw	r22, r28
    243e:	6f 5f       	subi	r22, 0xFF	; 255
    2440:	7f 4f       	sbci	r23, 0xFF	; 255
    2442:	89 e2       	ldi	r24, 0x29	; 41
    2444:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2448:	80 e5       	ldi	r24, 0x50	; 80
    244a:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    244c:	86 e0       	ldi	r24, 0x06	; 6
    244e:	28 2e       	mov	r2, r24
    2450:	2a 82       	std	Y+2, r2	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2452:	42 e0       	ldi	r20, 0x02	; 2
    2454:	be 01       	movw	r22, r28
    2456:	6f 5f       	subi	r22, 0xFF	; 255
    2458:	7f 4f       	sbci	r23, 0xFF	; 255
    245a:	89 e2       	ldi	r24, 0x29	; 41
    245c:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2460:	81 e5       	ldi	r24, 0x51	; 81
    2462:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2464:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2466:	42 e0       	ldi	r20, 0x02	; 2
    2468:	be 01       	movw	r22, r28
    246a:	6f 5f       	subi	r22, 0xFF	; 255
    246c:	7f 4f       	sbci	r23, 0xFF	; 255
    246e:	89 e2       	ldi	r24, 0x29	; 41
    2470:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2474:	82 e5       	ldi	r24, 0x52	; 82
    2476:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2478:	86 e9       	ldi	r24, 0x96	; 150
    247a:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    247c:	42 e0       	ldi	r20, 0x02	; 2
    247e:	be 01       	movw	r22, r28
    2480:	6f 5f       	subi	r22, 0xFF	; 255
    2482:	7f 4f       	sbci	r23, 0xFF	; 255
    2484:	89 e2       	ldi	r24, 0x29	; 41
    2486:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    248a:	86 e5       	ldi	r24, 0x56	; 86
    248c:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    248e:	98 e0       	ldi	r25, 0x08	; 8
    2490:	99 2e       	mov	r9, r25
    2492:	9a 82       	std	Y+2, r9	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2494:	42 e0       	ldi	r20, 0x02	; 2
    2496:	be 01       	movw	r22, r28
    2498:	6f 5f       	subi	r22, 0xFF	; 255
    249a:	7f 4f       	sbci	r23, 0xFF	; 255
    249c:	89 e2       	ldi	r24, 0x29	; 41
    249e:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    24a2:	87 e5       	ldi	r24, 0x57	; 87
    24a4:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    24a6:	0a 83       	std	Y+2, r16	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    24a8:	42 e0       	ldi	r20, 0x02	; 2
    24aa:	be 01       	movw	r22, r28
    24ac:	6f 5f       	subi	r22, 0xFF	; 255
    24ae:	7f 4f       	sbci	r23, 0xFF	; 255
    24b0:	89 e2       	ldi	r24, 0x29	; 41
    24b2:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    24b6:	81 e6       	ldi	r24, 0x61	; 97
    24b8:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    24ba:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    24bc:	42 e0       	ldi	r20, 0x02	; 2
    24be:	be 01       	movw	r22, r28
    24c0:	6f 5f       	subi	r22, 0xFF	; 255
    24c2:	7f 4f       	sbci	r23, 0xFF	; 255
    24c4:	89 e2       	ldi	r24, 0x29	; 41
    24c6:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    24ca:	82 e6       	ldi	r24, 0x62	; 98
    24cc:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    24ce:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    24d0:	42 e0       	ldi	r20, 0x02	; 2
    24d2:	be 01       	movw	r22, r28
    24d4:	6f 5f       	subi	r22, 0xFF	; 255
    24d6:	7f 4f       	sbci	r23, 0xFF	; 255
    24d8:	89 e2       	ldi	r24, 0x29	; 41
    24da:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    24de:	84 e6       	ldi	r24, 0x64	; 100
    24e0:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    24e2:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    24e4:	42 e0       	ldi	r20, 0x02	; 2
    24e6:	be 01       	movw	r22, r28
    24e8:	6f 5f       	subi	r22, 0xFF	; 255
    24ea:	7f 4f       	sbci	r23, 0xFF	; 255
    24ec:	89 e2       	ldi	r24, 0x29	; 41
    24ee:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    24f2:	85 e6       	ldi	r24, 0x65	; 101
    24f4:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    24f6:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    24f8:	42 e0       	ldi	r20, 0x02	; 2
    24fa:	be 01       	movw	r22, r28
    24fc:	6f 5f       	subi	r22, 0xFF	; 255
    24fe:	7f 4f       	sbci	r23, 0xFF	; 255
    2500:	89 e2       	ldi	r24, 0x29	; 41
    2502:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2506:	86 e6       	ldi	r24, 0x66	; 102
    2508:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    250a:	80 ea       	ldi	r24, 0xA0	; 160
    250c:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    250e:	42 e0       	ldi	r20, 0x02	; 2
    2510:	be 01       	movw	r22, r28
    2512:	6f 5f       	subi	r22, 0xFF	; 255
    2514:	7f 4f       	sbci	r23, 0xFF	; 255
    2516:	89 e2       	ldi	r24, 0x29	; 41
    2518:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    251c:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    251e:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2520:	42 e0       	ldi	r20, 0x02	; 2
    2522:	be 01       	movw	r22, r28
    2524:	6f 5f       	subi	r22, 0xFF	; 255
    2526:	7f 4f       	sbci	r23, 0xFF	; 255
    2528:	89 e2       	ldi	r24, 0x29	; 41
    252a:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    252e:	82 e2       	ldi	r24, 0x22	; 34
    2530:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2532:	8a 82       	std	Y+2, r8	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2534:	42 e0       	ldi	r20, 0x02	; 2
    2536:	be 01       	movw	r22, r28
    2538:	6f 5f       	subi	r22, 0xFF	; 255
    253a:	7f 4f       	sbci	r23, 0xFF	; 255
    253c:	89 e2       	ldi	r24, 0x29	; 41
    253e:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2542:	27 e4       	ldi	r18, 0x47	; 71
    2544:	82 2e       	mov	r8, r18
    2546:	89 82       	std	Y+1, r8	; 0x01
	Buffer[1]=value;
    2548:	84 e1       	ldi	r24, 0x14	; 20
    254a:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    254c:	42 e0       	ldi	r20, 0x02	; 2
    254e:	be 01       	movw	r22, r28
    2550:	6f 5f       	subi	r22, 0xFF	; 255
    2552:	7f 4f       	sbci	r23, 0xFF	; 255
    2554:	89 e2       	ldi	r24, 0x29	; 41
    2556:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    255a:	89 e4       	ldi	r24, 0x49	; 73
    255c:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    255e:	1a 83       	std	Y+2, r17	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2560:	42 e0       	ldi	r20, 0x02	; 2
    2562:	be 01       	movw	r22, r28
    2564:	6f 5f       	subi	r22, 0xFF	; 255
    2566:	7f 4f       	sbci	r23, 0xFF	; 255
    2568:	89 e2       	ldi	r24, 0x29	; 41
    256a:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    256e:	8a e4       	ldi	r24, 0x4A	; 74
    2570:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2572:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2574:	42 e0       	ldi	r20, 0x02	; 2
    2576:	be 01       	movw	r22, r28
    2578:	6f 5f       	subi	r22, 0xFF	; 255
    257a:	7f 4f       	sbci	r23, 0xFF	; 255
    257c:	89 e2       	ldi	r24, 0x29	; 41
    257e:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2582:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    2584:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2586:	42 e0       	ldi	r20, 0x02	; 2
    2588:	be 01       	movw	r22, r28
    258a:	6f 5f       	subi	r22, 0xFF	; 255
    258c:	7f 4f       	sbci	r23, 0xFF	; 255
    258e:	89 e2       	ldi	r24, 0x29	; 41
    2590:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2594:	8a e7       	ldi	r24, 0x7A	; 122
    2596:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2598:	2a e0       	ldi	r18, 0x0A	; 10
    259a:	2a 83       	std	Y+2, r18	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    259c:	42 e0       	ldi	r20, 0x02	; 2
    259e:	be 01       	movw	r22, r28
    25a0:	6f 5f       	subi	r22, 0xFF	; 255
    25a2:	7f 4f       	sbci	r23, 0xFF	; 255
    25a4:	89 e2       	ldi	r24, 0x29	; 41
    25a6:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    25aa:	8b e7       	ldi	r24, 0x7B	; 123
    25ac:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    25ae:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    25b0:	42 e0       	ldi	r20, 0x02	; 2
    25b2:	be 01       	movw	r22, r28
    25b4:	6f 5f       	subi	r22, 0xFF	; 255
    25b6:	7f 4f       	sbci	r23, 0xFF	; 255
    25b8:	89 e2       	ldi	r24, 0x29	; 41
    25ba:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    25be:	88 e7       	ldi	r24, 0x78	; 120
    25c0:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    25c2:	81 e2       	ldi	r24, 0x21	; 33
    25c4:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    25c6:	42 e0       	ldi	r20, 0x02	; 2
    25c8:	be 01       	movw	r22, r28
    25ca:	6f 5f       	subi	r22, 0xFF	; 255
    25cc:	7f 4f       	sbci	r23, 0xFF	; 255
    25ce:	89 e2       	ldi	r24, 0x29	; 41
    25d0:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    25d4:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    25d6:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    25d8:	42 e0       	ldi	r20, 0x02	; 2
    25da:	be 01       	movw	r22, r28
    25dc:	6f 5f       	subi	r22, 0xFF	; 255
    25de:	7f 4f       	sbci	r23, 0xFF	; 255
    25e0:	89 e2       	ldi	r24, 0x29	; 41
    25e2:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    25e6:	83 e2       	ldi	r24, 0x23	; 35
    25e8:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    25ea:	34 e3       	ldi	r19, 0x34	; 52
    25ec:	33 2e       	mov	r3, r19
    25ee:	3a 82       	std	Y+2, r3	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    25f0:	42 e0       	ldi	r20, 0x02	; 2
    25f2:	be 01       	movw	r22, r28
    25f4:	6f 5f       	subi	r22, 0xFF	; 255
    25f6:	7f 4f       	sbci	r23, 0xFF	; 255
    25f8:	89 e2       	ldi	r24, 0x29	; 41
    25fa:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    25fe:	82 e4       	ldi	r24, 0x42	; 66
    2600:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2602:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2604:	42 e0       	ldi	r20, 0x02	; 2
    2606:	be 01       	movw	r22, r28
    2608:	6f 5f       	subi	r22, 0xFF	; 255
    260a:	7f 4f       	sbci	r23, 0xFF	; 255
    260c:	89 e2       	ldi	r24, 0x29	; 41
    260e:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2612:	44 e4       	ldi	r20, 0x44	; 68
    2614:	c4 2e       	mov	r12, r20
    2616:	c9 82       	std	Y+1, r12	; 0x01
	Buffer[1]=value;
    2618:	1a 83       	std	Y+2, r17	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    261a:	42 e0       	ldi	r20, 0x02	; 2
    261c:	be 01       	movw	r22, r28
    261e:	6f 5f       	subi	r22, 0xFF	; 255
    2620:	7f 4f       	sbci	r23, 0xFF	; 255
    2622:	89 e2       	ldi	r24, 0x29	; 41
    2624:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2628:	55 e4       	ldi	r21, 0x45	; 69
    262a:	75 2e       	mov	r7, r21
    262c:	79 82       	std	Y+1, r7	; 0x01
	Buffer[1]=value;
    262e:	86 e2       	ldi	r24, 0x26	; 38
    2630:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2632:	42 e0       	ldi	r20, 0x02	; 2
    2634:	be 01       	movw	r22, r28
    2636:	6f 5f       	subi	r22, 0xFF	; 255
    2638:	7f 4f       	sbci	r23, 0xFF	; 255
    263a:	89 e2       	ldi	r24, 0x29	; 41
    263c:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2640:	69 82       	std	Y+1, r6	; 0x01
	Buffer[1]=value;
    2642:	65 e0       	ldi	r22, 0x05	; 5
    2644:	66 2e       	mov	r6, r22
    2646:	6a 82       	std	Y+2, r6	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2648:	42 e0       	ldi	r20, 0x02	; 2
    264a:	be 01       	movw	r22, r28
    264c:	6f 5f       	subi	r22, 0xFF	; 255
    264e:	7f 4f       	sbci	r23, 0xFF	; 255
    2650:	89 e2       	ldi	r24, 0x29	; 41
    2652:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2656:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    2658:	ea 82       	std	Y+2, r14	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    265a:	42 e0       	ldi	r20, 0x02	; 2
    265c:	be 01       	movw	r22, r28
    265e:	6f 5f       	subi	r22, 0xFF	; 255
    2660:	7f 4f       	sbci	r23, 0xFF	; 255
    2662:	89 e2       	ldi	r24, 0x29	; 41
    2664:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2668:	8e e0       	ldi	r24, 0x0E	; 14
    266a:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    266c:	2a 82       	std	Y+2, r2	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    266e:	42 e0       	ldi	r20, 0x02	; 2
    2670:	be 01       	movw	r22, r28
    2672:	6f 5f       	subi	r22, 0xFF	; 255
    2674:	7f 4f       	sbci	r23, 0xFF	; 255
    2676:	89 e2       	ldi	r24, 0x29	; 41
    2678:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    267c:	d9 82       	std	Y+1, r13	; 0x01
	Buffer[1]=value;
    267e:	8a e1       	ldi	r24, 0x1A	; 26
    2680:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2682:	42 e0       	ldi	r20, 0x02	; 2
    2684:	be 01       	movw	r22, r28
    2686:	6f 5f       	subi	r22, 0xFF	; 255
    2688:	7f 4f       	sbci	r23, 0xFF	; 255
    268a:	89 e2       	ldi	r24, 0x29	; 41
    268c:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2690:	83 e4       	ldi	r24, 0x43	; 67
    2692:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2694:	ea 82       	std	Y+2, r14	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2696:	42 e0       	ldi	r20, 0x02	; 2
    2698:	be 01       	movw	r22, r28
    269a:	6f 5f       	subi	r22, 0xFF	; 255
    269c:	7f 4f       	sbci	r23, 0xFF	; 255
    269e:	89 e2       	ldi	r24, 0x29	; 41
    26a0:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    26a4:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    26a6:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    26a8:	42 e0       	ldi	r20, 0x02	; 2
    26aa:	be 01       	movw	r22, r28
    26ac:	6f 5f       	subi	r22, 0xFF	; 255
    26ae:	7f 4f       	sbci	r23, 0xFF	; 255
    26b0:	89 e2       	ldi	r24, 0x29	; 41
    26b2:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    26b6:	39 82       	std	Y+1, r3	; 0x01
	Buffer[1]=value;
    26b8:	4a 82       	std	Y+2, r4	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    26ba:	42 e0       	ldi	r20, 0x02	; 2
    26bc:	be 01       	movw	r22, r28
    26be:	6f 5f       	subi	r22, 0xFF	; 255
    26c0:	7f 4f       	sbci	r23, 0xFF	; 255
    26c2:	89 e2       	ldi	r24, 0x29	; 41
    26c4:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    26c8:	85 e3       	ldi	r24, 0x35	; 53
    26ca:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    26cc:	ca 82       	std	Y+2, r12	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    26ce:	42 e0       	ldi	r20, 0x02	; 2
    26d0:	be 01       	movw	r22, r28
    26d2:	6f 5f       	subi	r22, 0xFF	; 255
    26d4:	7f 4f       	sbci	r23, 0xFF	; 255
    26d6:	89 e2       	ldi	r24, 0x29	; 41
    26d8:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    26dc:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    26de:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    26e0:	42 e0       	ldi	r20, 0x02	; 2
    26e2:	be 01       	movw	r22, r28
    26e4:	6f 5f       	subi	r22, 0xFF	; 255
    26e6:	7f 4f       	sbci	r23, 0xFF	; 255
    26e8:	89 e2       	ldi	r24, 0x29	; 41
    26ea:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    26ee:	59 82       	std	Y+1, r5	; 0x01
	Buffer[1]=value;
    26f0:	84 e0       	ldi	r24, 0x04	; 4
    26f2:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    26f4:	42 e0       	ldi	r20, 0x02	; 2
    26f6:	be 01       	movw	r22, r28
    26f8:	6f 5f       	subi	r22, 0xFF	; 255
    26fa:	7f 4f       	sbci	r23, 0xFF	; 255
    26fc:	89 e2       	ldi	r24, 0x29	; 41
    26fe:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2702:	8b e4       	ldi	r24, 0x4B	; 75
    2704:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2706:	ba 82       	std	Y+2, r11	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2708:	42 e0       	ldi	r20, 0x02	; 2
    270a:	be 01       	movw	r22, r28
    270c:	6f 5f       	subi	r22, 0xFF	; 255
    270e:	7f 4f       	sbci	r23, 0xFF	; 255
    2710:	89 e2       	ldi	r24, 0x29	; 41
    2712:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2716:	8c e4       	ldi	r24, 0x4C	; 76
    2718:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    271a:	6a 82       	std	Y+2, r6	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    271c:	42 e0       	ldi	r20, 0x02	; 2
    271e:	be 01       	movw	r22, r28
    2720:	6f 5f       	subi	r22, 0xFF	; 255
    2722:	7f 4f       	sbci	r23, 0xFF	; 255
    2724:	89 e2       	ldi	r24, 0x29	; 41
    2726:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    272a:	8d e4       	ldi	r24, 0x4D	; 77
    272c:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    272e:	a4 e0       	ldi	r26, 0x04	; 4
    2730:	aa 83       	std	Y+2, r26	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2732:	42 e0       	ldi	r20, 0x02	; 2
    2734:	be 01       	movw	r22, r28
    2736:	6f 5f       	subi	r22, 0xFF	; 255
    2738:	7f 4f       	sbci	r23, 0xFF	; 255
    273a:	89 e2       	ldi	r24, 0x29	; 41
    273c:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2740:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    2742:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2744:	42 e0       	ldi	r20, 0x02	; 2
    2746:	be 01       	movw	r22, r28
    2748:	6f 5f       	subi	r22, 0xFF	; 255
    274a:	7f 4f       	sbci	r23, 0xFF	; 255
    274c:	89 e2       	ldi	r24, 0x29	; 41
    274e:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2752:	c9 82       	std	Y+1, r12	; 0x01
	Buffer[1]=value;
    2754:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2756:	42 e0       	ldi	r20, 0x02	; 2
    2758:	be 01       	movw	r22, r28
    275a:	6f 5f       	subi	r22, 0xFF	; 255
    275c:	7f 4f       	sbci	r23, 0xFF	; 255
    275e:	89 e2       	ldi	r24, 0x29	; 41
    2760:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2764:	79 82       	std	Y+1, r7	; 0x01
	Buffer[1]=value;
    2766:	da 82       	std	Y+2, r13	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2768:	42 e0       	ldi	r20, 0x02	; 2
    276a:	be 01       	movw	r22, r28
    276c:	6f 5f       	subi	r22, 0xFF	; 255
    276e:	7f 4f       	sbci	r23, 0xFF	; 255
    2770:	89 e2       	ldi	r24, 0x29	; 41
    2772:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2776:	89 82       	std	Y+1, r8	; 0x01
	Buffer[1]=value;
    2778:	9a 82       	std	Y+2, r9	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    277a:	42 e0       	ldi	r20, 0x02	; 2
    277c:	be 01       	movw	r22, r28
    277e:	6f 5f       	subi	r22, 0xFF	; 255
    2780:	7f 4f       	sbci	r23, 0xFF	; 255
    2782:	89 e2       	ldi	r24, 0x29	; 41
    2784:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2788:	a9 82       	std	Y+1, r10	; 0x01
	Buffer[1]=value;
    278a:	88 e2       	ldi	r24, 0x28	; 40
    278c:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    278e:	42 e0       	ldi	r20, 0x02	; 2
    2790:	be 01       	movw	r22, r28
    2792:	6f 5f       	subi	r22, 0xFF	; 255
    2794:	7f 4f       	sbci	r23, 0xFF	; 255
    2796:	89 e2       	ldi	r24, 0x29	; 41
    2798:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    279c:	87 e6       	ldi	r24, 0x67	; 103
    279e:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    27a0:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    27a2:	42 e0       	ldi	r20, 0x02	; 2
    27a4:	be 01       	movw	r22, r28
    27a6:	6f 5f       	subi	r22, 0xFF	; 255
    27a8:	7f 4f       	sbci	r23, 0xFF	; 255
    27aa:	89 e2       	ldi	r24, 0x29	; 41
    27ac:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    27b0:	80 e7       	ldi	r24, 0x70	; 112
    27b2:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    27b4:	b4 e0       	ldi	r27, 0x04	; 4
    27b6:	ba 83       	std	Y+2, r27	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    27b8:	42 e0       	ldi	r20, 0x02	; 2
    27ba:	be 01       	movw	r22, r28
    27bc:	6f 5f       	subi	r22, 0xFF	; 255
    27be:	7f 4f       	sbci	r23, 0xFF	; 255
    27c0:	89 e2       	ldi	r24, 0x29	; 41
    27c2:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    27c6:	81 e7       	ldi	r24, 0x71	; 113
    27c8:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    27ca:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    27cc:	42 e0       	ldi	r20, 0x02	; 2
    27ce:	be 01       	movw	r22, r28
    27d0:	6f 5f       	subi	r22, 0xFF	; 255
    27d2:	7f 4f       	sbci	r23, 0xFF	; 255
    27d4:	89 e2       	ldi	r24, 0x29	; 41
    27d6:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    27da:	82 e7       	ldi	r24, 0x72	; 114
    27dc:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    27de:	8e ef       	ldi	r24, 0xFE	; 254
    27e0:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    27e2:	42 e0       	ldi	r20, 0x02	; 2
    27e4:	be 01       	movw	r22, r28
    27e6:	6f 5f       	subi	r22, 0xFF	; 255
    27e8:	7f 4f       	sbci	r23, 0xFF	; 255
    27ea:	89 e2       	ldi	r24, 0x29	; 41
    27ec:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    27f0:	86 e7       	ldi	r24, 0x76	; 118
    27f2:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    27f4:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    27f6:	42 e0       	ldi	r20, 0x02	; 2
    27f8:	be 01       	movw	r22, r28
    27fa:	6f 5f       	subi	r22, 0xFF	; 255
    27fc:	7f 4f       	sbci	r23, 0xFF	; 255
    27fe:	89 e2       	ldi	r24, 0x29	; 41
    2800:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2804:	87 e7       	ldi	r24, 0x77	; 119
    2806:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2808:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    280a:	42 e0       	ldi	r20, 0x02	; 2
    280c:	be 01       	movw	r22, r28
    280e:	6f 5f       	subi	r22, 0xFF	; 255
    2810:	7f 4f       	sbci	r23, 0xFF	; 255
    2812:	89 e2       	ldi	r24, 0x29	; 41
    2814:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2818:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    281a:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    281c:	42 e0       	ldi	r20, 0x02	; 2
    281e:	be 01       	movw	r22, r28
    2820:	6f 5f       	subi	r22, 0xFF	; 255
    2822:	7f 4f       	sbci	r23, 0xFF	; 255
    2824:	89 e2       	ldi	r24, 0x29	; 41
    2826:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    282a:	8d e0       	ldi	r24, 0x0D	; 13
    282c:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    282e:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2830:	42 e0       	ldi	r20, 0x02	; 2
    2832:	be 01       	movw	r22, r28
    2834:	6f 5f       	subi	r22, 0xFF	; 255
    2836:	7f 4f       	sbci	r23, 0xFF	; 255
    2838:	89 e2       	ldi	r24, 0x29	; 41
    283a:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    283e:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    2840:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2842:	42 e0       	ldi	r20, 0x02	; 2
    2844:	be 01       	movw	r22, r28
    2846:	6f 5f       	subi	r22, 0xFF	; 255
    2848:	7f 4f       	sbci	r23, 0xFF	; 255
    284a:	89 e2       	ldi	r24, 0x29	; 41
    284c:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2850:	70 e8       	ldi	r23, 0x80	; 128
    2852:	e7 2e       	mov	r14, r23
    2854:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    2856:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2858:	42 e0       	ldi	r20, 0x02	; 2
    285a:	be 01       	movw	r22, r28
    285c:	6f 5f       	subi	r22, 0xFF	; 255
    285e:	7f 4f       	sbci	r23, 0xFF	; 255
    2860:	89 e2       	ldi	r24, 0x29	; 41
    2862:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2866:	f9 82       	std	Y+1, r15	; 0x01
	Buffer[1]=value;
    2868:	88 ef       	ldi	r24, 0xF8	; 248
    286a:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    286c:	42 e0       	ldi	r20, 0x02	; 2
    286e:	be 01       	movw	r22, r28
    2870:	6f 5f       	subi	r22, 0xFF	; 255
    2872:	7f 4f       	sbci	r23, 0xFF	; 255
    2874:	89 e2       	ldi	r24, 0x29	; 41
    2876:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    287a:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    287c:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    287e:	42 e0       	ldi	r20, 0x02	; 2
    2880:	be 01       	movw	r22, r28
    2882:	6f 5f       	subi	r22, 0xFF	; 255
    2884:	7f 4f       	sbci	r23, 0xFF	; 255
    2886:	89 e2       	ldi	r24, 0x29	; 41
    2888:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    288c:	8e e8       	ldi	r24, 0x8E	; 142
    288e:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    2890:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2892:	42 e0       	ldi	r20, 0x02	; 2
    2894:	be 01       	movw	r22, r28
    2896:	6f 5f       	subi	r22, 0xFF	; 255
    2898:	7f 4f       	sbci	r23, 0xFF	; 255
    289a:	89 e2       	ldi	r24, 0x29	; 41
    289c:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    28a0:	19 82       	std	Y+1, r1	; 0x01
	Buffer[1]=value;
    28a2:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    28a4:	42 e0       	ldi	r20, 0x02	; 2
    28a6:	be 01       	movw	r22, r28
    28a8:	6f 5f       	subi	r22, 0xFF	; 255
    28aa:	7f 4f       	sbci	r23, 0xFF	; 255
    28ac:	89 e2       	ldi	r24, 0x29	; 41
    28ae:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    28b2:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    28b4:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    28b6:	42 e0       	ldi	r20, 0x02	; 2
    28b8:	be 01       	movw	r22, r28
    28ba:	6f 5f       	subi	r22, 0xFF	; 255
    28bc:	7f 4f       	sbci	r23, 0xFF	; 255
    28be:	89 e2       	ldi	r24, 0x29	; 41
    28c0:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    28c4:	e9 82       	std	Y+1, r14	; 0x01
	Buffer[1]=value;
    28c6:	1a 82       	std	Y+2, r1	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    28c8:	42 e0       	ldi	r20, 0x02	; 2
    28ca:	be 01       	movw	r22, r28
    28cc:	6f 5f       	subi	r22, 0xFF	; 255
    28ce:	7f 4f       	sbci	r23, 0xFF	; 255
    28d0:	89 e2       	ldi	r24, 0x29	; 41
    28d2:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    28d6:	2a e0       	ldi	r18, 0x0A	; 10
    28d8:	29 83       	std	Y+1, r18	; 0x01
	Buffer[1]=value;
    28da:	84 e0       	ldi	r24, 0x04	; 4
    28dc:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    28de:	42 e0       	ldi	r20, 0x02	; 2
    28e0:	be 01       	movw	r22, r28
    28e2:	6f 5f       	subi	r22, 0xFF	; 255
    28e4:	7f 4f       	sbci	r23, 0xFF	; 255
    28e6:	89 e2       	ldi	r24, 0x29	; 41
    28e8:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
uint8_t readReg(uint8_t reg,uint8_t *data)
{	
	uint8_t res;
	uint8_t Buffer[4];
	
	Buffer[0]=reg;
    28ec:	14 e8       	ldi	r17, 0x84	; 132
    28ee:	19 83       	std	Y+1, r17	; 0x01
	
	res=TWIMWriteRead(VL53L0X_ADDR,Buffer,1,Buffer,1);
    28f0:	01 e0       	ldi	r16, 0x01	; 1
    28f2:	9e 01       	movw	r18, r28
    28f4:	2f 5f       	subi	r18, 0xFF	; 255
    28f6:	3f 4f       	sbci	r19, 0xFF	; 255
    28f8:	41 e0       	ldi	r20, 0x01	; 1
    28fa:	b9 01       	movw	r22, r18
    28fc:	89 e2       	ldi	r24, 0x29	; 41
    28fe:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <TWIMWriteRead>
	if (data!=NULL) data[0]=Buffer[0];
    2902:	89 81       	ldd	r24, Y+1	; 0x01
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2904:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    2906:	8f 7e       	andi	r24, 0xEF	; 239
    2908:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    290a:	42 e0       	ldi	r20, 0x02	; 2
    290c:	be 01       	movw	r22, r28
    290e:	6f 5f       	subi	r22, 0xFF	; 255
    2910:	7f 4f       	sbci	r23, 0xFF	; 255
    2912:	89 e2       	ldi	r24, 0x29	; 41
    2914:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2918:	8b e0       	ldi	r24, 0x0B	; 11
    291a:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    291c:	fa 82       	std	Y+2, r15	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    291e:	42 e0       	ldi	r20, 0x02	; 2
    2920:	be 01       	movw	r22, r28
    2922:	6f 5f       	subi	r22, 0xFF	; 255
    2924:	7f 4f       	sbci	r23, 0xFF	; 255
    2926:	89 e2       	ldi	r24, 0x29	; 41
    2928:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
	uint16_t const PreRangeOverhead   = 660;
	uint16_t const FinalRangeOverhead = 550;

	// "Start and end overhead times always present"
	uint32_t budget_us = StartOverhead + EndOverhead;
	getSequenceStepEnables (&enables);
    292c:	ce 01       	movw	r24, r28
    292e:	4d 96       	adiw	r24, 0x1d	; 29
    2930:	0e 94 4a 0c 	call	0x1894	; 0x1894 <getSequenceStepEnables>
	getSequenceStepTimeouts(&enables, &timeouts);
    2934:	be 01       	movw	r22, r28
    2936:	6f 5f       	subi	r22, 0xFF	; 255
    2938:	7f 4f       	sbci	r23, 0xFF	; 255
    293a:	ce 01       	movw	r24, r28
    293c:	80 96       	adiw	r24, 0x20	; 32
    293e:	0e 94 ff 0c 	call	0x19fe	; 0x19fe <getSequenceStepTimeouts.isra.1>

	if (enables.tcc)
    2942:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2944:	88 23       	and	r24, r24
    2946:	09 f4       	brne	.+2      	; 0x294a <DriverVL53L0XInit+0xb50>
    2948:	86 c0       	rjmp	.+268    	; 0x2a56 <DriverVL53L0XInit+0xc5c>
	{
		budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
    294a:	8b 85       	ldd	r24, Y+11	; 0x0b
    294c:	9c 85       	ldd	r25, Y+12	; 0x0c
    294e:	ad 85       	ldd	r26, Y+13	; 0x0d
    2950:	be 85       	ldd	r27, Y+14	; 0x0e
    2952:	8c 57       	subi	r24, 0x7C	; 124
    2954:	92 4f       	sbci	r25, 0xF2	; 242
    2956:	af 4f       	sbci	r26, 0xFF	; 255
    2958:	bf 4f       	sbci	r27, 0xFF	; 255
	}

	if (enables.dss)
    295a:	2f 8d       	ldd	r18, Y+31	; 0x1f
    295c:	22 23       	and	r18, r18
    295e:	09 f4       	brne	.+2      	; 0x2962 <DriverVL53L0XInit+0xb68>
    2960:	69 c0       	rjmp	.+210    	; 0x2a34 <DriverVL53L0XInit+0xc3a>
	{
		budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
    2962:	4b 85       	ldd	r20, Y+11	; 0x0b
    2964:	5c 85       	ldd	r21, Y+12	; 0x0c
    2966:	6d 85       	ldd	r22, Y+13	; 0x0d
    2968:	7e 85       	ldd	r23, Y+14	; 0x0e
    296a:	4e 54       	subi	r20, 0x4E	; 78
    296c:	5d 4f       	sbci	r21, 0xFD	; 253
    296e:	6f 4f       	sbci	r22, 0xFF	; 255
    2970:	7f 4f       	sbci	r23, 0xFF	; 255
    2972:	44 0f       	add	r20, r20
    2974:	55 1f       	adc	r21, r21
    2976:	66 1f       	adc	r22, r22
    2978:	77 1f       	adc	r23, r23
    297a:	84 0f       	add	r24, r20
    297c:	95 1f       	adc	r25, r21
    297e:	a6 1f       	adc	r26, r22
    2980:	b7 1f       	adc	r27, r23
	else if (enables.msrc)
	{
		budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
	}

	if (enables.pre_range)
    2982:	28 a1       	ldd	r18, Y+32	; 0x20
    2984:	22 23       	and	r18, r18
    2986:	61 f0       	breq	.+24     	; 0x29a0 <DriverVL53L0XInit+0xba6>
	{
		budget_us += (timeouts.pre_range_us + PreRangeOverhead);
    2988:	4f 85       	ldd	r20, Y+15	; 0x0f
    298a:	58 89       	ldd	r21, Y+16	; 0x10
    298c:	69 89       	ldd	r22, Y+17	; 0x11
    298e:	7a 89       	ldd	r23, Y+18	; 0x12
    2990:	4c 56       	subi	r20, 0x6C	; 108
    2992:	5d 4f       	sbci	r21, 0xFD	; 253
    2994:	6f 4f       	sbci	r22, 0xFF	; 255
    2996:	7f 4f       	sbci	r23, 0xFF	; 255
    2998:	84 0f       	add	r24, r20
    299a:	95 1f       	adc	r25, r21
    299c:	a6 1f       	adc	r26, r22
    299e:	b7 1f       	adc	r27, r23
	}

	if (enables.final_range)
    29a0:	29 a1       	ldd	r18, Y+33	; 0x21
    29a2:	22 23       	and	r18, r18
    29a4:	61 f0       	breq	.+24     	; 0x29be <DriverVL53L0XInit+0xbc4>
	{
		budget_us += (timeouts.final_range_us + FinalRangeOverhead);
    29a6:	4b 89       	ldd	r20, Y+19	; 0x13
    29a8:	5c 89       	ldd	r21, Y+20	; 0x14
    29aa:	6d 89       	ldd	r22, Y+21	; 0x15
    29ac:	7e 89       	ldd	r23, Y+22	; 0x16
    29ae:	4a 5d       	subi	r20, 0xDA	; 218
    29b0:	5d 4f       	sbci	r21, 0xFD	; 253
    29b2:	6f 4f       	sbci	r22, 0xFF	; 255
    29b4:	7f 4f       	sbci	r23, 0xFF	; 255
    29b6:	84 0f       	add	r24, r20
    29b8:	95 1f       	adc	r25, r21
    29ba:	a6 1f       	adc	r26, r22
    29bc:	b7 1f       	adc	r27, r23
	}

	measurement_timing_budget_us = budget_us; // store for internal reuse
    29be:	80 93 e5 26 	sts	0x26E5, r24	; 0x8026e5 <measurement_timing_budget_us>
    29c2:	90 93 e6 26 	sts	0x26E6, r25	; 0x8026e6 <measurement_timing_budget_us+0x1>
    29c6:	a0 93 e7 26 	sts	0x26E7, r26	; 0x8026e7 <measurement_timing_budget_us+0x2>
    29ca:	b0 93 e8 26 	sts	0x26E8, r27	; 0x8026e8 <measurement_timing_budget_us+0x3>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    29ce:	81 e0       	ldi	r24, 0x01	; 1
    29d0:	89 83       	std	Y+1, r24	; 0x01
	Buffer[1]=value;
    29d2:	88 ee       	ldi	r24, 0xE8	; 232
    29d4:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    29d6:	42 e0       	ldi	r20, 0x02	; 2
    29d8:	be 01       	movw	r22, r28
    29da:	6f 5f       	subi	r22, 0xFF	; 255
    29dc:	7f 4f       	sbci	r23, 0xFF	; 255
    29de:	89 e2       	ldi	r24, 0x29	; 41
    29e0:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
	writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);

	// -- VL53L0X_SetSequenceStepEnable() end

	// "Recalculate timing budget"
	setMeasurementTimingBudget(measurement_timing_budget_us);
    29e4:	60 91 e5 26 	lds	r22, 0x26E5	; 0x8026e5 <measurement_timing_budget_us>
    29e8:	70 91 e6 26 	lds	r23, 0x26E6	; 0x8026e6 <measurement_timing_budget_us+0x1>
    29ec:	80 91 e7 26 	lds	r24, 0x26E7	; 0x8026e7 <measurement_timing_budget_us+0x2>
    29f0:	90 91 e8 26 	lds	r25, 0x26E8	; 0x8026e8 <measurement_timing_budget_us+0x3>
	uint16_t const PreRangeOverhead   = 660;
	uint16_t const FinalRangeOverhead = 550;

	uint32_t const MinTimingBudget = 20000;

	if (budget_us < MinTimingBudget) { return false; }
    29f4:	60 32       	cpi	r22, 0x20	; 32
    29f6:	ae e4       	ldi	r26, 0x4E	; 78
    29f8:	7a 07       	cpc	r23, r26
    29fa:	81 05       	cpc	r24, r1
    29fc:	91 05       	cpc	r25, r1
    29fe:	08 f0       	brcs	.+2      	; 0x2a02 <DriverVL53L0XInit+0xc08>
    2a00:	4a c0       	rjmp	.+148    	; 0x2a96 <DriverVL53L0XInit+0xc9c>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2a02:	11 e0       	ldi	r17, 0x01	; 1
    2a04:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    2a06:	1a 83       	std	Y+2, r17	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2a08:	42 e0       	ldi	r20, 0x02	; 2
    2a0a:	be 01       	movw	r22, r28
    2a0c:	6f 5f       	subi	r22, 0xFF	; 255
    2a0e:	7f 4f       	sbci	r23, 0xFF	; 255
    2a10:	89 e2       	ldi	r24, 0x29	; 41
    2a12:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
	// VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

	// -- VL53L0X_perform_vhv_calibration() begin

	writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
	if (!performSingleRefCalibration(0x40)) { return false; }
    2a16:	80 e4       	ldi	r24, 0x40	; 64
    2a18:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <performSingleRefCalibration>
    2a1c:	81 11       	cpse	r24, r1
    2a1e:	20 c0       	rjmp	.+64     	; 0x2a60 <DriverVL53L0XInit+0xc66>
    2a20:	80 e0       	ldi	r24, 0x00	; 0
    2a22:	18 ca       	rjmp	.-3024   	; 0x1e54 <DriverVL53L0XInit+0x5a>
	//Check Model ID
	res=readReg(IDENTIFICATION_MODEL_ID,&Data);
	if (!res)
	{
		#ifdef VL53L0X_DEBUG
			printf ("VL53L0X:Cannot access.\r\n");
    2a24:	85 e5       	ldi	r24, 0x55	; 85
    2a26:	90 e2       	ldi	r25, 0x20	; 32
    2a28:	0e 94 0c 37 	call	0x6e18	; 0x6e18 <puts>
		#endif
		return false;
    2a2c:	80 e0       	ldi	r24, 0x00	; 0
    2a2e:	12 ca       	rjmp	.-3036   	; 0x1e54 <DriverVL53L0XInit+0x5a>
	writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
	writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
	writeReg(0xFF, 0x00);
	writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);

	uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
    2a30:	4c e0       	ldi	r20, 0x0C	; 12
    2a32:	df cb       	rjmp	.-2114   	; 0x21f2 <DriverVL53L0XInit+0x3f8>

	if (enables.dss)
	{
		budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
	}
	else if (enables.msrc)
    2a34:	2e 8d       	ldd	r18, Y+30	; 0x1e
    2a36:	22 23       	and	r18, r18
    2a38:	09 f4       	brne	.+2      	; 0x2a3c <DriverVL53L0XInit+0xc42>
    2a3a:	a3 cf       	rjmp	.-186    	; 0x2982 <DriverVL53L0XInit+0xb88>
	{
		budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
    2a3c:	4b 85       	ldd	r20, Y+11	; 0x0b
    2a3e:	5c 85       	ldd	r21, Y+12	; 0x0c
    2a40:	6d 85       	ldd	r22, Y+13	; 0x0d
    2a42:	7e 85       	ldd	r23, Y+14	; 0x0e
    2a44:	4c 56       	subi	r20, 0x6C	; 108
    2a46:	5d 4f       	sbci	r21, 0xFD	; 253
    2a48:	6f 4f       	sbci	r22, 0xFF	; 255
    2a4a:	7f 4f       	sbci	r23, 0xFF	; 255
    2a4c:	84 0f       	add	r24, r20
    2a4e:	95 1f       	adc	r25, r21
    2a50:	a6 1f       	adc	r26, r22
    2a52:	b7 1f       	adc	r27, r23
    2a54:	96 cf       	rjmp	.-212    	; 0x2982 <DriverVL53L0XInit+0xb88>
	uint16_t const DssOverhead        = 690;
	uint16_t const PreRangeOverhead   = 660;
	uint16_t const FinalRangeOverhead = 550;

	// "Start and end overhead times always present"
	uint32_t budget_us = StartOverhead + EndOverhead;
    2a56:	86 e3       	ldi	r24, 0x36	; 54
    2a58:	9b e0       	ldi	r25, 0x0B	; 11
    2a5a:	a0 e0       	ldi	r26, 0x00	; 0
    2a5c:	b0 e0       	ldi	r27, 0x00	; 0
    2a5e:	7d cf       	rjmp	.-262    	; 0x295a <DriverVL53L0XInit+0xb60>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2a60:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    2a62:	82 e0       	ldi	r24, 0x02	; 2
    2a64:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2a66:	42 e0       	ldi	r20, 0x02	; 2
    2a68:	be 01       	movw	r22, r28
    2a6a:	6f 5f       	subi	r22, 0xFF	; 255
    2a6c:	7f 4f       	sbci	r23, 0xFF	; 255
    2a6e:	89 e2       	ldi	r24, 0x29	; 41
    2a70:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
	// -- VL53L0X_perform_vhv_calibration() end

	// -- VL53L0X_perform_phase_calibration() begin

	writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
	if (!performSingleRefCalibration(0x00)) { return false; }
    2a74:	80 e0       	ldi	r24, 0x00	; 0
    2a76:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <performSingleRefCalibration>
    2a7a:	88 23       	and	r24, r24
    2a7c:	89 f2       	breq	.-94     	; 0x2a20 <DriverVL53L0XInit+0xc26>
// Write an 8-bit register
static uint8_t writeReg(uint8_t reg, uint8_t value)
{	
	uint8_t res;
	uint8_t Buffer[4];
	Buffer[0]=reg;
    2a7e:	19 83       	std	Y+1, r17	; 0x01
	Buffer[1]=value;
    2a80:	88 ee       	ldi	r24, 0xE8	; 232
    2a82:	8a 83       	std	Y+2, r24	; 0x02
	res=TWIMWrite(VL53L0X_ADDR,Buffer,2);
    2a84:	42 e0       	ldi	r20, 0x02	; 2
    2a86:	be 01       	movw	r22, r28
    2a88:	6f 5f       	subi	r22, 0xFF	; 255
    2a8a:	7f 4f       	sbci	r23, 0xFF	; 255
    2a8c:	89 e2       	ldi	r24, 0x29	; 41
    2a8e:	0e 94 6f 0a 	call	0x14de	; 0x14de <TWIMWrite>
	// "restore the previous Sequence Config"
	writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);

	// VL53L0X_PerformRefCalibration() end

	return true;
    2a92:	81 e0       	ldi	r24, 0x01	; 1
    2a94:	df c9       	rjmp	.-3138   	; 0x1e54 <DriverVL53L0XInit+0x5a>
    2a96:	0e 94 f6 0d 	call	0x1bec	; 0x1bec <setMeasurementTimingBudget.part.4>
    2a9a:	b3 cf       	rjmp	.-154    	; 0x2a02 <DriverVL53L0XInit+0xc08>

00002a9c <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    2a9c:	0f 93       	push	r16
    2a9e:	1f 93       	push	r17
    2aa0:	cf 93       	push	r28
    2aa2:	df 93       	push	r29
    2aa4:	ec 01       	movw	r28, r24
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;

	vTaskSuspendAll();
    2aa6:	0e 94 14 22 	call	0x4428	; 0x4428 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
    2aaa:	80 91 10 26 	lds	r24, 0x2610	; 0x802610 <xHeapHasBeenInitialised.4135>
    2aae:	81 11       	cpse	r24, r1
    2ab0:	21 c0       	rjmp	.+66     	; 0x2af4 <pvPortMalloc+0x58>
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
    2ab2:	e0 91 ed 26 	lds	r30, 0x26ED	; 0x8026ed <ucHeap>
    2ab6:	f0 91 ee 26 	lds	r31, 0x26EE	; 0x8026ee <ucHeap+0x1>

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
    2aba:	cf 01       	movw	r24, r30
    2abc:	01 96       	adiw	r24, 0x01	; 1
    2abe:	80 93 15 26 	sts	0x2615, r24	; 0x802615 <xStart>
    2ac2:	90 93 16 26 	sts	0x2616, r25	; 0x802616 <xStart+0x1>
	xStart.xBlockSize = ( size_t ) 0;
    2ac6:	10 92 17 26 	sts	0x2617, r1	; 0x802617 <xStart+0x2>
    2aca:	10 92 18 26 	sts	0x2618, r1	; 0x802618 <xStart+0x3>

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
    2ace:	8f ef       	ldi	r24, 0xFF	; 255
    2ad0:	9f e3       	ldi	r25, 0x3F	; 63
    2ad2:	80 93 13 26 	sts	0x2613, r24	; 0x802613 <xEnd+0x2>
    2ad6:	90 93 14 26 	sts	0x2614, r25	; 0x802614 <xEnd+0x3>
	xEnd.pxNextFreeBlock = NULL;
    2ada:	10 92 11 26 	sts	0x2611, r1	; 0x802611 <xEnd>
    2ade:	10 92 12 26 	sts	0x2612, r1	; 0x802612 <xEnd+0x1>

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
    2ae2:	83 83       	std	Z+3, r24	; 0x03
    2ae4:	94 83       	std	Z+4, r25	; 0x04
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
    2ae6:	81 e1       	ldi	r24, 0x11	; 17
    2ae8:	96 e2       	ldi	r25, 0x26	; 38
    2aea:	81 83       	std	Z+1, r24	; 0x01
    2aec:	92 83       	std	Z+2, r25	; 0x02
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
		{
			prvHeapInit();
			xHeapHasBeenInitialised = pdTRUE;
    2aee:	81 e0       	ldi	r24, 0x01	; 1
    2af0:	80 93 10 26 	sts	0x2610, r24	; 0x802610 <xHeapHasBeenInitialised.4135>
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
    2af4:	20 97       	sbiw	r28, 0x00	; 0
    2af6:	09 f4       	brne	.+2      	; 0x2afa <pvPortMalloc+0x5e>
    2af8:	64 c0       	rjmp	.+200    	; 0x2bc2 <pvPortMalloc+0x126>
		{
			xWantedSize += heapSTRUCT_SIZE;
    2afa:	ae 01       	movw	r20, r28
    2afc:	4c 5f       	subi	r20, 0xFC	; 252
    2afe:	5f 4f       	sbci	r21, 0xFF	; 255
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
    2b00:	23 96       	adiw	r28, 0x03	; 3
    2b02:	ce 3f       	cpi	r28, 0xFE	; 254
    2b04:	df 43       	sbci	r29, 0x3F	; 63
    2b06:	08 f0       	brcs	.+2      	; 0x2b0a <pvPortMalloc+0x6e>
    2b08:	5c c0       	rjmp	.+184    	; 0x2bc2 <pvPortMalloc+0x126>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
    2b0a:	e0 91 15 26 	lds	r30, 0x2615	; 0x802615 <xStart>
    2b0e:	f0 91 16 26 	lds	r31, 0x2616	; 0x802616 <xStart+0x1>

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
    2b12:	a5 e1       	ldi	r26, 0x15	; 21
    2b14:	b6 e2       	ldi	r27, 0x26	; 38
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    2b16:	06 c0       	rjmp	.+12     	; 0x2b24 <pvPortMalloc+0x88>
    2b18:	80 81       	ld	r24, Z
    2b1a:	91 81       	ldd	r25, Z+1	; 0x01
    2b1c:	00 97       	sbiw	r24, 0x00	; 0
    2b1e:	39 f0       	breq	.+14     	; 0x2b2e <pvPortMalloc+0x92>
    2b20:	df 01       	movw	r26, r30
    2b22:	fc 01       	movw	r30, r24
    2b24:	22 81       	ldd	r18, Z+2	; 0x02
    2b26:	33 81       	ldd	r19, Z+3	; 0x03
    2b28:	24 17       	cp	r18, r20
    2b2a:	35 07       	cpc	r19, r21
    2b2c:	a8 f3       	brcs	.-22     	; 0x2b18 <pvPortMalloc+0x7c>
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
    2b2e:	c6 e2       	ldi	r28, 0x26	; 38
    2b30:	e1 31       	cpi	r30, 0x11	; 17
    2b32:	fc 07       	cpc	r31, r28
    2b34:	09 f4       	brne	.+2      	; 0x2b38 <pvPortMalloc+0x9c>
    2b36:	45 c0       	rjmp	.+138    	; 0x2bc2 <pvPortMalloc+0x126>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    2b38:	cd 91       	ld	r28, X+
    2b3a:	dc 91       	ld	r29, X
    2b3c:	11 97       	sbiw	r26, 0x01	; 1
    2b3e:	8e 01       	movw	r16, r28
    2b40:	0c 5f       	subi	r16, 0xFC	; 252
    2b42:	1f 4f       	sbci	r17, 0xFF	; 255

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    2b44:	80 81       	ld	r24, Z
    2b46:	91 81       	ldd	r25, Z+1	; 0x01
    2b48:	8d 93       	st	X+, r24
    2b4a:	9c 93       	st	X, r25

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    2b4c:	c9 01       	movw	r24, r18
    2b4e:	84 1b       	sub	r24, r20
    2b50:	95 0b       	sbc	r25, r21
    2b52:	89 30       	cpi	r24, 0x09	; 9
    2b54:	91 05       	cpc	r25, r1
    2b56:	00 f1       	brcs	.+64     	; 0x2b98 <pvPortMalloc+0xfc>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
    2b58:	bf 01       	movw	r22, r30
    2b5a:	64 0f       	add	r22, r20
    2b5c:	75 1f       	adc	r23, r21

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    2b5e:	db 01       	movw	r26, r22
    2b60:	12 96       	adiw	r26, 0x02	; 2
    2b62:	8d 93       	st	X+, r24
    2b64:	9c 93       	st	X, r25
    2b66:	13 97       	sbiw	r26, 0x03	; 3
					pxBlock->xBlockSize = xWantedSize;
    2b68:	42 83       	std	Z+2, r20	; 0x02
    2b6a:	53 83       	std	Z+3, r21	; 0x03

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    2b6c:	12 96       	adiw	r26, 0x02	; 2
    2b6e:	2d 91       	ld	r18, X+
    2b70:	3c 91       	ld	r19, X
    2b72:	13 97       	sbiw	r26, 0x03	; 3
    2b74:	a5 e1       	ldi	r26, 0x15	; 21
    2b76:	b6 e2       	ldi	r27, 0x26	; 38
    2b78:	01 c0       	rjmp	.+2      	; 0x2b7c <pvPortMalloc+0xe0>
    2b7a:	df 01       	movw	r26, r30
    2b7c:	ed 91       	ld	r30, X+
    2b7e:	fc 91       	ld	r31, X
    2b80:	11 97       	sbiw	r26, 0x01	; 1
    2b82:	82 81       	ldd	r24, Z+2	; 0x02
    2b84:	93 81       	ldd	r25, Z+3	; 0x03
    2b86:	82 17       	cp	r24, r18
    2b88:	93 07       	cpc	r25, r19
    2b8a:	b8 f3       	brcs	.-18     	; 0x2b7a <pvPortMalloc+0xde>
    2b8c:	eb 01       	movw	r28, r22
    2b8e:	e8 83       	st	Y, r30
    2b90:	f9 83       	std	Y+1, r31	; 0x01
    2b92:	6d 93       	st	X+, r22
    2b94:	7c 93       	st	X, r23

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
		{
			xWantedSize += heapSTRUCT_SIZE;
    2b96:	9a 01       	movw	r18, r20

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
    2b98:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <xFreeBytesRemaining>
    2b9c:	90 91 15 20 	lds	r25, 0x2015	; 0x802015 <xFreeBytesRemaining+0x1>
    2ba0:	82 1b       	sub	r24, r18
    2ba2:	93 0b       	sbc	r25, r19
    2ba4:	80 93 14 20 	sts	0x2014, r24	; 0x802014 <xFreeBytesRemaining>
    2ba8:	90 93 15 20 	sts	0x2015, r25	; 0x802015 <xFreeBytesRemaining+0x1>
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
    2bac:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
    2bb0:	01 15       	cp	r16, r1
    2bb2:	11 05       	cpc	r17, r1
    2bb4:	41 f0       	breq	.+16     	; 0x2bc6 <pvPortMalloc+0x12a>
		}
	}
	#endif

	return pvReturn;
}
    2bb6:	c8 01       	movw	r24, r16
    2bb8:	df 91       	pop	r29
    2bba:	cf 91       	pop	r28
    2bbc:	1f 91       	pop	r17
    2bbe:	0f 91       	pop	r16
    2bc0:	08 95       	ret
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
    2bc2:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
    2bc6:	0e 94 3b 26 	call	0x4c76	; 0x4c76 <vApplicationMallocFailedHook>
    2bca:	00 e0       	ldi	r16, 0x00	; 0
    2bcc:	10 e0       	ldi	r17, 0x00	; 0
		}
	}
	#endif

	return pvReturn;
}
    2bce:	c8 01       	movw	r24, r16
    2bd0:	df 91       	pop	r29
    2bd2:	cf 91       	pop	r28
    2bd4:	1f 91       	pop	r17
    2bd6:	0f 91       	pop	r16
    2bd8:	08 95       	ret

00002bda <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    2bda:	cf 93       	push	r28
    2bdc:	df 93       	push	r29
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
    2bde:	00 97       	sbiw	r24, 0x00	; 0
    2be0:	21 f1       	breq	.+72     	; 0x2c2a <vPortFree+0x50>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
    2be2:	ec 01       	movw	r28, r24
    2be4:	24 97       	sbiw	r28, 0x04	; 4

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
    2be6:	0e 94 14 22 	call	0x4428	; 0x4428 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
    2bea:	4a 81       	ldd	r20, Y+2	; 0x02
    2bec:	5b 81       	ldd	r21, Y+3	; 0x03
    2bee:	a5 e1       	ldi	r26, 0x15	; 21
    2bf0:	b6 e2       	ldi	r27, 0x26	; 38
    2bf2:	01 c0       	rjmp	.+2      	; 0x2bf6 <vPortFree+0x1c>
    2bf4:	df 01       	movw	r26, r30
    2bf6:	ed 91       	ld	r30, X+
    2bf8:	fc 91       	ld	r31, X
    2bfa:	11 97       	sbiw	r26, 0x01	; 1
    2bfc:	22 81       	ldd	r18, Z+2	; 0x02
    2bfe:	33 81       	ldd	r19, Z+3	; 0x03
    2c00:	24 17       	cp	r18, r20
    2c02:	35 07       	cpc	r19, r21
    2c04:	b8 f3       	brcs	.-18     	; 0x2bf4 <vPortFree+0x1a>
    2c06:	e8 83       	st	Y, r30
    2c08:	f9 83       	std	Y+1, r31	; 0x01
    2c0a:	cd 93       	st	X+, r28
    2c0c:	dc 93       	st	X, r29
			xFreeBytesRemaining += pxLink->xBlockSize;
    2c0e:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <xFreeBytesRemaining>
    2c12:	90 91 15 20 	lds	r25, 0x2015	; 0x802015 <xFreeBytesRemaining+0x1>
    2c16:	48 0f       	add	r20, r24
    2c18:	59 1f       	adc	r21, r25
    2c1a:	40 93 14 20 	sts	0x2014, r20	; 0x802014 <xFreeBytesRemaining>
    2c1e:	50 93 15 20 	sts	0x2015, r21	; 0x802015 <xFreeBytesRemaining+0x1>
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
	}
}
    2c22:	df 91       	pop	r29
    2c24:	cf 91       	pop	r28
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
			xFreeBytesRemaining += pxLink->xBlockSize;
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
    2c26:	0c 94 fe 22 	jmp	0x45fc	; 0x45fc <xTaskResumeAll>
	}
}
    2c2a:	df 91       	pop	r29
    2c2c:	cf 91       	pop	r28
    2c2e:	08 95       	ret

00002c30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    2c30:	fc 01       	movw	r30, r24
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2c32:	03 96       	adiw	r24, 0x03	; 3
    2c34:	81 83       	std	Z+1, r24	; 0x01
    2c36:	92 83       	std	Z+2, r25	; 0x02

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    2c38:	2f ef       	ldi	r18, 0xFF	; 255
    2c3a:	3f ef       	ldi	r19, 0xFF	; 255
    2c3c:	23 83       	std	Z+3, r18	; 0x03
    2c3e:	34 83       	std	Z+4, r19	; 0x04

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2c40:	85 83       	std	Z+5, r24	; 0x05
    2c42:	96 83       	std	Z+6, r25	; 0x06
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2c44:	87 83       	std	Z+7, r24	; 0x07
    2c46:	90 87       	std	Z+8, r25	; 0x08

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    2c48:	10 82       	st	Z, r1
    2c4a:	08 95       	ret

00002c4c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
    2c4c:	fc 01       	movw	r30, r24
    2c4e:	10 86       	std	Z+8, r1	; 0x08
    2c50:	11 86       	std	Z+9, r1	; 0x09
    2c52:	08 95       	ret

00002c54 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    2c54:	cf 93       	push	r28
    2c56:	df 93       	push	r29
    2c58:	9c 01       	movw	r18, r24
    2c5a:	fb 01       	movw	r30, r22
ListItem_t * const pxIndex = pxList->pxIndex;
    2c5c:	dc 01       	movw	r26, r24
    2c5e:	11 96       	adiw	r26, 0x01	; 1
    2c60:	cd 91       	ld	r28, X+
    2c62:	dc 91       	ld	r29, X
    2c64:	12 97       	sbiw	r26, 0x02	; 2
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    2c66:	c2 83       	std	Z+2, r28	; 0x02
    2c68:	d3 83       	std	Z+3, r29	; 0x03
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    2c6a:	8c 81       	ldd	r24, Y+4	; 0x04
    2c6c:	9d 81       	ldd	r25, Y+5	; 0x05
    2c6e:	84 83       	std	Z+4, r24	; 0x04
    2c70:	95 83       	std	Z+5, r25	; 0x05

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    2c72:	8c 81       	ldd	r24, Y+4	; 0x04
    2c74:	9d 81       	ldd	r25, Y+5	; 0x05
    2c76:	dc 01       	movw	r26, r24
    2c78:	12 96       	adiw	r26, 0x02	; 2
    2c7a:	6d 93       	st	X+, r22
    2c7c:	7c 93       	st	X, r23
    2c7e:	13 97       	sbiw	r26, 0x03	; 3
	pxIndex->pxPrevious = pxNewListItem;
    2c80:	6c 83       	std	Y+4, r22	; 0x04
    2c82:	7d 83       	std	Y+5, r23	; 0x05

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
    2c84:	20 87       	std	Z+8, r18	; 0x08
    2c86:	31 87       	std	Z+9, r19	; 0x09

	( pxList->uxNumberOfItems )++;
    2c88:	f9 01       	movw	r30, r18
    2c8a:	80 81       	ld	r24, Z
    2c8c:	8f 5f       	subi	r24, 0xFF	; 255
    2c8e:	80 83       	st	Z, r24
}
    2c90:	df 91       	pop	r29
    2c92:	cf 91       	pop	r28
    2c94:	08 95       	ret

00002c96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    2c96:	cf 93       	push	r28
    2c98:	df 93       	push	r29
    2c9a:	eb 01       	movw	r28, r22
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    2c9c:	48 81       	ld	r20, Y
    2c9e:	59 81       	ldd	r21, Y+1	; 0x01
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    2ca0:	4f 3f       	cpi	r20, 0xFF	; 255
    2ca2:	2f ef       	ldi	r18, 0xFF	; 255
    2ca4:	52 07       	cpc	r21, r18
    2ca6:	01 f1       	breq	.+64     	; 0x2ce8 <vListInsert+0x52>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
    2ca8:	dc 01       	movw	r26, r24
    2caa:	13 96       	adiw	r26, 0x03	; 3
    2cac:	01 c0       	rjmp	.+2      	; 0x2cb0 <vListInsert+0x1a>
    2cae:	df 01       	movw	r26, r30
    2cb0:	12 96       	adiw	r26, 0x02	; 2
    2cb2:	ed 91       	ld	r30, X+
    2cb4:	fc 91       	ld	r31, X
    2cb6:	13 97       	sbiw	r26, 0x03	; 3
    2cb8:	20 81       	ld	r18, Z
    2cba:	31 81       	ldd	r19, Z+1	; 0x01
    2cbc:	42 17       	cp	r20, r18
    2cbe:	53 07       	cpc	r21, r19
    2cc0:	b0 f7       	brcc	.-20     	; 0x2cae <vListInsert+0x18>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    2cc2:	ea 83       	std	Y+2, r30	; 0x02
    2cc4:	fb 83       	std	Y+3, r31	; 0x03
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    2cc6:	c4 83       	std	Z+4, r28	; 0x04
    2cc8:	d5 83       	std	Z+5, r29	; 0x05
	pxNewListItem->pxPrevious = pxIterator;
    2cca:	ac 83       	std	Y+4, r26	; 0x04
    2ccc:	bd 83       	std	Y+5, r27	; 0x05
	pxIterator->pxNext = pxNewListItem;
    2cce:	12 96       	adiw	r26, 0x02	; 2
    2cd0:	cd 93       	st	X+, r28
    2cd2:	dc 93       	st	X, r29
    2cd4:	13 97       	sbiw	r26, 0x03	; 3

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
    2cd6:	88 87       	std	Y+8, r24	; 0x08
    2cd8:	99 87       	std	Y+9, r25	; 0x09

	( pxList->uxNumberOfItems )++;
    2cda:	fc 01       	movw	r30, r24
    2cdc:	20 81       	ld	r18, Z
    2cde:	2f 5f       	subi	r18, 0xFF	; 255
    2ce0:	20 83       	st	Z, r18
}
    2ce2:	df 91       	pop	r29
    2ce4:	cf 91       	pop	r28
    2ce6:	08 95       	ret
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    2ce8:	fc 01       	movw	r30, r24
    2cea:	a7 81       	ldd	r26, Z+7	; 0x07
    2cec:	b0 85       	ldd	r27, Z+8	; 0x08
    2cee:	12 96       	adiw	r26, 0x02	; 2
    2cf0:	ed 91       	ld	r30, X+
    2cf2:	fc 91       	ld	r31, X
    2cf4:	13 97       	sbiw	r26, 0x03	; 3
    2cf6:	e5 cf       	rjmp	.-54     	; 0x2cc2 <vListInsert+0x2c>

00002cf8 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    2cf8:	cf 93       	push	r28
    2cfa:	df 93       	push	r29
    2cfc:	fc 01       	movw	r30, r24
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
    2cfe:	a0 85       	ldd	r26, Z+8	; 0x08
    2d00:	b1 85       	ldd	r27, Z+9	; 0x09

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    2d02:	22 81       	ldd	r18, Z+2	; 0x02
    2d04:	33 81       	ldd	r19, Z+3	; 0x03
    2d06:	84 81       	ldd	r24, Z+4	; 0x04
    2d08:	95 81       	ldd	r25, Z+5	; 0x05
    2d0a:	e9 01       	movw	r28, r18
    2d0c:	8c 83       	std	Y+4, r24	; 0x04
    2d0e:	9d 83       	std	Y+5, r25	; 0x05
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    2d10:	84 81       	ldd	r24, Z+4	; 0x04
    2d12:	95 81       	ldd	r25, Z+5	; 0x05
    2d14:	ec 01       	movw	r28, r24
    2d16:	2a 83       	std	Y+2, r18	; 0x02
    2d18:	3b 83       	std	Y+3, r19	; 0x03

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    2d1a:	11 96       	adiw	r26, 0x01	; 1
    2d1c:	2d 91       	ld	r18, X+
    2d1e:	3c 91       	ld	r19, X
    2d20:	12 97       	sbiw	r26, 0x02	; 2
    2d22:	e2 17       	cp	r30, r18
    2d24:	f3 07       	cpc	r31, r19
    2d26:	49 f0       	breq	.+18     	; 0x2d3a <uxListRemove+0x42>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
    2d28:	10 86       	std	Z+8, r1	; 0x08
    2d2a:	11 86       	std	Z+9, r1	; 0x09
	( pxList->uxNumberOfItems )--;
    2d2c:	8c 91       	ld	r24, X
    2d2e:	81 50       	subi	r24, 0x01	; 1
    2d30:	8c 93       	st	X, r24

	return pxList->uxNumberOfItems;
    2d32:	8c 91       	ld	r24, X
}
    2d34:	df 91       	pop	r29
    2d36:	cf 91       	pop	r28
    2d38:	08 95       	ret
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    2d3a:	11 96       	adiw	r26, 0x01	; 1
    2d3c:	8d 93       	st	X+, r24
    2d3e:	9c 93       	st	X, r25
    2d40:	12 97       	sbiw	r26, 0x02	; 2
    2d42:	f2 cf       	rjmp	.-28     	; 0x2d28 <uxListRemove+0x30>

00002d44 <pxPortInitialiseStack>:
uint16_t usAddress;

	/* Place a few bytes of known values on the bottom of the stack. 
	This is just useful for debugging. */

	*pxTopOfStack = 0x11;
    2d44:	31 e1       	ldi	r19, 0x11	; 17
    2d46:	fc 01       	movw	r30, r24
    2d48:	30 83       	st	Z, r19
	pxTopOfStack--;
	*pxTopOfStack = 0x22;
    2d4a:	31 97       	sbiw	r30, 0x01	; 1
    2d4c:	22 e2       	ldi	r18, 0x22	; 34
    2d4e:	20 83       	st	Z, r18
	pxTopOfStack--;
	*pxTopOfStack = 0x33;
    2d50:	31 97       	sbiw	r30, 0x01	; 1
    2d52:	a3 e3       	ldi	r26, 0x33	; 51
    2d54:	a0 83       	st	Z, r26
	/*lint -e950 -e611 -e923 Lint doesn't like this much - but nothing I can do about it. */

	/* The start of the task code will be popped off the stack last, so place
	it on first. */
	usAddress = ( uint16_t ) pxCode;
	*pxTopOfStack = ( StackType_t ) ( usAddress & ( uint16_t ) 0x00ff );
    2d56:	31 97       	sbiw	r30, 0x01	; 1
    2d58:	60 83       	st	Z, r22
	pxTopOfStack--;

	usAddress >>= 8;
	*pxTopOfStack = ( StackType_t ) ( usAddress & ( uint16_t ) 0x00ff );
    2d5a:	31 97       	sbiw	r30, 0x01	; 1
    2d5c:	70 83       	st	Z, r23
	pxTopOfStack--;

#if defined(__AVR_3_BYTE_PC__) && __AVR_3_BYTE_PC__   //MCU's with more than 128kB of program memory: PC is 3 bytes
	usAddress >>= 8;
	*pxTopOfStack = ( StackType_t ) ( usAddress & ( uint16_t ) 0x00ff );
    2d5e:	31 97       	sbiw	r30, 0x01	; 1
    2d60:	10 82       	st	Z, r1

	/* Next simulate the stack as if after a call to portSAVE_CONTEXT().  
	portSAVE_CONTEXT places the flags on the stack immediately after r0
	to ensure the interrupts get disabled as soon as possible, and so ensuring
	the stack use is minimal should a context switch interrupt occur. */
	*pxTopOfStack = ( StackType_t ) 0x00;	/* R0 */
    2d62:	31 97       	sbiw	r30, 0x01	; 1
    2d64:	10 82       	st	Z, r1
	pxTopOfStack--;
	*pxTopOfStack = portFLAGS_INT_ENABLED;
    2d66:	31 97       	sbiw	r30, 0x01	; 1
    2d68:	60 e8       	ldi	r22, 0x80	; 128
    2d6a:	60 83       	st	Z, r22
	pxTopOfStack--;


	/* Now the remaining registers.   The compiler expects R1 to be 0. */
	*pxTopOfStack = ( StackType_t ) 0x00;	/* R1 */
    2d6c:	31 97       	sbiw	r30, 0x01	; 1
    2d6e:	10 82       	st	Z, r1
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x02;	/* R2 */
    2d70:	31 97       	sbiw	r30, 0x01	; 1
    2d72:	62 e0       	ldi	r22, 0x02	; 2
    2d74:	60 83       	st	Z, r22
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x03;	/* R3 */
    2d76:	31 97       	sbiw	r30, 0x01	; 1
    2d78:	63 e0       	ldi	r22, 0x03	; 3
    2d7a:	60 83       	st	Z, r22
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x04;	/* R4 */
    2d7c:	31 97       	sbiw	r30, 0x01	; 1
    2d7e:	64 e0       	ldi	r22, 0x04	; 4
    2d80:	60 83       	st	Z, r22
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x05;	/* R5 */
    2d82:	31 97       	sbiw	r30, 0x01	; 1
    2d84:	65 e0       	ldi	r22, 0x05	; 5
    2d86:	60 83       	st	Z, r22
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x06;	/* R6 */
    2d88:	31 97       	sbiw	r30, 0x01	; 1
    2d8a:	66 e0       	ldi	r22, 0x06	; 6
    2d8c:	60 83       	st	Z, r22
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x07;	/* R7 */
    2d8e:	31 97       	sbiw	r30, 0x01	; 1
    2d90:	67 e0       	ldi	r22, 0x07	; 7
    2d92:	60 83       	st	Z, r22
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x08;	/* R8 */
    2d94:	31 97       	sbiw	r30, 0x01	; 1
    2d96:	68 e0       	ldi	r22, 0x08	; 8
    2d98:	60 83       	st	Z, r22
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x09;	/* R9 */
    2d9a:	31 97       	sbiw	r30, 0x01	; 1
    2d9c:	69 e0       	ldi	r22, 0x09	; 9
    2d9e:	60 83       	st	Z, r22
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x10;	/* R10 */
    2da0:	31 97       	sbiw	r30, 0x01	; 1
    2da2:	60 e1       	ldi	r22, 0x10	; 16
    2da4:	60 83       	st	Z, r22
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x11;	/* R11 */
    2da6:	31 97       	sbiw	r30, 0x01	; 1
    2da8:	30 83       	st	Z, r19
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x12;	/* R12 */
    2daa:	31 97       	sbiw	r30, 0x01	; 1
    2dac:	32 e1       	ldi	r19, 0x12	; 18
    2dae:	30 83       	st	Z, r19
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x13;	/* R13 */
    2db0:	31 97       	sbiw	r30, 0x01	; 1
    2db2:	33 e1       	ldi	r19, 0x13	; 19
    2db4:	30 83       	st	Z, r19
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x14;	/* R14 */
    2db6:	31 97       	sbiw	r30, 0x01	; 1
    2db8:	34 e1       	ldi	r19, 0x14	; 20
    2dba:	30 83       	st	Z, r19
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x15;	/* R15 */
    2dbc:	31 97       	sbiw	r30, 0x01	; 1
    2dbe:	35 e1       	ldi	r19, 0x15	; 21
    2dc0:	30 83       	st	Z, r19
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x16;	/* R16 */
    2dc2:	31 97       	sbiw	r30, 0x01	; 1
    2dc4:	36 e1       	ldi	r19, 0x16	; 22
    2dc6:	30 83       	st	Z, r19
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x17;	/* R17 */
    2dc8:	31 97       	sbiw	r30, 0x01	; 1
    2dca:	37 e1       	ldi	r19, 0x17	; 23
    2dcc:	30 83       	st	Z, r19
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x18;	/* R18 */
    2dce:	31 97       	sbiw	r30, 0x01	; 1
    2dd0:	38 e1       	ldi	r19, 0x18	; 24
    2dd2:	30 83       	st	Z, r19
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x19;	/* R19 */
    2dd4:	31 97       	sbiw	r30, 0x01	; 1
    2dd6:	39 e1       	ldi	r19, 0x19	; 25
    2dd8:	30 83       	st	Z, r19
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x20;	/* R20 */
    2dda:	31 97       	sbiw	r30, 0x01	; 1
    2ddc:	30 e2       	ldi	r19, 0x20	; 32
    2dde:	30 83       	st	Z, r19
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x21;	/* R21 */
    2de0:	31 97       	sbiw	r30, 0x01	; 1
    2de2:	31 e2       	ldi	r19, 0x21	; 33
    2de4:	30 83       	st	Z, r19
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x22;	/* R22 */
    2de6:	31 97       	sbiw	r30, 0x01	; 1
    2de8:	20 83       	st	Z, r18
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x23;	/* R23 */
    2dea:	31 97       	sbiw	r30, 0x01	; 1
    2dec:	23 e2       	ldi	r18, 0x23	; 35
    2dee:	20 83       	st	Z, r18
	pxTopOfStack--;

	/* Place the parameter on the stack in the expected location. */
	usAddress = ( uint16_t ) pvParameters;
	*pxTopOfStack = ( StackType_t ) ( usAddress & ( uint16_t ) 0x00ff );
    2df0:	31 97       	sbiw	r30, 0x01	; 1
    2df2:	40 83       	st	Z, r20
	pxTopOfStack--;

	usAddress >>= 8;
	*pxTopOfStack = ( StackType_t ) ( usAddress & ( uint16_t ) 0x00ff );
    2df4:	31 97       	sbiw	r30, 0x01	; 1
    2df6:	50 83       	st	Z, r21
	pxTopOfStack--;

	*pxTopOfStack = ( StackType_t ) 0x26;	/* R26 X */
    2df8:	31 97       	sbiw	r30, 0x01	; 1
    2dfa:	26 e2       	ldi	r18, 0x26	; 38
    2dfc:	20 83       	st	Z, r18
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x27;	/* R27 */
    2dfe:	31 97       	sbiw	r30, 0x01	; 1
    2e00:	27 e2       	ldi	r18, 0x27	; 39
    2e02:	20 83       	st	Z, r18
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x28;	/* R28 Y */
    2e04:	31 97       	sbiw	r30, 0x01	; 1
    2e06:	28 e2       	ldi	r18, 0x28	; 40
    2e08:	20 83       	st	Z, r18
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x29;	/* R29 */
    2e0a:	31 97       	sbiw	r30, 0x01	; 1
    2e0c:	29 e2       	ldi	r18, 0x29	; 41
    2e0e:	20 83       	st	Z, r18
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x30;	/* R30 Z */
    2e10:	31 97       	sbiw	r30, 0x01	; 1
    2e12:	20 e3       	ldi	r18, 0x30	; 48
    2e14:	20 83       	st	Z, r18
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) 0x031;	/* R31 */
    2e16:	31 97       	sbiw	r30, 0x01	; 1
    2e18:	21 e3       	ldi	r18, 0x31	; 49
    2e1a:	20 83       	st	Z, r18
	pxTopOfStack--;

	/*lint +e950 +e611 +e923 */

	return pxTopOfStack;
}
    2e1c:	87 97       	sbiw	r24, 0x27	; 39
    2e1e:	08 95       	ret

00002e20 <xPortStartScheduler>:
 */

static void prvSetupTimerInterrupt( void )
{
	//TCC0 is used as tick timer
	TCC0.CCA=65535;
    2e20:	e0 e0       	ldi	r30, 0x00	; 0
    2e22:	f8 e0       	ldi	r31, 0x08	; 8
    2e24:	8f ef       	ldi	r24, 0xFF	; 255
    2e26:	9f ef       	ldi	r25, 0xFF	; 255
    2e28:	80 a7       	std	Z+40, r24	; 0x28
    2e2a:	91 a7       	std	Z+41, r25	; 0x29
	TCC0.CTRLA=0b00000001; //DIV1
    2e2c:	81 e0       	ldi	r24, 0x01	; 1
    2e2e:	80 83       	st	Z, r24
	TCC0.CTRLB=1<<6;
    2e30:	90 e4       	ldi	r25, 0x40	; 64
    2e32:	91 83       	std	Z+1, r25	; 0x01
	TCC0.INTCTRLA=0b00000001; //OVF priority LOW
    2e34:	86 83       	std	Z+6, r24	; 0x06
	TCC0.INTCTRLB=0b00000001; //CCA priority LOW
    2e36:	87 83       	std	Z+7, r24	; 0x07
	TCC0.PER=configCPU_CLOCK_HZ / configTICK_RATE_HZ;
    2e38:	80 e0       	ldi	r24, 0x00	; 0
    2e3a:	9d e7       	ldi	r25, 0x7D	; 125
    2e3c:	86 a3       	std	Z+38, r24	; 0x26
    2e3e:	97 a3       	std	Z+39, r25	; 0x27
{
	/* Setup the hardware to generate the tick. */
	prvSetupTimerInterrupt();

	/* Restore the context of the first task that is going to run. */
	portRESTORE_CONTEXT();
    2e40:	a0 91 b7 26 	lds	r26, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    2e44:	b0 91 b8 26 	lds	r27, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    2e48:	cd 91       	ld	r28, X+
    2e4a:	cd bf       	out	0x3d, r28	; 61
    2e4c:	dd 91       	ld	r29, X+
    2e4e:	de bf       	out	0x3e, r29	; 62
    2e50:	ff 91       	pop	r31
    2e52:	ef 91       	pop	r30
    2e54:	df 91       	pop	r29
    2e56:	cf 91       	pop	r28
    2e58:	bf 91       	pop	r27
    2e5a:	af 91       	pop	r26
    2e5c:	9f 91       	pop	r25
    2e5e:	8f 91       	pop	r24
    2e60:	7f 91       	pop	r23
    2e62:	6f 91       	pop	r22
    2e64:	5f 91       	pop	r21
    2e66:	4f 91       	pop	r20
    2e68:	3f 91       	pop	r19
    2e6a:	2f 91       	pop	r18
    2e6c:	1f 91       	pop	r17
    2e6e:	0f 91       	pop	r16
    2e70:	ff 90       	pop	r15
    2e72:	ef 90       	pop	r14
    2e74:	df 90       	pop	r13
    2e76:	cf 90       	pop	r12
    2e78:	bf 90       	pop	r11
    2e7a:	af 90       	pop	r10
    2e7c:	9f 90       	pop	r9
    2e7e:	8f 90       	pop	r8
    2e80:	7f 90       	pop	r7
    2e82:	6f 90       	pop	r6
    2e84:	5f 90       	pop	r5
    2e86:	4f 90       	pop	r4
    2e88:	3f 90       	pop	r3
    2e8a:	2f 90       	pop	r2
    2e8c:	1f 90       	pop	r1
    2e8e:	0f 90       	pop	r0
    2e90:	0f be       	out	0x3f, r0	; 63
    2e92:	0f 90       	pop	r0

	/* Simulate a function call end as generated by the compiler.  We will now
	jump to the start of the task the context of which we have just restored. */
	asm volatile ( "ret" );
    2e94:	08 95       	ret

	/* Should not get here. */
	return pdTRUE;
}
    2e96:	81 e0       	ldi	r24, 0x01	; 1
    2e98:	08 95       	ret

00002e9a <vPortYield>:
 * can use a naked attribute.
 */
void vPortYield( void ) __attribute__ ( ( naked ) );
void vPortYield( void )
{
	portSAVE_CONTEXT();
    2e9a:	0f 92       	push	r0
    2e9c:	0f b6       	in	r0, 0x3f	; 63
    2e9e:	f8 94       	cli
    2ea0:	0f 92       	push	r0
    2ea2:	1f 92       	push	r1
    2ea4:	11 24       	eor	r1, r1
    2ea6:	2f 92       	push	r2
    2ea8:	3f 92       	push	r3
    2eaa:	4f 92       	push	r4
    2eac:	5f 92       	push	r5
    2eae:	6f 92       	push	r6
    2eb0:	7f 92       	push	r7
    2eb2:	8f 92       	push	r8
    2eb4:	9f 92       	push	r9
    2eb6:	af 92       	push	r10
    2eb8:	bf 92       	push	r11
    2eba:	cf 92       	push	r12
    2ebc:	df 92       	push	r13
    2ebe:	ef 92       	push	r14
    2ec0:	ff 92       	push	r15
    2ec2:	0f 93       	push	r16
    2ec4:	1f 93       	push	r17
    2ec6:	2f 93       	push	r18
    2ec8:	3f 93       	push	r19
    2eca:	4f 93       	push	r20
    2ecc:	5f 93       	push	r21
    2ece:	6f 93       	push	r22
    2ed0:	7f 93       	push	r23
    2ed2:	8f 93       	push	r24
    2ed4:	9f 93       	push	r25
    2ed6:	af 93       	push	r26
    2ed8:	bf 93       	push	r27
    2eda:	cf 93       	push	r28
    2edc:	df 93       	push	r29
    2ede:	ef 93       	push	r30
    2ee0:	ff 93       	push	r31
    2ee2:	a0 91 b7 26 	lds	r26, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    2ee6:	b0 91 b8 26 	lds	r27, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    2eea:	0d b6       	in	r0, 0x3d	; 61
    2eec:	0d 92       	st	X+, r0
    2eee:	0e b6       	in	r0, 0x3e	; 62
    2ef0:	0d 92       	st	X+, r0
	vTaskSwitchContext();
    2ef2:	0e 94 08 24 	call	0x4810	; 0x4810 <vTaskSwitchContext>
	portRESTORE_CONTEXT();
    2ef6:	a0 91 b7 26 	lds	r26, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    2efa:	b0 91 b8 26 	lds	r27, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    2efe:	cd 91       	ld	r28, X+
    2f00:	cd bf       	out	0x3d, r28	; 61
    2f02:	dd 91       	ld	r29, X+
    2f04:	de bf       	out	0x3e, r29	; 62
    2f06:	ff 91       	pop	r31
    2f08:	ef 91       	pop	r30
    2f0a:	df 91       	pop	r29
    2f0c:	cf 91       	pop	r28
    2f0e:	bf 91       	pop	r27
    2f10:	af 91       	pop	r26
    2f12:	9f 91       	pop	r25
    2f14:	8f 91       	pop	r24
    2f16:	7f 91       	pop	r23
    2f18:	6f 91       	pop	r22
    2f1a:	5f 91       	pop	r21
    2f1c:	4f 91       	pop	r20
    2f1e:	3f 91       	pop	r19
    2f20:	2f 91       	pop	r18
    2f22:	1f 91       	pop	r17
    2f24:	0f 91       	pop	r16
    2f26:	ff 90       	pop	r15
    2f28:	ef 90       	pop	r14
    2f2a:	df 90       	pop	r13
    2f2c:	cf 90       	pop	r12
    2f2e:	bf 90       	pop	r11
    2f30:	af 90       	pop	r10
    2f32:	9f 90       	pop	r9
    2f34:	8f 90       	pop	r8
    2f36:	7f 90       	pop	r7
    2f38:	6f 90       	pop	r6
    2f3a:	5f 90       	pop	r5
    2f3c:	4f 90       	pop	r4
    2f3e:	3f 90       	pop	r3
    2f40:	2f 90       	pop	r2
    2f42:	1f 90       	pop	r1
    2f44:	0f 90       	pop	r0
    2f46:	0f be       	out	0x3f, r0	; 63
    2f48:	0f 90       	pop	r0
	asm volatile ( "ret" );
    2f4a:	08 95       	ret

00002f4c <vPortYieldISR>:
}*/

//void vPortYieldISR( void ) __attribute__ ( ( naked ) );
void vPortYieldISR( void )
{
	TCC0.CCA=TCC0.CNT+100;
    2f4c:	80 91 20 08 	lds	r24, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x700820>
    2f50:	90 91 21 08 	lds	r25, 0x0821	; 0x800821 <__TEXT_REGION_LENGTH__+0x700821>
    2f54:	8c 59       	subi	r24, 0x9C	; 156
    2f56:	9f 4f       	sbci	r25, 0xFF	; 255
    2f58:	80 93 28 08 	sts	0x0828, r24	; 0x800828 <__TEXT_REGION_LENGTH__+0x700828>
    2f5c:	90 93 29 08 	sts	0x0829, r25	; 0x800829 <__TEXT_REGION_LENGTH__+0x700829>
	if (TCC0.CCA>=TCC0.PER) TCC0.CCA-= TCC0.PER;
    2f60:	20 91 28 08 	lds	r18, 0x0828	; 0x800828 <__TEXT_REGION_LENGTH__+0x700828>
    2f64:	30 91 29 08 	lds	r19, 0x0829	; 0x800829 <__TEXT_REGION_LENGTH__+0x700829>
    2f68:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x700826>
    2f6c:	90 91 27 08 	lds	r25, 0x0827	; 0x800827 <__TEXT_REGION_LENGTH__+0x700827>
    2f70:	28 17       	cp	r18, r24
    2f72:	39 07       	cpc	r19, r25
    2f74:	70 f0       	brcs	.+28     	; 0x2f92 <vPortYieldISR+0x46>
    2f76:	20 91 26 08 	lds	r18, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x700826>
    2f7a:	30 91 27 08 	lds	r19, 0x0827	; 0x800827 <__TEXT_REGION_LENGTH__+0x700827>
    2f7e:	80 91 28 08 	lds	r24, 0x0828	; 0x800828 <__TEXT_REGION_LENGTH__+0x700828>
    2f82:	90 91 29 08 	lds	r25, 0x0829	; 0x800829 <__TEXT_REGION_LENGTH__+0x700829>
    2f86:	82 1b       	sub	r24, r18
    2f88:	93 0b       	sbc	r25, r19
    2f8a:	80 93 28 08 	sts	0x0828, r24	; 0x800828 <__TEXT_REGION_LENGTH__+0x700828>
    2f8e:	90 93 29 08 	sts	0x0829, r25	; 0x800829 <__TEXT_REGION_LENGTH__+0x700829>
	asm volatile ( "ret" );
    2f92:	08 95       	ret

00002f94 <__vector_14>:
	 * the context is saved at the start of the ISR.  The tick
	 * count is incremented after the context is saved.
	 */	
	ISR(TCC0_OVF_vect,ISR_NAKED)
	{
		portSAVE_CONTEXT();
    2f94:	0f 92       	push	r0
    2f96:	0f b6       	in	r0, 0x3f	; 63
    2f98:	f8 94       	cli
    2f9a:	0f 92       	push	r0
    2f9c:	1f 92       	push	r1
    2f9e:	11 24       	eor	r1, r1
    2fa0:	2f 92       	push	r2
    2fa2:	3f 92       	push	r3
    2fa4:	4f 92       	push	r4
    2fa6:	5f 92       	push	r5
    2fa8:	6f 92       	push	r6
    2faa:	7f 92       	push	r7
    2fac:	8f 92       	push	r8
    2fae:	9f 92       	push	r9
    2fb0:	af 92       	push	r10
    2fb2:	bf 92       	push	r11
    2fb4:	cf 92       	push	r12
    2fb6:	df 92       	push	r13
    2fb8:	ef 92       	push	r14
    2fba:	ff 92       	push	r15
    2fbc:	0f 93       	push	r16
    2fbe:	1f 93       	push	r17
    2fc0:	2f 93       	push	r18
    2fc2:	3f 93       	push	r19
    2fc4:	4f 93       	push	r20
    2fc6:	5f 93       	push	r21
    2fc8:	6f 93       	push	r22
    2fca:	7f 93       	push	r23
    2fcc:	8f 93       	push	r24
    2fce:	9f 93       	push	r25
    2fd0:	af 93       	push	r26
    2fd2:	bf 93       	push	r27
    2fd4:	cf 93       	push	r28
    2fd6:	df 93       	push	r29
    2fd8:	ef 93       	push	r30
    2fda:	ff 93       	push	r31
    2fdc:	a0 91 b7 26 	lds	r26, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    2fe0:	b0 91 b8 26 	lds	r27, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    2fe4:	0d b6       	in	r0, 0x3d	; 61
    2fe6:	0d 92       	st	X+, r0
    2fe8:	0e b6       	in	r0, 0x3e	; 62
    2fea:	0d 92       	st	X+, r0
		StatsTimer+=TCC0.PER;
    2fec:	20 91 26 08 	lds	r18, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x700826>
    2ff0:	30 91 27 08 	lds	r19, 0x0827	; 0x800827 <__TEXT_REGION_LENGTH__+0x700827>
    2ff4:	80 91 e9 26 	lds	r24, 0x26E9	; 0x8026e9 <StatsTimer>
    2ff8:	90 91 ea 26 	lds	r25, 0x26EA	; 0x8026ea <StatsTimer+0x1>
    2ffc:	a0 91 eb 26 	lds	r26, 0x26EB	; 0x8026eb <StatsTimer+0x2>
    3000:	b0 91 ec 26 	lds	r27, 0x26EC	; 0x8026ec <StatsTimer+0x3>
    3004:	82 0f       	add	r24, r18
    3006:	93 1f       	adc	r25, r19
    3008:	a1 1d       	adc	r26, r1
    300a:	b1 1d       	adc	r27, r1
    300c:	80 93 e9 26 	sts	0x26E9, r24	; 0x8026e9 <StatsTimer>
    3010:	90 93 ea 26 	sts	0x26EA, r25	; 0x8026ea <StatsTimer+0x1>
    3014:	a0 93 eb 26 	sts	0x26EB, r26	; 0x8026eb <StatsTimer+0x2>
    3018:	b0 93 ec 26 	sts	0x26EC, r27	; 0x8026ec <StatsTimer+0x3>
		xTaskIncrementTick();
    301c:	0e 94 24 22 	call	0x4448	; 0x4448 <xTaskIncrementTick>
		vTaskSwitchContext();
    3020:	0e 94 08 24 	call	0x4810	; 0x4810 <vTaskSwitchContext>
		portRESTORE_CONTEXT();
    3024:	a0 91 b7 26 	lds	r26, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    3028:	b0 91 b8 26 	lds	r27, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    302c:	cd 91       	ld	r28, X+
    302e:	cd bf       	out	0x3d, r28	; 61
    3030:	dd 91       	ld	r29, X+
    3032:	de bf       	out	0x3e, r29	; 62
    3034:	ff 91       	pop	r31
    3036:	ef 91       	pop	r30
    3038:	df 91       	pop	r29
    303a:	cf 91       	pop	r28
    303c:	bf 91       	pop	r27
    303e:	af 91       	pop	r26
    3040:	9f 91       	pop	r25
    3042:	8f 91       	pop	r24
    3044:	7f 91       	pop	r23
    3046:	6f 91       	pop	r22
    3048:	5f 91       	pop	r21
    304a:	4f 91       	pop	r20
    304c:	3f 91       	pop	r19
    304e:	2f 91       	pop	r18
    3050:	1f 91       	pop	r17
    3052:	0f 91       	pop	r16
    3054:	ff 90       	pop	r15
    3056:	ef 90       	pop	r14
    3058:	df 90       	pop	r13
    305a:	cf 90       	pop	r12
    305c:	bf 90       	pop	r11
    305e:	af 90       	pop	r10
    3060:	9f 90       	pop	r9
    3062:	8f 90       	pop	r8
    3064:	7f 90       	pop	r7
    3066:	6f 90       	pop	r6
    3068:	5f 90       	pop	r5
    306a:	4f 90       	pop	r4
    306c:	3f 90       	pop	r3
    306e:	2f 90       	pop	r2
    3070:	1f 90       	pop	r1
    3072:	0f 90       	pop	r0
    3074:	0f be       	out	0x3f, r0	; 63
    3076:	0f 90       	pop	r0

		asm volatile ( "reti" );
    3078:	18 95       	reti

0000307a <vConfigureTimerForRunTimeStats>:
 */

volatile uint32_t StatsTimer;

void vConfigureTimerForRunTimeStats(void)
{
    307a:	08 95       	ret

0000307c <__vector_16>:
	//TCC1.INTCTRLA=0b00000001; //OVF priority LOW
}

ISR(TCC0_CCA_vect,ISR_NAKED)
	{
	portSAVE_CONTEXT();
    307c:	0f 92       	push	r0
    307e:	0f b6       	in	r0, 0x3f	; 63
    3080:	f8 94       	cli
    3082:	0f 92       	push	r0
    3084:	1f 92       	push	r1
    3086:	11 24       	eor	r1, r1
    3088:	2f 92       	push	r2
    308a:	3f 92       	push	r3
    308c:	4f 92       	push	r4
    308e:	5f 92       	push	r5
    3090:	6f 92       	push	r6
    3092:	7f 92       	push	r7
    3094:	8f 92       	push	r8
    3096:	9f 92       	push	r9
    3098:	af 92       	push	r10
    309a:	bf 92       	push	r11
    309c:	cf 92       	push	r12
    309e:	df 92       	push	r13
    30a0:	ef 92       	push	r14
    30a2:	ff 92       	push	r15
    30a4:	0f 93       	push	r16
    30a6:	1f 93       	push	r17
    30a8:	2f 93       	push	r18
    30aa:	3f 93       	push	r19
    30ac:	4f 93       	push	r20
    30ae:	5f 93       	push	r21
    30b0:	6f 93       	push	r22
    30b2:	7f 93       	push	r23
    30b4:	8f 93       	push	r24
    30b6:	9f 93       	push	r25
    30b8:	af 93       	push	r26
    30ba:	bf 93       	push	r27
    30bc:	cf 93       	push	r28
    30be:	df 93       	push	r29
    30c0:	ef 93       	push	r30
    30c2:	ff 93       	push	r31
    30c4:	a0 91 b7 26 	lds	r26, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    30c8:	b0 91 b8 26 	lds	r27, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    30cc:	0d b6       	in	r0, 0x3d	; 61
    30ce:	0d 92       	st	X+, r0
    30d0:	0e b6       	in	r0, 0x3e	; 62
    30d2:	0d 92       	st	X+, r0
	TCC0.CCA=65535;
    30d4:	8f ef       	ldi	r24, 0xFF	; 255
    30d6:	9f ef       	ldi	r25, 0xFF	; 255
    30d8:	80 93 28 08 	sts	0x0828, r24	; 0x800828 <__TEXT_REGION_LENGTH__+0x700828>
    30dc:	90 93 29 08 	sts	0x0829, r25	; 0x800829 <__TEXT_REGION_LENGTH__+0x700829>
	vTaskSwitchContext();
    30e0:	0e 94 08 24 	call	0x4810	; 0x4810 <vTaskSwitchContext>
	portRESTORE_CONTEXT();
    30e4:	a0 91 b7 26 	lds	r26, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    30e8:	b0 91 b8 26 	lds	r27, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    30ec:	cd 91       	ld	r28, X+
    30ee:	cd bf       	out	0x3d, r28	; 61
    30f0:	dd 91       	ld	r29, X+
    30f2:	de bf       	out	0x3e, r29	; 62
    30f4:	ff 91       	pop	r31
    30f6:	ef 91       	pop	r30
    30f8:	df 91       	pop	r29
    30fa:	cf 91       	pop	r28
    30fc:	bf 91       	pop	r27
    30fe:	af 91       	pop	r26
    3100:	9f 91       	pop	r25
    3102:	8f 91       	pop	r24
    3104:	7f 91       	pop	r23
    3106:	6f 91       	pop	r22
    3108:	5f 91       	pop	r21
    310a:	4f 91       	pop	r20
    310c:	3f 91       	pop	r19
    310e:	2f 91       	pop	r18
    3110:	1f 91       	pop	r17
    3112:	0f 91       	pop	r16
    3114:	ff 90       	pop	r15
    3116:	ef 90       	pop	r14
    3118:	df 90       	pop	r13
    311a:	cf 90       	pop	r12
    311c:	bf 90       	pop	r11
    311e:	af 90       	pop	r10
    3120:	9f 90       	pop	r9
    3122:	8f 90       	pop	r8
    3124:	7f 90       	pop	r7
    3126:	6f 90       	pop	r6
    3128:	5f 90       	pop	r5
    312a:	4f 90       	pop	r4
    312c:	3f 90       	pop	r3
    312e:	2f 90       	pop	r2
    3130:	1f 90       	pop	r1
    3132:	0f 90       	pop	r0
    3134:	0f be       	out	0x3f, r0	; 63
    3136:	0f 90       	pop	r0
	asm volatile ( "reti" );
    3138:	18 95       	reti

0000313a <prvCopyDataToQueue>:
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;

	configASSERT( pxQueue );
    313a:	0f 93       	push	r16
    313c:	1f 93       	push	r17
    313e:	cf 93       	push	r28
    3140:	df 93       	push	r29
    3142:	ec 01       	movw	r28, r24
    3144:	04 2f       	mov	r16, r20
    3146:	1a 8d       	ldd	r17, Y+26	; 0x1a
    3148:	4c 8d       	ldd	r20, Y+28	; 0x1c
    314a:	41 11       	cpse	r20, r1
    314c:	0d c0       	rjmp	.+26     	; 0x3168 <prvCopyDataToQueue+0x2e>
    314e:	88 81       	ld	r24, Y
    3150:	99 81       	ldd	r25, Y+1	; 0x01
    3152:	89 2b       	or	r24, r25
    3154:	09 f4       	brne	.+2      	; 0x3158 <prvCopyDataToQueue+0x1e>
    3156:	43 c0       	rjmp	.+134    	; 0x31de <prvCopyDataToQueue+0xa4>
    3158:	1f 5f       	subi	r17, 0xFF	; 255
    315a:	80 e0       	ldi	r24, 0x00	; 0
    315c:	1a 8f       	std	Y+26, r17	; 0x1a
    315e:	df 91       	pop	r29
    3160:	cf 91       	pop	r28
    3162:	1f 91       	pop	r17
    3164:	0f 91       	pop	r16
    3166:	08 95       	ret
    3168:	50 e0       	ldi	r21, 0x00	; 0
    316a:	01 11       	cpse	r16, r1
    316c:	15 c0       	rjmp	.+42     	; 0x3198 <prvCopyDataToQueue+0x5e>
    316e:	8a 81       	ldd	r24, Y+2	; 0x02
    3170:	9b 81       	ldd	r25, Y+3	; 0x03
    3172:	0e 94 ff 35 	call	0x6bfe	; 0x6bfe <memcpy>
    3176:	2c 8d       	ldd	r18, Y+28	; 0x1c
    3178:	8a 81       	ldd	r24, Y+2	; 0x02
    317a:	9b 81       	ldd	r25, Y+3	; 0x03
    317c:	82 0f       	add	r24, r18
    317e:	91 1d       	adc	r25, r1
    3180:	8a 83       	std	Y+2, r24	; 0x02
    3182:	9b 83       	std	Y+3, r25	; 0x03
    3184:	2c 81       	ldd	r18, Y+4	; 0x04
    3186:	3d 81       	ldd	r19, Y+5	; 0x05
    3188:	82 17       	cp	r24, r18
    318a:	93 07       	cpc	r25, r19
    318c:	28 f3       	brcs	.-54     	; 0x3158 <prvCopyDataToQueue+0x1e>
    318e:	88 81       	ld	r24, Y
    3190:	99 81       	ldd	r25, Y+1	; 0x01
    3192:	8a 83       	std	Y+2, r24	; 0x02
    3194:	9b 83       	std	Y+3, r25	; 0x03
    3196:	e0 cf       	rjmp	.-64     	; 0x3158 <prvCopyDataToQueue+0x1e>
    3198:	8e 81       	ldd	r24, Y+6	; 0x06
    319a:	9f 81       	ldd	r25, Y+7	; 0x07
    319c:	0e 94 ff 35 	call	0x6bfe	; 0x6bfe <memcpy>
    31a0:	8c 8d       	ldd	r24, Y+28	; 0x1c
    31a2:	90 e0       	ldi	r25, 0x00	; 0
    31a4:	91 95       	neg	r25
    31a6:	81 95       	neg	r24
    31a8:	91 09       	sbc	r25, r1
    31aa:	2e 81       	ldd	r18, Y+6	; 0x06
    31ac:	3f 81       	ldd	r19, Y+7	; 0x07
    31ae:	28 0f       	add	r18, r24
    31b0:	39 1f       	adc	r19, r25
    31b2:	2e 83       	std	Y+6, r18	; 0x06
    31b4:	3f 83       	std	Y+7, r19	; 0x07
    31b6:	48 81       	ld	r20, Y
    31b8:	59 81       	ldd	r21, Y+1	; 0x01
    31ba:	24 17       	cp	r18, r20
    31bc:	35 07       	cpc	r19, r21
    31be:	30 f4       	brcc	.+12     	; 0x31cc <prvCopyDataToQueue+0x92>
    31c0:	2c 81       	ldd	r18, Y+4	; 0x04
    31c2:	3d 81       	ldd	r19, Y+5	; 0x05
    31c4:	82 0f       	add	r24, r18
    31c6:	93 1f       	adc	r25, r19
    31c8:	8e 83       	std	Y+6, r24	; 0x06
    31ca:	9f 83       	std	Y+7, r25	; 0x07
    31cc:	02 30       	cpi	r16, 0x02	; 2
    31ce:	21 f6       	brne	.-120    	; 0x3158 <prvCopyDataToQueue+0x1e>
    31d0:	11 23       	and	r17, r17
    31d2:	11 f0       	breq	.+4      	; 0x31d8 <prvCopyDataToQueue+0x9e>
    31d4:	80 e0       	ldi	r24, 0x00	; 0
    31d6:	c2 cf       	rjmp	.-124    	; 0x315c <prvCopyDataToQueue+0x22>
    31d8:	11 e0       	ldi	r17, 0x01	; 1
    31da:	80 e0       	ldi	r24, 0x00	; 0
    31dc:	bf cf       	rjmp	.-130    	; 0x315c <prvCopyDataToQueue+0x22>
    31de:	8c 81       	ldd	r24, Y+4	; 0x04
    31e0:	9d 81       	ldd	r25, Y+5	; 0x05
    31e2:	0e 94 62 25 	call	0x4ac4	; 0x4ac4 <xTaskPriorityDisinherit>
    31e6:	1c 82       	std	Y+4, r1	; 0x04
    31e8:	1d 82       	std	Y+5, r1	; 0x05
    31ea:	1f 5f       	subi	r17, 0xFF	; 255
    31ec:	b7 cf       	rjmp	.-146    	; 0x315c <prvCopyDataToQueue+0x22>

000031ee <prvCopyDataFromQueue>:
    31ee:	fc 01       	movw	r30, r24
    31f0:	cb 01       	movw	r24, r22
    31f2:	44 8d       	ldd	r20, Z+28	; 0x1c
    31f4:	44 23       	and	r20, r20
    31f6:	91 f0       	breq	.+36     	; 0x321c <prvCopyDataFromQueue+0x2e>
    31f8:	50 e0       	ldi	r21, 0x00	; 0
    31fa:	66 81       	ldd	r22, Z+6	; 0x06
    31fc:	77 81       	ldd	r23, Z+7	; 0x07
    31fe:	64 0f       	add	r22, r20
    3200:	75 1f       	adc	r23, r21
    3202:	66 83       	std	Z+6, r22	; 0x06
    3204:	77 83       	std	Z+7, r23	; 0x07
    3206:	24 81       	ldd	r18, Z+4	; 0x04
    3208:	35 81       	ldd	r19, Z+5	; 0x05
    320a:	62 17       	cp	r22, r18
    320c:	73 07       	cpc	r23, r19
    320e:	20 f0       	brcs	.+8      	; 0x3218 <prvCopyDataFromQueue+0x2a>
    3210:	60 81       	ld	r22, Z
    3212:	71 81       	ldd	r23, Z+1	; 0x01
    3214:	66 83       	std	Z+6, r22	; 0x06
    3216:	77 83       	std	Z+7, r23	; 0x07
    3218:	0c 94 ff 35 	jmp	0x6bfe	; 0x6bfe <memcpy>
    321c:	08 95       	ret

0000321e <prvUnlockQueue>:
    321e:	ef 92       	push	r14
    3220:	ff 92       	push	r15
    3222:	0f 93       	push	r16
    3224:	1f 93       	push	r17
    3226:	cf 93       	push	r28
    3228:	8c 01       	movw	r16, r24
    322a:	0f b6       	in	r0, 0x3f	; 63
    322c:	f8 94       	cli
    322e:	0f 92       	push	r0
    3230:	fc 01       	movw	r30, r24
    3232:	c6 8d       	ldd	r28, Z+30	; 0x1e
    3234:	1c 16       	cp	r1, r28
    3236:	c4 f4       	brge	.+48     	; 0x3268 <prvUnlockQueue+0x4a>
    3238:	fc 01       	movw	r30, r24
    323a:	81 89       	ldd	r24, Z+17	; 0x11
    323c:	88 23       	and	r24, r24
    323e:	a1 f0       	breq	.+40     	; 0x3268 <prvUnlockQueue+0x4a>
    3240:	78 01       	movw	r14, r16
    3242:	f1 e1       	ldi	r31, 0x11	; 17
    3244:	ef 0e       	add	r14, r31
    3246:	f1 1c       	adc	r15, r1
    3248:	06 c0       	rjmp	.+12     	; 0x3256 <prvUnlockQueue+0x38>
    324a:	c1 50       	subi	r28, 0x01	; 1
    324c:	69 f0       	breq	.+26     	; 0x3268 <prvUnlockQueue+0x4a>
    324e:	f8 01       	movw	r30, r16
    3250:	81 89       	ldd	r24, Z+17	; 0x11
    3252:	88 23       	and	r24, r24
    3254:	49 f0       	breq	.+18     	; 0x3268 <prvUnlockQueue+0x4a>
    3256:	c7 01       	movw	r24, r14
    3258:	0e 94 32 24 	call	0x4864	; 0x4864 <xTaskRemoveFromEventList>
    325c:	88 23       	and	r24, r24
    325e:	a9 f3       	breq	.-22     	; 0x324a <prvUnlockQueue+0x2c>
    3260:	0e 94 eb 24 	call	0x49d6	; 0x49d6 <vTaskMissedYield>
    3264:	c1 50       	subi	r28, 0x01	; 1
    3266:	99 f7       	brne	.-26     	; 0x324e <prvUnlockQueue+0x30>
    3268:	8f ef       	ldi	r24, 0xFF	; 255
    326a:	f8 01       	movw	r30, r16
    326c:	86 8f       	std	Z+30, r24	; 0x1e
    326e:	0f 90       	pop	r0
    3270:	0f be       	out	0x3f, r0	; 63
    3272:	0f b6       	in	r0, 0x3f	; 63
    3274:	f8 94       	cli
    3276:	0f 92       	push	r0
    3278:	c5 8d       	ldd	r28, Z+29	; 0x1d
    327a:	1c 16       	cp	r1, r28
    327c:	c4 f4       	brge	.+48     	; 0x32ae <prvUnlockQueue+0x90>
    327e:	f8 01       	movw	r30, r16
    3280:	80 85       	ldd	r24, Z+8	; 0x08
    3282:	88 23       	and	r24, r24
    3284:	a1 f0       	breq	.+40     	; 0x32ae <prvUnlockQueue+0x90>
    3286:	78 01       	movw	r14, r16
    3288:	f8 e0       	ldi	r31, 0x08	; 8
    328a:	ef 0e       	add	r14, r31
    328c:	f1 1c       	adc	r15, r1
    328e:	06 c0       	rjmp	.+12     	; 0x329c <prvUnlockQueue+0x7e>
    3290:	c1 50       	subi	r28, 0x01	; 1
    3292:	69 f0       	breq	.+26     	; 0x32ae <prvUnlockQueue+0x90>
    3294:	f8 01       	movw	r30, r16
    3296:	80 85       	ldd	r24, Z+8	; 0x08
    3298:	88 23       	and	r24, r24
    329a:	49 f0       	breq	.+18     	; 0x32ae <prvUnlockQueue+0x90>
    329c:	c7 01       	movw	r24, r14
    329e:	0e 94 32 24 	call	0x4864	; 0x4864 <xTaskRemoveFromEventList>
    32a2:	88 23       	and	r24, r24
    32a4:	a9 f3       	breq	.-22     	; 0x3290 <prvUnlockQueue+0x72>
    32a6:	0e 94 eb 24 	call	0x49d6	; 0x49d6 <vTaskMissedYield>
    32aa:	c1 50       	subi	r28, 0x01	; 1
    32ac:	99 f7       	brne	.-26     	; 0x3294 <prvUnlockQueue+0x76>
    32ae:	8f ef       	ldi	r24, 0xFF	; 255
    32b0:	f8 01       	movw	r30, r16
    32b2:	85 8f       	std	Z+29, r24	; 0x1d
    32b4:	0f 90       	pop	r0
    32b6:	0f be       	out	0x3f, r0	; 63
    32b8:	cf 91       	pop	r28
    32ba:	1f 91       	pop	r17
    32bc:	0f 91       	pop	r16
    32be:	ff 90       	pop	r15
    32c0:	ef 90       	pop	r14
    32c2:	08 95       	ret

000032c4 <xQueueGenericReset>:
    32c4:	1f 93       	push	r17
    32c6:	cf 93       	push	r28
    32c8:	df 93       	push	r29
    32ca:	ec 01       	movw	r28, r24
    32cc:	16 2f       	mov	r17, r22
    32ce:	89 2b       	or	r24, r25
    32d0:	09 f4       	brne	.+2      	; 0x32d4 <xQueueGenericReset+0x10>
    32d2:	3e c0       	rjmp	.+124    	; 0x3350 <xQueueGenericReset+0x8c>
    32d4:	0f b6       	in	r0, 0x3f	; 63
    32d6:	f8 94       	cli
    32d8:	0f 92       	push	r0
    32da:	48 81       	ld	r20, Y
    32dc:	59 81       	ldd	r21, Y+1	; 0x01
    32de:	8b 8d       	ldd	r24, Y+27	; 0x1b
    32e0:	6c 8d       	ldd	r22, Y+28	; 0x1c
    32e2:	9a 01       	movw	r18, r20
    32e4:	86 9f       	mul	r24, r22
    32e6:	20 0d       	add	r18, r0
    32e8:	31 1d       	adc	r19, r1
    32ea:	11 24       	eor	r1, r1
    32ec:	2c 83       	std	Y+4, r18	; 0x04
    32ee:	3d 83       	std	Y+5, r19	; 0x05
    32f0:	1a 8e       	std	Y+26, r1	; 0x1a
    32f2:	4a 83       	std	Y+2, r20	; 0x02
    32f4:	5b 83       	std	Y+3, r21	; 0x03
    32f6:	90 e0       	ldi	r25, 0x00	; 0
    32f8:	01 97       	sbiw	r24, 0x01	; 1
    32fa:	68 9f       	mul	r22, r24
    32fc:	90 01       	movw	r18, r0
    32fe:	69 9f       	mul	r22, r25
    3300:	30 0d       	add	r19, r0
    3302:	11 24       	eor	r1, r1
    3304:	ca 01       	movw	r24, r20
    3306:	82 0f       	add	r24, r18
    3308:	93 1f       	adc	r25, r19
    330a:	8e 83       	std	Y+6, r24	; 0x06
    330c:	9f 83       	std	Y+7, r25	; 0x07
    330e:	8f ef       	ldi	r24, 0xFF	; 255
    3310:	8d 8f       	std	Y+29, r24	; 0x1d
    3312:	8e 8f       	std	Y+30, r24	; 0x1e
    3314:	11 11       	cpse	r17, r1
    3316:	13 c0       	rjmp	.+38     	; 0x333e <xQueueGenericReset+0x7a>
    3318:	88 85       	ldd	r24, Y+8	; 0x08
    331a:	81 11       	cpse	r24, r1
    331c:	07 c0       	rjmp	.+14     	; 0x332c <xQueueGenericReset+0x68>
    331e:	0f 90       	pop	r0
    3320:	0f be       	out	0x3f, r0	; 63
    3322:	81 e0       	ldi	r24, 0x01	; 1
    3324:	df 91       	pop	r29
    3326:	cf 91       	pop	r28
    3328:	1f 91       	pop	r17
    332a:	08 95       	ret
    332c:	ce 01       	movw	r24, r28
    332e:	08 96       	adiw	r24, 0x08	; 8
    3330:	0e 94 32 24 	call	0x4864	; 0x4864 <xTaskRemoveFromEventList>
    3334:	88 23       	and	r24, r24
    3336:	99 f3       	breq	.-26     	; 0x331e <xQueueGenericReset+0x5a>
    3338:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    333c:	f0 cf       	rjmp	.-32     	; 0x331e <xQueueGenericReset+0x5a>
    333e:	ce 01       	movw	r24, r28
    3340:	08 96       	adiw	r24, 0x08	; 8
    3342:	0e 94 18 16 	call	0x2c30	; 0x2c30 <vListInitialise>
    3346:	ce 01       	movw	r24, r28
    3348:	41 96       	adiw	r24, 0x11	; 17
    334a:	0e 94 18 16 	call	0x2c30	; 0x2c30 <vListInitialise>
    334e:	e7 cf       	rjmp	.-50     	; 0x331e <xQueueGenericReset+0x5a>
    3350:	63 e0       	ldi	r22, 0x03	; 3
    3352:	71 e0       	ldi	r23, 0x01	; 1
    3354:	8c e8       	ldi	r24, 0x8C	; 140
    3356:	90 e2       	ldi	r25, 0x20	; 32
    3358:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    335c:	bb cf       	rjmp	.-138    	; 0x32d4 <xQueueGenericReset+0x10>

0000335e <xQueueGenericCreate>:
    335e:	ff 92       	push	r15
    3360:	0f 93       	push	r16
    3362:	1f 93       	push	r17
    3364:	cf 93       	push	r28
    3366:	df 93       	push	r29
    3368:	18 2f       	mov	r17, r24
    336a:	06 2f       	mov	r16, r22
    336c:	f4 2e       	mov	r15, r20
    336e:	88 23       	and	r24, r24
    3370:	99 f1       	breq	.+102    	; 0x33d8 <xQueueGenericCreate+0x7a>
    3372:	00 23       	and	r16, r16
    3374:	d1 f0       	breq	.+52     	; 0x33aa <xQueueGenericCreate+0x4c>
    3376:	10 9f       	mul	r17, r16
    3378:	c0 01       	movw	r24, r0
    337a:	11 24       	eor	r1, r1
    337c:	81 96       	adiw	r24, 0x21	; 33
    337e:	0e 94 4e 15 	call	0x2a9c	; 0x2a9c <pvPortMalloc>
    3382:	ec 01       	movw	r28, r24
    3384:	00 97       	sbiw	r24, 0x00	; 0
    3386:	51 f0       	breq	.+20     	; 0x339c <xQueueGenericCreate+0x3e>
    3388:	81 96       	adiw	r24, 0x21	; 33
    338a:	88 83       	st	Y, r24
    338c:	99 83       	std	Y+1, r25	; 0x01
    338e:	1b 8f       	std	Y+27, r17	; 0x1b
    3390:	0c 8f       	std	Y+28, r16	; 0x1c
    3392:	61 e0       	ldi	r22, 0x01	; 1
    3394:	ce 01       	movw	r24, r28
    3396:	0e 94 62 19 	call	0x32c4	; 0x32c4 <xQueueGenericReset>
    339a:	f8 a2       	std	Y+32, r15	; 0x20
    339c:	ce 01       	movw	r24, r28
    339e:	df 91       	pop	r29
    33a0:	cf 91       	pop	r28
    33a2:	1f 91       	pop	r17
    33a4:	0f 91       	pop	r16
    33a6:	ff 90       	pop	r15
    33a8:	08 95       	ret
    33aa:	81 e2       	ldi	r24, 0x21	; 33
    33ac:	90 e0       	ldi	r25, 0x00	; 0
    33ae:	0e 94 4e 15 	call	0x2a9c	; 0x2a9c <pvPortMalloc>
    33b2:	ec 01       	movw	r28, r24
    33b4:	89 2b       	or	r24, r25
    33b6:	91 f3       	breq	.-28     	; 0x339c <xQueueGenericCreate+0x3e>
    33b8:	c8 83       	st	Y, r28
    33ba:	d9 83       	std	Y+1, r29	; 0x01
    33bc:	1b 8f       	std	Y+27, r17	; 0x1b
    33be:	0c 8f       	std	Y+28, r16	; 0x1c
    33c0:	61 e0       	ldi	r22, 0x01	; 1
    33c2:	ce 01       	movw	r24, r28
    33c4:	0e 94 62 19 	call	0x32c4	; 0x32c4 <xQueueGenericReset>
    33c8:	f8 a2       	std	Y+32, r15	; 0x20
    33ca:	ce 01       	movw	r24, r28
    33cc:	df 91       	pop	r29
    33ce:	cf 91       	pop	r28
    33d0:	1f 91       	pop	r17
    33d2:	0f 91       	pop	r16
    33d4:	ff 90       	pop	r15
    33d6:	08 95       	ret
    33d8:	66 e7       	ldi	r22, 0x76	; 118
    33da:	71 e0       	ldi	r23, 0x01	; 1
    33dc:	8c e8       	ldi	r24, 0x8C	; 140
    33de:	90 e2       	ldi	r25, 0x20	; 32
    33e0:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    33e4:	c6 cf       	rjmp	.-116    	; 0x3372 <xQueueGenericCreate+0x14>

000033e6 <xQueueGenericSend>:
    33e6:	bf 92       	push	r11
    33e8:	cf 92       	push	r12
    33ea:	df 92       	push	r13
    33ec:	ef 92       	push	r14
    33ee:	ff 92       	push	r15
    33f0:	0f 93       	push	r16
    33f2:	1f 93       	push	r17
    33f4:	cf 93       	push	r28
    33f6:	df 93       	push	r29
    33f8:	cd b7       	in	r28, 0x3d	; 61
    33fa:	de b7       	in	r29, 0x3e	; 62
    33fc:	25 97       	sbiw	r28, 0x05	; 5
    33fe:	cd bf       	out	0x3d, r28	; 61
    3400:	de bf       	out	0x3e, r29	; 62
    3402:	8c 01       	movw	r16, r24
    3404:	6b 01       	movw	r12, r22
    3406:	4c 83       	std	Y+4, r20	; 0x04
    3408:	5d 83       	std	Y+5, r21	; 0x05
    340a:	b2 2e       	mov	r11, r18
    340c:	89 2b       	or	r24, r25
    340e:	09 f4       	brne	.+2      	; 0x3412 <xQueueGenericSend+0x2c>
    3410:	b2 c0       	rjmp	.+356    	; 0x3576 <xQueueGenericSend+0x190>
    3412:	c1 14       	cp	r12, r1
    3414:	d1 04       	cpc	r13, r1
    3416:	09 f4       	brne	.+2      	; 0x341a <xQueueGenericSend+0x34>
    3418:	a2 c0       	rjmp	.+324    	; 0x355e <xQueueGenericSend+0x178>
    341a:	f2 e0       	ldi	r31, 0x02	; 2
    341c:	bf 16       	cp	r11, r31
    341e:	09 f4       	brne	.+2      	; 0x3422 <xQueueGenericSend+0x3c>
    3420:	7d c0       	rjmp	.+250    	; 0x351c <xQueueGenericSend+0x136>
    3422:	f8 01       	movw	r30, r16
    3424:	83 8d       	ldd	r24, Z+27	; 0x1b
    3426:	20 e0       	ldi	r18, 0x00	; 0
    3428:	78 01       	movw	r14, r16
    342a:	f8 e0       	ldi	r31, 0x08	; 8
    342c:	ef 0e       	add	r14, r31
    342e:	f1 1c       	adc	r15, r1
    3430:	10 c0       	rjmp	.+32     	; 0x3452 <xQueueGenericSend+0x6c>
    3432:	6c 81       	ldd	r22, Y+4	; 0x04
    3434:	7d 81       	ldd	r23, Y+5	; 0x05
    3436:	c7 01       	movw	r24, r14
    3438:	0e 94 12 24 	call	0x4824	; 0x4824 <vTaskPlaceOnEventList>
    343c:	c8 01       	movw	r24, r16
    343e:	0e 94 0f 19 	call	0x321e	; 0x321e <prvUnlockQueue>
    3442:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    3446:	88 23       	and	r24, r24
    3448:	09 f4       	brne	.+2      	; 0x344c <xQueueGenericSend+0x66>
    344a:	4a c0       	rjmp	.+148    	; 0x34e0 <xQueueGenericSend+0xfa>
    344c:	f8 01       	movw	r30, r16
    344e:	83 8d       	ldd	r24, Z+27	; 0x1b
    3450:	21 e0       	ldi	r18, 0x01	; 1
    3452:	0f b6       	in	r0, 0x3f	; 63
    3454:	f8 94       	cli
    3456:	0f 92       	push	r0
    3458:	f8 01       	movw	r30, r16
    345a:	92 8d       	ldd	r25, Z+26	; 0x1a
    345c:	98 17       	cp	r25, r24
    345e:	08 f4       	brcc	.+2      	; 0x3462 <xQueueGenericSend+0x7c>
    3460:	42 c0       	rjmp	.+132    	; 0x34e6 <xQueueGenericSend+0x100>
    3462:	f2 e0       	ldi	r31, 0x02	; 2
    3464:	bf 16       	cp	r11, r31
    3466:	09 f4       	brne	.+2      	; 0x346a <xQueueGenericSend+0x84>
    3468:	3e c0       	rjmp	.+124    	; 0x34e6 <xQueueGenericSend+0x100>
    346a:	8c 81       	ldd	r24, Y+4	; 0x04
    346c:	9d 81       	ldd	r25, Y+5	; 0x05
    346e:	89 2b       	or	r24, r25
    3470:	09 f4       	brne	.+2      	; 0x3474 <xQueueGenericSend+0x8e>
    3472:	60 c0       	rjmp	.+192    	; 0x3534 <xQueueGenericSend+0x14e>
    3474:	22 23       	and	r18, r18
    3476:	59 f1       	breq	.+86     	; 0x34ce <xQueueGenericSend+0xe8>
    3478:	0f 90       	pop	r0
    347a:	0f be       	out	0x3f, r0	; 63
    347c:	0e 94 14 22 	call	0x4428	; 0x4428 <vTaskSuspendAll>
    3480:	0f b6       	in	r0, 0x3f	; 63
    3482:	f8 94       	cli
    3484:	0f 92       	push	r0
    3486:	f8 01       	movw	r30, r16
    3488:	85 8d       	ldd	r24, Z+29	; 0x1d
    348a:	8f 3f       	cpi	r24, 0xFF	; 255
    348c:	39 f1       	breq	.+78     	; 0x34dc <xQueueGenericSend+0xf6>
    348e:	f8 01       	movw	r30, r16
    3490:	86 8d       	ldd	r24, Z+30	; 0x1e
    3492:	8f 3f       	cpi	r24, 0xFF	; 255
    3494:	09 f1       	breq	.+66     	; 0x34d8 <xQueueGenericSend+0xf2>
    3496:	0f 90       	pop	r0
    3498:	0f be       	out	0x3f, r0	; 63
    349a:	be 01       	movw	r22, r28
    349c:	6c 5f       	subi	r22, 0xFC	; 252
    349e:	7f 4f       	sbci	r23, 0xFF	; 255
    34a0:	ce 01       	movw	r24, r28
    34a2:	01 96       	adiw	r24, 0x01	; 1
    34a4:	0e 94 94 24 	call	0x4928	; 0x4928 <xTaskCheckForTimeOut>
    34a8:	81 11       	cpse	r24, r1
    34aa:	48 c0       	rjmp	.+144    	; 0x353c <xQueueGenericSend+0x156>
    34ac:	0f b6       	in	r0, 0x3f	; 63
    34ae:	f8 94       	cli
    34b0:	0f 92       	push	r0
    34b2:	f8 01       	movw	r30, r16
    34b4:	92 8d       	ldd	r25, Z+26	; 0x1a
    34b6:	0f 90       	pop	r0
    34b8:	0f be       	out	0x3f, r0	; 63
    34ba:	83 8d       	ldd	r24, Z+27	; 0x1b
    34bc:	98 17       	cp	r25, r24
    34be:	09 f4       	brne	.+2      	; 0x34c2 <xQueueGenericSend+0xdc>
    34c0:	b8 cf       	rjmp	.-144    	; 0x3432 <xQueueGenericSend+0x4c>
    34c2:	c8 01       	movw	r24, r16
    34c4:	0e 94 0f 19 	call	0x321e	; 0x321e <prvUnlockQueue>
    34c8:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    34cc:	bf cf       	rjmp	.-130    	; 0x344c <xQueueGenericSend+0x66>
    34ce:	ce 01       	movw	r24, r28
    34d0:	01 96       	adiw	r24, 0x01	; 1
    34d2:	0e 94 89 24 	call	0x4912	; 0x4912 <vTaskInternalSetTimeOutState>
    34d6:	d0 cf       	rjmp	.-96     	; 0x3478 <xQueueGenericSend+0x92>
    34d8:	16 8e       	std	Z+30, r1	; 0x1e
    34da:	dd cf       	rjmp	.-70     	; 0x3496 <xQueueGenericSend+0xb0>
    34dc:	15 8e       	std	Z+29, r1	; 0x1d
    34de:	d7 cf       	rjmp	.-82     	; 0x348e <xQueueGenericSend+0xa8>
    34e0:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    34e4:	b3 cf       	rjmp	.-154    	; 0x344c <xQueueGenericSend+0x66>
    34e6:	4b 2d       	mov	r20, r11
    34e8:	b6 01       	movw	r22, r12
    34ea:	c8 01       	movw	r24, r16
    34ec:	0e 94 9d 18 	call	0x313a	; 0x313a <prvCopyDataToQueue>
    34f0:	f8 01       	movw	r30, r16
    34f2:	91 89       	ldd	r25, Z+17	; 0x11
    34f4:	91 11       	cpse	r25, r1
    34f6:	2c c0       	rjmp	.+88     	; 0x3550 <xQueueGenericSend+0x16a>
    34f8:	81 11       	cpse	r24, r1
    34fa:	27 c0       	rjmp	.+78     	; 0x354a <xQueueGenericSend+0x164>
    34fc:	0f 90       	pop	r0
    34fe:	0f be       	out	0x3f, r0	; 63
    3500:	81 e0       	ldi	r24, 0x01	; 1
    3502:	25 96       	adiw	r28, 0x05	; 5
    3504:	cd bf       	out	0x3d, r28	; 61
    3506:	de bf       	out	0x3e, r29	; 62
    3508:	df 91       	pop	r29
    350a:	cf 91       	pop	r28
    350c:	1f 91       	pop	r17
    350e:	0f 91       	pop	r16
    3510:	ff 90       	pop	r15
    3512:	ef 90       	pop	r14
    3514:	df 90       	pop	r13
    3516:	cf 90       	pop	r12
    3518:	bf 90       	pop	r11
    351a:	08 95       	ret
    351c:	f8 01       	movw	r30, r16
    351e:	83 8d       	ldd	r24, Z+27	; 0x1b
    3520:	81 30       	cpi	r24, 0x01	; 1
    3522:	09 f4       	brne	.+2      	; 0x3526 <xQueueGenericSend+0x140>
    3524:	80 cf       	rjmp	.-256    	; 0x3426 <xQueueGenericSend+0x40>
    3526:	63 ef       	ldi	r22, 0xF3	; 243
    3528:	72 e0       	ldi	r23, 0x02	; 2
    352a:	8c e8       	ldi	r24, 0x8C	; 140
    352c:	90 e2       	ldi	r25, 0x20	; 32
    352e:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3532:	77 cf       	rjmp	.-274    	; 0x3422 <xQueueGenericSend+0x3c>
    3534:	0f 90       	pop	r0
    3536:	0f be       	out	0x3f, r0	; 63
    3538:	80 e0       	ldi	r24, 0x00	; 0
    353a:	e3 cf       	rjmp	.-58     	; 0x3502 <xQueueGenericSend+0x11c>
    353c:	c8 01       	movw	r24, r16
    353e:	0e 94 0f 19 	call	0x321e	; 0x321e <prvUnlockQueue>
    3542:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    3546:	80 e0       	ldi	r24, 0x00	; 0
    3548:	dc cf       	rjmp	.-72     	; 0x3502 <xQueueGenericSend+0x11c>
    354a:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    354e:	d6 cf       	rjmp	.-84     	; 0x34fc <xQueueGenericSend+0x116>
    3550:	c8 01       	movw	r24, r16
    3552:	41 96       	adiw	r24, 0x11	; 17
    3554:	0e 94 32 24 	call	0x4864	; 0x4864 <xTaskRemoveFromEventList>
    3558:	88 23       	and	r24, r24
    355a:	81 f2       	breq	.-96     	; 0x34fc <xQueueGenericSend+0x116>
    355c:	f6 cf       	rjmp	.-20     	; 0x354a <xQueueGenericSend+0x164>
    355e:	f8 01       	movw	r30, r16
    3560:	84 8d       	ldd	r24, Z+28	; 0x1c
    3562:	88 23       	and	r24, r24
    3564:	09 f4       	brne	.+2      	; 0x3568 <xQueueGenericSend+0x182>
    3566:	59 cf       	rjmp	.-334    	; 0x341a <xQueueGenericSend+0x34>
    3568:	62 ef       	ldi	r22, 0xF2	; 242
    356a:	72 e0       	ldi	r23, 0x02	; 2
    356c:	8c e8       	ldi	r24, 0x8C	; 140
    356e:	90 e2       	ldi	r25, 0x20	; 32
    3570:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3574:	52 cf       	rjmp	.-348    	; 0x341a <xQueueGenericSend+0x34>
    3576:	61 ef       	ldi	r22, 0xF1	; 241
    3578:	72 e0       	ldi	r23, 0x02	; 2
    357a:	8c e8       	ldi	r24, 0x8C	; 140
    357c:	90 e2       	ldi	r25, 0x20	; 32
    357e:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3582:	47 cf       	rjmp	.-370    	; 0x3412 <xQueueGenericSend+0x2c>

00003584 <xQueueCreateMutex>:
    3584:	cf 93       	push	r28
    3586:	df 93       	push	r29
    3588:	48 2f       	mov	r20, r24
    358a:	60 e0       	ldi	r22, 0x00	; 0
    358c:	81 e0       	ldi	r24, 0x01	; 1
    358e:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
    3592:	ec 01       	movw	r28, r24
    3594:	00 97       	sbiw	r24, 0x00	; 0
    3596:	61 f0       	breq	.+24     	; 0x35b0 <xQueueCreateMutex+0x2c>
    3598:	1c 82       	std	Y+4, r1	; 0x04
    359a:	1d 82       	std	Y+5, r1	; 0x05
    359c:	18 82       	st	Y, r1
    359e:	19 82       	std	Y+1, r1	; 0x01
    35a0:	1e 82       	std	Y+6, r1	; 0x06
    35a2:	20 e0       	ldi	r18, 0x00	; 0
    35a4:	40 e0       	ldi	r20, 0x00	; 0
    35a6:	50 e0       	ldi	r21, 0x00	; 0
    35a8:	60 e0       	ldi	r22, 0x00	; 0
    35aa:	70 e0       	ldi	r23, 0x00	; 0
    35ac:	0e 94 f3 19 	call	0x33e6	; 0x33e6 <xQueueGenericSend>
    35b0:	ce 01       	movw	r24, r28
    35b2:	df 91       	pop	r29
    35b4:	cf 91       	pop	r28
    35b6:	08 95       	ret

000035b8 <xQueueGenericSendFromISR>:
    35b8:	cf 92       	push	r12
    35ba:	df 92       	push	r13
    35bc:	ef 92       	push	r14
    35be:	ff 92       	push	r15
    35c0:	0f 93       	push	r16
    35c2:	1f 93       	push	r17
    35c4:	cf 93       	push	r28
    35c6:	df 93       	push	r29
    35c8:	ec 01       	movw	r28, r24
    35ca:	8b 01       	movw	r16, r22
    35cc:	6a 01       	movw	r12, r20
    35ce:	f2 2e       	mov	r15, r18
    35d0:	89 2b       	or	r24, r25
    35d2:	09 f4       	brne	.+2      	; 0x35d6 <xQueueGenericSendFromISR+0x1e>
    35d4:	45 c0       	rjmp	.+138    	; 0x3660 <xQueueGenericSendFromISR+0xa8>
    35d6:	01 15       	cp	r16, r1
    35d8:	11 05       	cpc	r17, r1
    35da:	c1 f1       	breq	.+112    	; 0x364c <xQueueGenericSendFromISR+0x94>
    35dc:	82 e0       	ldi	r24, 0x02	; 2
    35de:	f8 16       	cp	r15, r24
    35e0:	71 f0       	breq	.+28     	; 0x35fe <xQueueGenericSendFromISR+0x46>
    35e2:	9a 8d       	ldd	r25, Y+26	; 0x1a
    35e4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    35e6:	98 17       	cp	r25, r24
    35e8:	a0 f0       	brcs	.+40     	; 0x3612 <xQueueGenericSendFromISR+0x5a>
    35ea:	80 e0       	ldi	r24, 0x00	; 0
    35ec:	df 91       	pop	r29
    35ee:	cf 91       	pop	r28
    35f0:	1f 91       	pop	r17
    35f2:	0f 91       	pop	r16
    35f4:	ff 90       	pop	r15
    35f6:	ef 90       	pop	r14
    35f8:	df 90       	pop	r13
    35fa:	cf 90       	pop	r12
    35fc:	08 95       	ret
    35fe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3600:	81 30       	cpi	r24, 0x01	; 1
    3602:	31 f0       	breq	.+12     	; 0x3610 <xQueueGenericSendFromISR+0x58>
    3604:	65 ec       	ldi	r22, 0xC5	; 197
    3606:	73 e0       	ldi	r23, 0x03	; 3
    3608:	8c e8       	ldi	r24, 0x8C	; 140
    360a:	90 e2       	ldi	r25, 0x20	; 32
    360c:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3610:	8a 8d       	ldd	r24, Y+26	; 0x1a
    3612:	ee 8c       	ldd	r14, Y+30	; 0x1e
    3614:	4f 2d       	mov	r20, r15
    3616:	b8 01       	movw	r22, r16
    3618:	ce 01       	movw	r24, r28
    361a:	0e 94 9d 18 	call	0x313a	; 0x313a <prvCopyDataToQueue>
    361e:	ef ef       	ldi	r30, 0xFF	; 255
    3620:	ee 16       	cp	r14, r30
    3622:	21 f0       	breq	.+8      	; 0x362c <xQueueGenericSendFromISR+0x74>
    3624:	e3 94       	inc	r14
    3626:	ee 8e       	std	Y+30, r14	; 0x1e
    3628:	81 e0       	ldi	r24, 0x01	; 1
    362a:	e0 cf       	rjmp	.-64     	; 0x35ec <xQueueGenericSendFromISR+0x34>
    362c:	89 89       	ldd	r24, Y+17	; 0x11
    362e:	88 23       	and	r24, r24
    3630:	d9 f3       	breq	.-10     	; 0x3628 <xQueueGenericSendFromISR+0x70>
    3632:	ce 01       	movw	r24, r28
    3634:	41 96       	adiw	r24, 0x11	; 17
    3636:	0e 94 32 24 	call	0x4864	; 0x4864 <xTaskRemoveFromEventList>
    363a:	88 23       	and	r24, r24
    363c:	a9 f3       	breq	.-22     	; 0x3628 <xQueueGenericSendFromISR+0x70>
    363e:	c1 14       	cp	r12, r1
    3640:	d1 04       	cpc	r13, r1
    3642:	91 f3       	breq	.-28     	; 0x3628 <xQueueGenericSendFromISR+0x70>
    3644:	81 e0       	ldi	r24, 0x01	; 1
    3646:	f6 01       	movw	r30, r12
    3648:	80 83       	st	Z, r24
    364a:	d0 cf       	rjmp	.-96     	; 0x35ec <xQueueGenericSendFromISR+0x34>
    364c:	8c 8d       	ldd	r24, Y+28	; 0x1c
    364e:	88 23       	and	r24, r24
    3650:	29 f2       	breq	.-118    	; 0x35dc <xQueueGenericSendFromISR+0x24>
    3652:	64 ec       	ldi	r22, 0xC4	; 196
    3654:	73 e0       	ldi	r23, 0x03	; 3
    3656:	8c e8       	ldi	r24, 0x8C	; 140
    3658:	90 e2       	ldi	r25, 0x20	; 32
    365a:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    365e:	be cf       	rjmp	.-132    	; 0x35dc <xQueueGenericSendFromISR+0x24>
    3660:	63 ec       	ldi	r22, 0xC3	; 195
    3662:	73 e0       	ldi	r23, 0x03	; 3
    3664:	8c e8       	ldi	r24, 0x8C	; 140
    3666:	90 e2       	ldi	r25, 0x20	; 32
    3668:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    366c:	b4 cf       	rjmp	.-152    	; 0x35d6 <xQueueGenericSendFromISR+0x1e>

0000366e <xQueueGiveFromISR>:
    366e:	0f 93       	push	r16
    3670:	1f 93       	push	r17
    3672:	cf 93       	push	r28
    3674:	df 93       	push	r29
    3676:	ec 01       	movw	r28, r24
    3678:	8b 01       	movw	r16, r22
    367a:	89 2b       	or	r24, r25
    367c:	09 f4       	brne	.+2      	; 0x3680 <xQueueGiveFromISR+0x12>
    367e:	43 c0       	rjmp	.+134    	; 0x3706 <xQueueGiveFromISR+0x98>
    3680:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3682:	81 11       	cpse	r24, r1
    3684:	1b c0       	rjmp	.+54     	; 0x36bc <xQueueGiveFromISR+0x4e>
    3686:	88 81       	ld	r24, Y
    3688:	99 81       	ldd	r25, Y+1	; 0x01
    368a:	89 2b       	or	r24, r25
    368c:	09 f1       	breq	.+66     	; 0x36d0 <xQueueGiveFromISR+0x62>
    368e:	8a 8d       	ldd	r24, Y+26	; 0x1a
    3690:	9b 8d       	ldd	r25, Y+27	; 0x1b
    3692:	89 17       	cp	r24, r25
    3694:	68 f4       	brcc	.+26     	; 0x36b0 <xQueueGiveFromISR+0x42>
    3696:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3698:	8f 5f       	subi	r24, 0xFF	; 255
    369a:	8a 8f       	std	Y+26, r24	; 0x1a
    369c:	9f 3f       	cpi	r25, 0xFF	; 255
    369e:	19 f1       	breq	.+70     	; 0x36e6 <xQueueGiveFromISR+0x78>
    36a0:	9f 5f       	subi	r25, 0xFF	; 255
    36a2:	9e 8f       	std	Y+30, r25	; 0x1e
    36a4:	81 e0       	ldi	r24, 0x01	; 1
    36a6:	df 91       	pop	r29
    36a8:	cf 91       	pop	r28
    36aa:	1f 91       	pop	r17
    36ac:	0f 91       	pop	r16
    36ae:	08 95       	ret
    36b0:	80 e0       	ldi	r24, 0x00	; 0
    36b2:	df 91       	pop	r29
    36b4:	cf 91       	pop	r28
    36b6:	1f 91       	pop	r17
    36b8:	0f 91       	pop	r16
    36ba:	08 95       	ret
    36bc:	64 e6       	ldi	r22, 0x64	; 100
    36be:	74 e0       	ldi	r23, 0x04	; 4
    36c0:	8c e8       	ldi	r24, 0x8C	; 140
    36c2:	90 e2       	ldi	r25, 0x20	; 32
    36c4:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    36c8:	88 81       	ld	r24, Y
    36ca:	99 81       	ldd	r25, Y+1	; 0x01
    36cc:	89 2b       	or	r24, r25
    36ce:	f9 f6       	brne	.-66     	; 0x368e <xQueueGiveFromISR+0x20>
    36d0:	8c 81       	ldd	r24, Y+4	; 0x04
    36d2:	9d 81       	ldd	r25, Y+5	; 0x05
    36d4:	89 2b       	or	r24, r25
    36d6:	d9 f2       	breq	.-74     	; 0x368e <xQueueGiveFromISR+0x20>
    36d8:	69 e6       	ldi	r22, 0x69	; 105
    36da:	74 e0       	ldi	r23, 0x04	; 4
    36dc:	8c e8       	ldi	r24, 0x8C	; 140
    36de:	90 e2       	ldi	r25, 0x20	; 32
    36e0:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    36e4:	d4 cf       	rjmp	.-88     	; 0x368e <xQueueGiveFromISR+0x20>
    36e6:	89 89       	ldd	r24, Y+17	; 0x11
    36e8:	88 23       	and	r24, r24
    36ea:	e1 f2       	breq	.-72     	; 0x36a4 <xQueueGiveFromISR+0x36>
    36ec:	ce 01       	movw	r24, r28
    36ee:	41 96       	adiw	r24, 0x11	; 17
    36f0:	0e 94 32 24 	call	0x4864	; 0x4864 <xTaskRemoveFromEventList>
    36f4:	88 23       	and	r24, r24
    36f6:	b1 f2       	breq	.-84     	; 0x36a4 <xQueueGiveFromISR+0x36>
    36f8:	01 15       	cp	r16, r1
    36fa:	11 05       	cpc	r17, r1
    36fc:	99 f2       	breq	.-90     	; 0x36a4 <xQueueGiveFromISR+0x36>
    36fe:	81 e0       	ldi	r24, 0x01	; 1
    3700:	f8 01       	movw	r30, r16
    3702:	80 83       	st	Z, r24
    3704:	d0 cf       	rjmp	.-96     	; 0x36a6 <xQueueGiveFromISR+0x38>
    3706:	60 e6       	ldi	r22, 0x60	; 96
    3708:	74 e0       	ldi	r23, 0x04	; 4
    370a:	8c e8       	ldi	r24, 0x8C	; 140
    370c:	90 e2       	ldi	r25, 0x20	; 32
    370e:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3712:	b6 cf       	rjmp	.-148    	; 0x3680 <xQueueGiveFromISR+0x12>

00003714 <xQueueReceive>:
    3714:	af 92       	push	r10
    3716:	bf 92       	push	r11
    3718:	cf 92       	push	r12
    371a:	df 92       	push	r13
    371c:	ff 92       	push	r15
    371e:	0f 93       	push	r16
    3720:	1f 93       	push	r17
    3722:	cf 93       	push	r28
    3724:	df 93       	push	r29
    3726:	cd b7       	in	r28, 0x3d	; 61
    3728:	de b7       	in	r29, 0x3e	; 62
    372a:	25 97       	sbiw	r28, 0x05	; 5
    372c:	cd bf       	out	0x3d, r28	; 61
    372e:	de bf       	out	0x3e, r29	; 62
    3730:	8c 01       	movw	r16, r24
    3732:	5b 01       	movw	r10, r22
    3734:	4c 83       	std	Y+4, r20	; 0x04
    3736:	5d 83       	std	Y+5, r21	; 0x05
    3738:	89 2b       	or	r24, r25
    373a:	09 f4       	brne	.+2      	; 0x373e <xQueueReceive+0x2a>
    373c:	a1 c0       	rjmp	.+322    	; 0x3880 <xQueueReceive+0x16c>
    373e:	a1 14       	cp	r10, r1
    3740:	b1 04       	cpc	r11, r1
    3742:	09 f4       	brne	.+2      	; 0x3746 <xQueueReceive+0x32>
    3744:	91 c0       	rjmp	.+290    	; 0x3868 <xQueueReceive+0x154>
    3746:	20 e0       	ldi	r18, 0x00	; 0
    3748:	68 01       	movw	r12, r16
    374a:	f1 e1       	ldi	r31, 0x11	; 17
    374c:	cf 0e       	add	r12, r31
    374e:	d1 1c       	adc	r13, r1
    3750:	0f b6       	in	r0, 0x3f	; 63
    3752:	f8 94       	cli
    3754:	0f 92       	push	r0
    3756:	f8 01       	movw	r30, r16
    3758:	f2 8c       	ldd	r15, Z+26	; 0x1a
    375a:	f1 10       	cpse	r15, r1
    375c:	6a c0       	rjmp	.+212    	; 0x3832 <xQueueReceive+0x11e>
    375e:	8c 81       	ldd	r24, Y+4	; 0x04
    3760:	9d 81       	ldd	r25, Y+5	; 0x05
    3762:	89 2b       	or	r24, r25
    3764:	09 f4       	brne	.+2      	; 0x3768 <xQueueReceive+0x54>
    3766:	73 c0       	rjmp	.+230    	; 0x384e <xQueueReceive+0x13a>
    3768:	22 23       	and	r18, r18
    376a:	09 f4       	brne	.+2      	; 0x376e <xQueueReceive+0x5a>
    376c:	59 c0       	rjmp	.+178    	; 0x3820 <xQueueReceive+0x10c>
    376e:	0f 90       	pop	r0
    3770:	0f be       	out	0x3f, r0	; 63
    3772:	0e 94 14 22 	call	0x4428	; 0x4428 <vTaskSuspendAll>
    3776:	0f b6       	in	r0, 0x3f	; 63
    3778:	f8 94       	cli
    377a:	0f 92       	push	r0
    377c:	f8 01       	movw	r30, r16
    377e:	85 8d       	ldd	r24, Z+29	; 0x1d
    3780:	8f 3f       	cpi	r24, 0xFF	; 255
    3782:	09 f4       	brne	.+2      	; 0x3786 <xQueueReceive+0x72>
    3784:	54 c0       	rjmp	.+168    	; 0x382e <xQueueReceive+0x11a>
    3786:	f8 01       	movw	r30, r16
    3788:	86 8d       	ldd	r24, Z+30	; 0x1e
    378a:	8f 3f       	cpi	r24, 0xFF	; 255
    378c:	09 f4       	brne	.+2      	; 0x3790 <xQueueReceive+0x7c>
    378e:	4d c0       	rjmp	.+154    	; 0x382a <xQueueReceive+0x116>
    3790:	0f 90       	pop	r0
    3792:	0f be       	out	0x3f, r0	; 63
    3794:	be 01       	movw	r22, r28
    3796:	6c 5f       	subi	r22, 0xFC	; 252
    3798:	7f 4f       	sbci	r23, 0xFF	; 255
    379a:	ce 01       	movw	r24, r28
    379c:	01 96       	adiw	r24, 0x01	; 1
    379e:	0e 94 94 24 	call	0x4928	; 0x4928 <xTaskCheckForTimeOut>
    37a2:	81 11       	cpse	r24, r1
    37a4:	22 c0       	rjmp	.+68     	; 0x37ea <xQueueReceive+0xd6>
    37a6:	0f b6       	in	r0, 0x3f	; 63
    37a8:	f8 94       	cli
    37aa:	0f 92       	push	r0
    37ac:	f8 01       	movw	r30, r16
    37ae:	82 8d       	ldd	r24, Z+26	; 0x1a
    37b0:	0f 90       	pop	r0
    37b2:	0f be       	out	0x3f, r0	; 63
    37b4:	81 11       	cpse	r24, r1
    37b6:	12 c0       	rjmp	.+36     	; 0x37dc <xQueueReceive+0xc8>
    37b8:	6c 81       	ldd	r22, Y+4	; 0x04
    37ba:	7d 81       	ldd	r23, Y+5	; 0x05
    37bc:	c6 01       	movw	r24, r12
    37be:	0e 94 12 24 	call	0x4824	; 0x4824 <vTaskPlaceOnEventList>
    37c2:	c8 01       	movw	r24, r16
    37c4:	0e 94 0f 19 	call	0x321e	; 0x321e <prvUnlockQueue>
    37c8:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    37cc:	88 23       	and	r24, r24
    37ce:	11 f0       	breq	.+4      	; 0x37d4 <xQueueReceive+0xc0>
    37d0:	21 e0       	ldi	r18, 0x01	; 1
    37d2:	be cf       	rjmp	.-132    	; 0x3750 <xQueueReceive+0x3c>
    37d4:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    37d8:	21 e0       	ldi	r18, 0x01	; 1
    37da:	ba cf       	rjmp	.-140    	; 0x3750 <xQueueReceive+0x3c>
    37dc:	c8 01       	movw	r24, r16
    37de:	0e 94 0f 19 	call	0x321e	; 0x321e <prvUnlockQueue>
    37e2:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    37e6:	21 e0       	ldi	r18, 0x01	; 1
    37e8:	b3 cf       	rjmp	.-154    	; 0x3750 <xQueueReceive+0x3c>
    37ea:	c8 01       	movw	r24, r16
    37ec:	0e 94 0f 19 	call	0x321e	; 0x321e <prvUnlockQueue>
    37f0:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    37f4:	0f b6       	in	r0, 0x3f	; 63
    37f6:	f8 94       	cli
    37f8:	0f 92       	push	r0
    37fa:	f8 01       	movw	r30, r16
    37fc:	82 8d       	ldd	r24, Z+26	; 0x1a
    37fe:	0f 90       	pop	r0
    3800:	0f be       	out	0x3f, r0	; 63
    3802:	81 11       	cpse	r24, r1
    3804:	e5 cf       	rjmp	.-54     	; 0x37d0 <xQueueReceive+0xbc>
    3806:	25 96       	adiw	r28, 0x05	; 5
    3808:	cd bf       	out	0x3d, r28	; 61
    380a:	de bf       	out	0x3e, r29	; 62
    380c:	df 91       	pop	r29
    380e:	cf 91       	pop	r28
    3810:	1f 91       	pop	r17
    3812:	0f 91       	pop	r16
    3814:	ff 90       	pop	r15
    3816:	df 90       	pop	r13
    3818:	cf 90       	pop	r12
    381a:	bf 90       	pop	r11
    381c:	af 90       	pop	r10
    381e:	08 95       	ret
    3820:	ce 01       	movw	r24, r28
    3822:	01 96       	adiw	r24, 0x01	; 1
    3824:	0e 94 89 24 	call	0x4912	; 0x4912 <vTaskInternalSetTimeOutState>
    3828:	a2 cf       	rjmp	.-188    	; 0x376e <xQueueReceive+0x5a>
    382a:	16 8e       	std	Z+30, r1	; 0x1e
    382c:	b1 cf       	rjmp	.-158    	; 0x3790 <xQueueReceive+0x7c>
    382e:	15 8e       	std	Z+29, r1	; 0x1d
    3830:	aa cf       	rjmp	.-172    	; 0x3786 <xQueueReceive+0x72>
    3832:	b5 01       	movw	r22, r10
    3834:	c8 01       	movw	r24, r16
    3836:	0e 94 f7 18 	call	0x31ee	; 0x31ee <prvCopyDataFromQueue>
    383a:	fa 94       	dec	r15
    383c:	f8 01       	movw	r30, r16
    383e:	f2 8e       	std	Z+26, r15	; 0x1a
    3840:	80 85       	ldd	r24, Z+8	; 0x08
    3842:	81 11       	cpse	r24, r1
    3844:	08 c0       	rjmp	.+16     	; 0x3856 <xQueueReceive+0x142>
    3846:	0f 90       	pop	r0
    3848:	0f be       	out	0x3f, r0	; 63
    384a:	81 e0       	ldi	r24, 0x01	; 1
    384c:	dc cf       	rjmp	.-72     	; 0x3806 <xQueueReceive+0xf2>
    384e:	0f 90       	pop	r0
    3850:	0f be       	out	0x3f, r0	; 63
    3852:	80 e0       	ldi	r24, 0x00	; 0
    3854:	d8 cf       	rjmp	.-80     	; 0x3806 <xQueueReceive+0xf2>
    3856:	c8 01       	movw	r24, r16
    3858:	08 96       	adiw	r24, 0x08	; 8
    385a:	0e 94 32 24 	call	0x4864	; 0x4864 <xTaskRemoveFromEventList>
    385e:	88 23       	and	r24, r24
    3860:	91 f3       	breq	.-28     	; 0x3846 <xQueueReceive+0x132>
    3862:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    3866:	ef cf       	rjmp	.-34     	; 0x3846 <xQueueReceive+0x132>
    3868:	f8 01       	movw	r30, r16
    386a:	84 8d       	ldd	r24, Z+28	; 0x1c
    386c:	88 23       	and	r24, r24
    386e:	09 f4       	brne	.+2      	; 0x3872 <xQueueReceive+0x15e>
    3870:	6a cf       	rjmp	.-300    	; 0x3746 <xQueueReceive+0x32>
    3872:	64 e0       	ldi	r22, 0x04	; 4
    3874:	75 e0       	ldi	r23, 0x05	; 5
    3876:	8c e8       	ldi	r24, 0x8C	; 140
    3878:	90 e2       	ldi	r25, 0x20	; 32
    387a:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    387e:	63 cf       	rjmp	.-314    	; 0x3746 <xQueueReceive+0x32>
    3880:	60 e0       	ldi	r22, 0x00	; 0
    3882:	75 e0       	ldi	r23, 0x05	; 5
    3884:	8c e8       	ldi	r24, 0x8C	; 140
    3886:	90 e2       	ldi	r25, 0x20	; 32
    3888:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    388c:	58 cf       	rjmp	.-336    	; 0x373e <xQueueReceive+0x2a>

0000388e <xQueueSemaphoreTake>:
    388e:	df 92       	push	r13
    3890:	ef 92       	push	r14
    3892:	ff 92       	push	r15
    3894:	0f 93       	push	r16
    3896:	1f 93       	push	r17
    3898:	cf 93       	push	r28
    389a:	df 93       	push	r29
    389c:	cd b7       	in	r28, 0x3d	; 61
    389e:	de b7       	in	r29, 0x3e	; 62
    38a0:	25 97       	sbiw	r28, 0x05	; 5
    38a2:	cd bf       	out	0x3d, r28	; 61
    38a4:	de bf       	out	0x3e, r29	; 62
    38a6:	8c 01       	movw	r16, r24
    38a8:	6c 83       	std	Y+4, r22	; 0x04
    38aa:	7d 83       	std	Y+5, r23	; 0x05
    38ac:	89 2b       	or	r24, r25
    38ae:	09 f4       	brne	.+2      	; 0x38b2 <xQueueSemaphoreTake+0x24>
    38b0:	d0 c0       	rjmp	.+416    	; 0x3a52 <xQueueSemaphoreTake+0x1c4>
    38b2:	d8 01       	movw	r26, r16
    38b4:	5c 96       	adiw	r26, 0x1c	; 28
    38b6:	8c 91       	ld	r24, X
    38b8:	81 11       	cpse	r24, r1
    38ba:	bb c0       	rjmp	.+374    	; 0x3a32 <xQueueSemaphoreTake+0x1a4>
    38bc:	d1 2c       	mov	r13, r1
    38be:	20 e0       	ldi	r18, 0x00	; 0
    38c0:	78 01       	movw	r14, r16
    38c2:	b1 e1       	ldi	r27, 0x11	; 17
    38c4:	eb 0e       	add	r14, r27
    38c6:	f1 1c       	adc	r15, r1
    38c8:	0f b6       	in	r0, 0x3f	; 63
    38ca:	f8 94       	cli
    38cc:	0f 92       	push	r0
    38ce:	f8 01       	movw	r30, r16
    38d0:	82 8d       	ldd	r24, Z+26	; 0x1a
    38d2:	81 11       	cpse	r24, r1
    38d4:	89 c0       	rjmp	.+274    	; 0x39e8 <xQueueSemaphoreTake+0x15a>
    38d6:	8c 81       	ldd	r24, Y+4	; 0x04
    38d8:	9d 81       	ldd	r25, Y+5	; 0x05
    38da:	89 2b       	or	r24, r25
    38dc:	09 f4       	brne	.+2      	; 0x38e0 <xQueueSemaphoreTake+0x52>
    38de:	9d c0       	rjmp	.+314    	; 0x3a1a <xQueueSemaphoreTake+0x18c>
    38e0:	22 23       	and	r18, r18
    38e2:	09 f4       	brne	.+2      	; 0x38e6 <xQueueSemaphoreTake+0x58>
    38e4:	5f c0       	rjmp	.+190    	; 0x39a4 <xQueueSemaphoreTake+0x116>
    38e6:	0f 90       	pop	r0
    38e8:	0f be       	out	0x3f, r0	; 63
    38ea:	0e 94 14 22 	call	0x4428	; 0x4428 <vTaskSuspendAll>
    38ee:	0f b6       	in	r0, 0x3f	; 63
    38f0:	f8 94       	cli
    38f2:	0f 92       	push	r0
    38f4:	d8 01       	movw	r26, r16
    38f6:	5d 96       	adiw	r26, 0x1d	; 29
    38f8:	8c 91       	ld	r24, X
    38fa:	5d 97       	sbiw	r26, 0x1d	; 29
    38fc:	8f 3f       	cpi	r24, 0xFF	; 255
    38fe:	09 f4       	brne	.+2      	; 0x3902 <xQueueSemaphoreTake+0x74>
    3900:	56 c0       	rjmp	.+172    	; 0x39ae <xQueueSemaphoreTake+0x120>
    3902:	f8 01       	movw	r30, r16
    3904:	86 8d       	ldd	r24, Z+30	; 0x1e
    3906:	8f 3f       	cpi	r24, 0xFF	; 255
    3908:	09 f4       	brne	.+2      	; 0x390c <xQueueSemaphoreTake+0x7e>
    390a:	58 c0       	rjmp	.+176    	; 0x39bc <xQueueSemaphoreTake+0x12e>
    390c:	0f 90       	pop	r0
    390e:	0f be       	out	0x3f, r0	; 63
    3910:	be 01       	movw	r22, r28
    3912:	6c 5f       	subi	r22, 0xFC	; 252
    3914:	7f 4f       	sbci	r23, 0xFF	; 255
    3916:	ce 01       	movw	r24, r28
    3918:	01 96       	adiw	r24, 0x01	; 1
    391a:	0e 94 94 24 	call	0x4928	; 0x4928 <xTaskCheckForTimeOut>
    391e:	81 11       	cpse	r24, r1
    3920:	23 c0       	rjmp	.+70     	; 0x3968 <xQueueSemaphoreTake+0xda>
    3922:	0f b6       	in	r0, 0x3f	; 63
    3924:	f8 94       	cli
    3926:	0f 92       	push	r0
    3928:	d8 01       	movw	r26, r16
    392a:	5a 96       	adiw	r26, 0x1a	; 26
    392c:	8c 91       	ld	r24, X
    392e:	5a 97       	sbiw	r26, 0x1a	; 26
    3930:	0f 90       	pop	r0
    3932:	0f be       	out	0x3f, r0	; 63
    3934:	81 11       	cpse	r24, r1
    3936:	44 c0       	rjmp	.+136    	; 0x39c0 <xQueueSemaphoreTake+0x132>
    3938:	f8 01       	movw	r30, r16
    393a:	80 81       	ld	r24, Z
    393c:	91 81       	ldd	r25, Z+1	; 0x01
    393e:	89 2b       	or	r24, r25
    3940:	09 f4       	brne	.+2      	; 0x3944 <xQueueSemaphoreTake+0xb6>
    3942:	45 c0       	rjmp	.+138    	; 0x39ce <xQueueSemaphoreTake+0x140>
    3944:	6c 81       	ldd	r22, Y+4	; 0x04
    3946:	7d 81       	ldd	r23, Y+5	; 0x05
    3948:	c7 01       	movw	r24, r14
    394a:	0e 94 12 24 	call	0x4824	; 0x4824 <vTaskPlaceOnEventList>
    394e:	c8 01       	movw	r24, r16
    3950:	0e 94 0f 19 	call	0x321e	; 0x321e <prvUnlockQueue>
    3954:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    3958:	88 23       	and	r24, r24
    395a:	11 f0       	breq	.+4      	; 0x3960 <xQueueSemaphoreTake+0xd2>
    395c:	21 e0       	ldi	r18, 0x01	; 1
    395e:	b4 cf       	rjmp	.-152    	; 0x38c8 <xQueueSemaphoreTake+0x3a>
    3960:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    3964:	21 e0       	ldi	r18, 0x01	; 1
    3966:	b0 cf       	rjmp	.-160    	; 0x38c8 <xQueueSemaphoreTake+0x3a>
    3968:	c8 01       	movw	r24, r16
    396a:	0e 94 0f 19 	call	0x321e	; 0x321e <prvUnlockQueue>
    396e:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    3972:	0f b6       	in	r0, 0x3f	; 63
    3974:	f8 94       	cli
    3976:	0f 92       	push	r0
    3978:	f8 01       	movw	r30, r16
    397a:	82 8d       	ldd	r24, Z+26	; 0x1a
    397c:	0f 90       	pop	r0
    397e:	0f be       	out	0x3f, r0	; 63
    3980:	81 11       	cpse	r24, r1
    3982:	ec cf       	rjmp	.-40     	; 0x395c <xQueueSemaphoreTake+0xce>
    3984:	dd 20       	and	r13, r13
    3986:	09 f4       	brne	.+2      	; 0x398a <xQueueSemaphoreTake+0xfc>
    3988:	72 c0       	rjmp	.+228    	; 0x3a6e <xQueueSemaphoreTake+0x1e0>
    398a:	0f b6       	in	r0, 0x3f	; 63
    398c:	f8 94       	cli
    398e:	0f 92       	push	r0
    3990:	81 89       	ldd	r24, Z+17	; 0x11
    3992:	81 11       	cpse	r24, r1
    3994:	65 c0       	rjmp	.+202    	; 0x3a60 <xQueueSemaphoreTake+0x1d2>
    3996:	60 e0       	ldi	r22, 0x00	; 0
    3998:	f8 01       	movw	r30, r16
    399a:	84 81       	ldd	r24, Z+4	; 0x04
    399c:	95 81       	ldd	r25, Z+5	; 0x05
    399e:	0e 94 b9 25 	call	0x4b72	; 0x4b72 <vTaskPriorityDisinheritAfterTimeout>
    39a2:	43 c0       	rjmp	.+134    	; 0x3a2a <xQueueSemaphoreTake+0x19c>
    39a4:	ce 01       	movw	r24, r28
    39a6:	01 96       	adiw	r24, 0x01	; 1
    39a8:	0e 94 89 24 	call	0x4912	; 0x4912 <vTaskInternalSetTimeOutState>
    39ac:	9c cf       	rjmp	.-200    	; 0x38e6 <xQueueSemaphoreTake+0x58>
    39ae:	5d 96       	adiw	r26, 0x1d	; 29
    39b0:	1c 92       	st	X, r1
    39b2:	f8 01       	movw	r30, r16
    39b4:	86 8d       	ldd	r24, Z+30	; 0x1e
    39b6:	8f 3f       	cpi	r24, 0xFF	; 255
    39b8:	09 f0       	breq	.+2      	; 0x39bc <xQueueSemaphoreTake+0x12e>
    39ba:	a8 cf       	rjmp	.-176    	; 0x390c <xQueueSemaphoreTake+0x7e>
    39bc:	16 8e       	std	Z+30, r1	; 0x1e
    39be:	a6 cf       	rjmp	.-180    	; 0x390c <xQueueSemaphoreTake+0x7e>
    39c0:	c8 01       	movw	r24, r16
    39c2:	0e 94 0f 19 	call	0x321e	; 0x321e <prvUnlockQueue>
    39c6:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    39ca:	21 e0       	ldi	r18, 0x01	; 1
    39cc:	7d cf       	rjmp	.-262    	; 0x38c8 <xQueueSemaphoreTake+0x3a>
    39ce:	0f b6       	in	r0, 0x3f	; 63
    39d0:	f8 94       	cli
    39d2:	0f 92       	push	r0
    39d4:	14 96       	adiw	r26, 0x04	; 4
    39d6:	8d 91       	ld	r24, X+
    39d8:	9c 91       	ld	r25, X
    39da:	15 97       	sbiw	r26, 0x05	; 5
    39dc:	0e 94 ef 24 	call	0x49de	; 0x49de <xTaskPriorityInherit>
    39e0:	d8 2e       	mov	r13, r24
    39e2:	0f 90       	pop	r0
    39e4:	0f be       	out	0x3f, r0	; 63
    39e6:	ae cf       	rjmp	.-164    	; 0x3944 <xQueueSemaphoreTake+0xb6>
    39e8:	81 50       	subi	r24, 0x01	; 1
    39ea:	82 8f       	std	Z+26, r24	; 0x1a
    39ec:	80 81       	ld	r24, Z
    39ee:	91 81       	ldd	r25, Z+1	; 0x01
    39f0:	89 2b       	or	r24, r25
    39f2:	09 f4       	brne	.+2      	; 0x39f6 <xQueueSemaphoreTake+0x168>
    39f4:	3e c0       	rjmp	.+124    	; 0x3a72 <xQueueSemaphoreTake+0x1e4>
    39f6:	f8 01       	movw	r30, r16
    39f8:	80 85       	ldd	r24, Z+8	; 0x08
    39fa:	81 11       	cpse	r24, r1
    39fc:	21 c0       	rjmp	.+66     	; 0x3a40 <xQueueSemaphoreTake+0x1b2>
    39fe:	0f 90       	pop	r0
    3a00:	0f be       	out	0x3f, r0	; 63
    3a02:	81 e0       	ldi	r24, 0x01	; 1
    3a04:	25 96       	adiw	r28, 0x05	; 5
    3a06:	cd bf       	out	0x3d, r28	; 61
    3a08:	de bf       	out	0x3e, r29	; 62
    3a0a:	df 91       	pop	r29
    3a0c:	cf 91       	pop	r28
    3a0e:	1f 91       	pop	r17
    3a10:	0f 91       	pop	r16
    3a12:	ff 90       	pop	r15
    3a14:	ef 90       	pop	r14
    3a16:	df 90       	pop	r13
    3a18:	08 95       	ret
    3a1a:	dd 20       	and	r13, r13
    3a1c:	31 f0       	breq	.+12     	; 0x3a2a <xQueueSemaphoreTake+0x19c>
    3a1e:	61 ee       	ldi	r22, 0xE1	; 225
    3a20:	75 e0       	ldi	r23, 0x05	; 5
    3a22:	8c e8       	ldi	r24, 0x8C	; 140
    3a24:	90 e2       	ldi	r25, 0x20	; 32
    3a26:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3a2a:	0f 90       	pop	r0
    3a2c:	0f be       	out	0x3f, r0	; 63
    3a2e:	80 e0       	ldi	r24, 0x00	; 0
    3a30:	e9 cf       	rjmp	.-46     	; 0x3a04 <xQueueSemaphoreTake+0x176>
    3a32:	65 e9       	ldi	r22, 0x95	; 149
    3a34:	75 e0       	ldi	r23, 0x05	; 5
    3a36:	8c e8       	ldi	r24, 0x8C	; 140
    3a38:	90 e2       	ldi	r25, 0x20	; 32
    3a3a:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3a3e:	3e cf       	rjmp	.-388    	; 0x38bc <xQueueSemaphoreTake+0x2e>
    3a40:	c8 01       	movw	r24, r16
    3a42:	08 96       	adiw	r24, 0x08	; 8
    3a44:	0e 94 32 24 	call	0x4864	; 0x4864 <xTaskRemoveFromEventList>
    3a48:	88 23       	and	r24, r24
    3a4a:	c9 f2       	breq	.-78     	; 0x39fe <xQueueSemaphoreTake+0x170>
    3a4c:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    3a50:	d6 cf       	rjmp	.-84     	; 0x39fe <xQueueSemaphoreTake+0x170>
    3a52:	61 e9       	ldi	r22, 0x91	; 145
    3a54:	75 e0       	ldi	r23, 0x05	; 5
    3a56:	8c e8       	ldi	r24, 0x8C	; 140
    3a58:	90 e2       	ldi	r25, 0x20	; 32
    3a5a:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3a5e:	29 cf       	rjmp	.-430    	; 0x38b2 <xQueueSemaphoreTake+0x24>
    3a60:	06 88       	ldd	r0, Z+22	; 0x16
    3a62:	f7 89       	ldd	r31, Z+23	; 0x17
    3a64:	e0 2d       	mov	r30, r0
    3a66:	80 81       	ld	r24, Z
    3a68:	6a e0       	ldi	r22, 0x0A	; 10
    3a6a:	68 1b       	sub	r22, r24
    3a6c:	95 cf       	rjmp	.-214    	; 0x3998 <xQueueSemaphoreTake+0x10a>
    3a6e:	80 e0       	ldi	r24, 0x00	; 0
    3a70:	c9 cf       	rjmp	.-110    	; 0x3a04 <xQueueSemaphoreTake+0x176>
    3a72:	0e 94 28 26 	call	0x4c50	; 0x4c50 <pvTaskIncrementMutexHeldCount>
    3a76:	d8 01       	movw	r26, r16
    3a78:	14 96       	adiw	r26, 0x04	; 4
    3a7a:	8d 93       	st	X+, r24
    3a7c:	9c 93       	st	X, r25
    3a7e:	15 97       	sbiw	r26, 0x05	; 5
    3a80:	ba cf       	rjmp	.-140    	; 0x39f6 <xQueueSemaphoreTake+0x168>

00003a82 <xQueuePeek>:
    3a82:	cf 92       	push	r12
    3a84:	df 92       	push	r13
    3a86:	ef 92       	push	r14
    3a88:	ff 92       	push	r15
    3a8a:	0f 93       	push	r16
    3a8c:	1f 93       	push	r17
    3a8e:	cf 93       	push	r28
    3a90:	df 93       	push	r29
    3a92:	cd b7       	in	r28, 0x3d	; 61
    3a94:	de b7       	in	r29, 0x3e	; 62
    3a96:	25 97       	sbiw	r28, 0x05	; 5
    3a98:	cd bf       	out	0x3d, r28	; 61
    3a9a:	de bf       	out	0x3e, r29	; 62
    3a9c:	8c 01       	movw	r16, r24
    3a9e:	6b 01       	movw	r12, r22
    3aa0:	4c 83       	std	Y+4, r20	; 0x04
    3aa2:	5d 83       	std	Y+5, r21	; 0x05
    3aa4:	89 2b       	or	r24, r25
    3aa6:	09 f4       	brne	.+2      	; 0x3aaa <xQueuePeek+0x28>
    3aa8:	a2 c0       	rjmp	.+324    	; 0x3bee <xQueuePeek+0x16c>
    3aaa:	c1 14       	cp	r12, r1
    3aac:	d1 04       	cpc	r13, r1
    3aae:	09 f4       	brne	.+2      	; 0x3ab2 <xQueuePeek+0x30>
    3ab0:	92 c0       	rjmp	.+292    	; 0x3bd6 <xQueuePeek+0x154>
    3ab2:	20 e0       	ldi	r18, 0x00	; 0
    3ab4:	78 01       	movw	r14, r16
    3ab6:	f1 e1       	ldi	r31, 0x11	; 17
    3ab8:	ef 0e       	add	r14, r31
    3aba:	f1 1c       	adc	r15, r1
    3abc:	0f b6       	in	r0, 0x3f	; 63
    3abe:	f8 94       	cli
    3ac0:	0f 92       	push	r0
    3ac2:	f8 01       	movw	r30, r16
    3ac4:	82 8d       	ldd	r24, Z+26	; 0x1a
    3ac6:	81 11       	cpse	r24, r1
    3ac8:	69 c0       	rjmp	.+210    	; 0x3b9c <xQueuePeek+0x11a>
    3aca:	8c 81       	ldd	r24, Y+4	; 0x04
    3acc:	9d 81       	ldd	r25, Y+5	; 0x05
    3ace:	89 2b       	or	r24, r25
    3ad0:	09 f4       	brne	.+2      	; 0x3ad4 <xQueuePeek+0x52>
    3ad2:	74 c0       	rjmp	.+232    	; 0x3bbc <xQueuePeek+0x13a>
    3ad4:	22 23       	and	r18, r18
    3ad6:	09 f4       	brne	.+2      	; 0x3ada <xQueuePeek+0x58>
    3ad8:	58 c0       	rjmp	.+176    	; 0x3b8a <xQueuePeek+0x108>
    3ada:	0f 90       	pop	r0
    3adc:	0f be       	out	0x3f, r0	; 63
    3ade:	0e 94 14 22 	call	0x4428	; 0x4428 <vTaskSuspendAll>
    3ae2:	0f b6       	in	r0, 0x3f	; 63
    3ae4:	f8 94       	cli
    3ae6:	0f 92       	push	r0
    3ae8:	f8 01       	movw	r30, r16
    3aea:	85 8d       	ldd	r24, Z+29	; 0x1d
    3aec:	8f 3f       	cpi	r24, 0xFF	; 255
    3aee:	09 f4       	brne	.+2      	; 0x3af2 <xQueuePeek+0x70>
    3af0:	53 c0       	rjmp	.+166    	; 0x3b98 <xQueuePeek+0x116>
    3af2:	f8 01       	movw	r30, r16
    3af4:	86 8d       	ldd	r24, Z+30	; 0x1e
    3af6:	8f 3f       	cpi	r24, 0xFF	; 255
    3af8:	09 f4       	brne	.+2      	; 0x3afc <xQueuePeek+0x7a>
    3afa:	4c c0       	rjmp	.+152    	; 0x3b94 <xQueuePeek+0x112>
    3afc:	0f 90       	pop	r0
    3afe:	0f be       	out	0x3f, r0	; 63
    3b00:	be 01       	movw	r22, r28
    3b02:	6c 5f       	subi	r22, 0xFC	; 252
    3b04:	7f 4f       	sbci	r23, 0xFF	; 255
    3b06:	ce 01       	movw	r24, r28
    3b08:	01 96       	adiw	r24, 0x01	; 1
    3b0a:	0e 94 94 24 	call	0x4928	; 0x4928 <xTaskCheckForTimeOut>
    3b0e:	81 11       	cpse	r24, r1
    3b10:	22 c0       	rjmp	.+68     	; 0x3b56 <xQueuePeek+0xd4>
    3b12:	0f b6       	in	r0, 0x3f	; 63
    3b14:	f8 94       	cli
    3b16:	0f 92       	push	r0
    3b18:	f8 01       	movw	r30, r16
    3b1a:	82 8d       	ldd	r24, Z+26	; 0x1a
    3b1c:	0f 90       	pop	r0
    3b1e:	0f be       	out	0x3f, r0	; 63
    3b20:	81 11       	cpse	r24, r1
    3b22:	12 c0       	rjmp	.+36     	; 0x3b48 <xQueuePeek+0xc6>
    3b24:	6c 81       	ldd	r22, Y+4	; 0x04
    3b26:	7d 81       	ldd	r23, Y+5	; 0x05
    3b28:	c7 01       	movw	r24, r14
    3b2a:	0e 94 12 24 	call	0x4824	; 0x4824 <vTaskPlaceOnEventList>
    3b2e:	c8 01       	movw	r24, r16
    3b30:	0e 94 0f 19 	call	0x321e	; 0x321e <prvUnlockQueue>
    3b34:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    3b38:	88 23       	and	r24, r24
    3b3a:	11 f0       	breq	.+4      	; 0x3b40 <xQueuePeek+0xbe>
    3b3c:	21 e0       	ldi	r18, 0x01	; 1
    3b3e:	be cf       	rjmp	.-132    	; 0x3abc <xQueuePeek+0x3a>
    3b40:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    3b44:	21 e0       	ldi	r18, 0x01	; 1
    3b46:	ba cf       	rjmp	.-140    	; 0x3abc <xQueuePeek+0x3a>
    3b48:	c8 01       	movw	r24, r16
    3b4a:	0e 94 0f 19 	call	0x321e	; 0x321e <prvUnlockQueue>
    3b4e:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    3b52:	21 e0       	ldi	r18, 0x01	; 1
    3b54:	b3 cf       	rjmp	.-154    	; 0x3abc <xQueuePeek+0x3a>
    3b56:	c8 01       	movw	r24, r16
    3b58:	0e 94 0f 19 	call	0x321e	; 0x321e <prvUnlockQueue>
    3b5c:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    3b60:	0f b6       	in	r0, 0x3f	; 63
    3b62:	f8 94       	cli
    3b64:	0f 92       	push	r0
    3b66:	f8 01       	movw	r30, r16
    3b68:	82 8d       	ldd	r24, Z+26	; 0x1a
    3b6a:	0f 90       	pop	r0
    3b6c:	0f be       	out	0x3f, r0	; 63
    3b6e:	81 11       	cpse	r24, r1
    3b70:	e5 cf       	rjmp	.-54     	; 0x3b3c <xQueuePeek+0xba>
    3b72:	25 96       	adiw	r28, 0x05	; 5
    3b74:	cd bf       	out	0x3d, r28	; 61
    3b76:	de bf       	out	0x3e, r29	; 62
    3b78:	df 91       	pop	r29
    3b7a:	cf 91       	pop	r28
    3b7c:	1f 91       	pop	r17
    3b7e:	0f 91       	pop	r16
    3b80:	ff 90       	pop	r15
    3b82:	ef 90       	pop	r14
    3b84:	df 90       	pop	r13
    3b86:	cf 90       	pop	r12
    3b88:	08 95       	ret
    3b8a:	ce 01       	movw	r24, r28
    3b8c:	01 96       	adiw	r24, 0x01	; 1
    3b8e:	0e 94 89 24 	call	0x4912	; 0x4912 <vTaskInternalSetTimeOutState>
    3b92:	a3 cf       	rjmp	.-186    	; 0x3ada <xQueuePeek+0x58>
    3b94:	16 8e       	std	Z+30, r1	; 0x1e
    3b96:	b2 cf       	rjmp	.-156    	; 0x3afc <xQueuePeek+0x7a>
    3b98:	15 8e       	std	Z+29, r1	; 0x1d
    3b9a:	ab cf       	rjmp	.-170    	; 0x3af2 <xQueuePeek+0x70>
    3b9c:	e6 80       	ldd	r14, Z+6	; 0x06
    3b9e:	f7 80       	ldd	r15, Z+7	; 0x07
    3ba0:	b6 01       	movw	r22, r12
    3ba2:	c8 01       	movw	r24, r16
    3ba4:	0e 94 f7 18 	call	0x31ee	; 0x31ee <prvCopyDataFromQueue>
    3ba8:	f8 01       	movw	r30, r16
    3baa:	e6 82       	std	Z+6, r14	; 0x06
    3bac:	f7 82       	std	Z+7, r15	; 0x07
    3bae:	81 89       	ldd	r24, Z+17	; 0x11
    3bb0:	81 11       	cpse	r24, r1
    3bb2:	08 c0       	rjmp	.+16     	; 0x3bc4 <xQueuePeek+0x142>
    3bb4:	0f 90       	pop	r0
    3bb6:	0f be       	out	0x3f, r0	; 63
    3bb8:	81 e0       	ldi	r24, 0x01	; 1
    3bba:	db cf       	rjmp	.-74     	; 0x3b72 <xQueuePeek+0xf0>
    3bbc:	0f 90       	pop	r0
    3bbe:	0f be       	out	0x3f, r0	; 63
    3bc0:	80 e0       	ldi	r24, 0x00	; 0
    3bc2:	d7 cf       	rjmp	.-82     	; 0x3b72 <xQueuePeek+0xf0>
    3bc4:	c8 01       	movw	r24, r16
    3bc6:	41 96       	adiw	r24, 0x11	; 17
    3bc8:	0e 94 32 24 	call	0x4864	; 0x4864 <xTaskRemoveFromEventList>
    3bcc:	88 23       	and	r24, r24
    3bce:	91 f3       	breq	.-28     	; 0x3bb4 <xQueuePeek+0x132>
    3bd0:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    3bd4:	ef cf       	rjmp	.-34     	; 0x3bb4 <xQueuePeek+0x132>
    3bd6:	f8 01       	movw	r30, r16
    3bd8:	84 8d       	ldd	r24, Z+28	; 0x1c
    3bda:	88 23       	and	r24, r24
    3bdc:	09 f4       	brne	.+2      	; 0x3be0 <xQueuePeek+0x15e>
    3bde:	69 cf       	rjmp	.-302    	; 0x3ab2 <xQueuePeek+0x30>
    3be0:	6c e6       	ldi	r22, 0x6C	; 108
    3be2:	76 e0       	ldi	r23, 0x06	; 6
    3be4:	8c e8       	ldi	r24, 0x8C	; 140
    3be6:	90 e2       	ldi	r25, 0x20	; 32
    3be8:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3bec:	62 cf       	rjmp	.-316    	; 0x3ab2 <xQueuePeek+0x30>
    3bee:	68 e6       	ldi	r22, 0x68	; 104
    3bf0:	76 e0       	ldi	r23, 0x06	; 6
    3bf2:	8c e8       	ldi	r24, 0x8C	; 140
    3bf4:	90 e2       	ldi	r25, 0x20	; 32
    3bf6:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3bfa:	57 cf       	rjmp	.-338    	; 0x3aaa <xQueuePeek+0x28>

00003bfc <xQueueReceiveFromISR>:
    3bfc:	cf 92       	push	r12
    3bfe:	df 92       	push	r13
    3c00:	ef 92       	push	r14
    3c02:	ff 92       	push	r15
    3c04:	0f 93       	push	r16
    3c06:	1f 93       	push	r17
    3c08:	cf 93       	push	r28
    3c0a:	df 93       	push	r29
    3c0c:	ec 01       	movw	r28, r24
    3c0e:	7b 01       	movw	r14, r22
    3c10:	6a 01       	movw	r12, r20
    3c12:	89 2b       	or	r24, r25
    3c14:	b9 f1       	breq	.+110    	; 0x3c84 <xQueueReceiveFromISR+0x88>
    3c16:	e1 14       	cp	r14, r1
    3c18:	f1 04       	cpc	r15, r1
    3c1a:	d1 f0       	breq	.+52     	; 0x3c50 <xQueueReceiveFromISR+0x54>
    3c1c:	1a 8d       	ldd	r17, Y+26	; 0x1a
    3c1e:	11 11       	cpse	r17, r1
    3c20:	0a c0       	rjmp	.+20     	; 0x3c36 <xQueueReceiveFromISR+0x3a>
    3c22:	80 e0       	ldi	r24, 0x00	; 0
    3c24:	df 91       	pop	r29
    3c26:	cf 91       	pop	r28
    3c28:	1f 91       	pop	r17
    3c2a:	0f 91       	pop	r16
    3c2c:	ff 90       	pop	r15
    3c2e:	ef 90       	pop	r14
    3c30:	df 90       	pop	r13
    3c32:	cf 90       	pop	r12
    3c34:	08 95       	ret
    3c36:	0d 8d       	ldd	r16, Y+29	; 0x1d
    3c38:	b7 01       	movw	r22, r14
    3c3a:	ce 01       	movw	r24, r28
    3c3c:	0e 94 f7 18 	call	0x31ee	; 0x31ee <prvCopyDataFromQueue>
    3c40:	11 50       	subi	r17, 0x01	; 1
    3c42:	1a 8f       	std	Y+26, r17	; 0x1a
    3c44:	0f 3f       	cpi	r16, 0xFF	; 255
    3c46:	71 f0       	breq	.+28     	; 0x3c64 <xQueueReceiveFromISR+0x68>
    3c48:	0f 5f       	subi	r16, 0xFF	; 255
    3c4a:	0d 8f       	std	Y+29, r16	; 0x1d
    3c4c:	81 e0       	ldi	r24, 0x01	; 1
    3c4e:	ea cf       	rjmp	.-44     	; 0x3c24 <xQueueReceiveFromISR+0x28>
    3c50:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3c52:	88 23       	and	r24, r24
    3c54:	19 f3       	breq	.-58     	; 0x3c1c <xQueueReceiveFromISR+0x20>
    3c56:	6c ef       	ldi	r22, 0xFC	; 252
    3c58:	76 e0       	ldi	r23, 0x06	; 6
    3c5a:	8c e8       	ldi	r24, 0x8C	; 140
    3c5c:	90 e2       	ldi	r25, 0x20	; 32
    3c5e:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3c62:	dc cf       	rjmp	.-72     	; 0x3c1c <xQueueReceiveFromISR+0x20>
    3c64:	88 85       	ldd	r24, Y+8	; 0x08
    3c66:	88 23       	and	r24, r24
    3c68:	89 f3       	breq	.-30     	; 0x3c4c <xQueueReceiveFromISR+0x50>
    3c6a:	ce 01       	movw	r24, r28
    3c6c:	08 96       	adiw	r24, 0x08	; 8
    3c6e:	0e 94 32 24 	call	0x4864	; 0x4864 <xTaskRemoveFromEventList>
    3c72:	88 23       	and	r24, r24
    3c74:	59 f3       	breq	.-42     	; 0x3c4c <xQueueReceiveFromISR+0x50>
    3c76:	c1 14       	cp	r12, r1
    3c78:	d1 04       	cpc	r13, r1
    3c7a:	41 f3       	breq	.-48     	; 0x3c4c <xQueueReceiveFromISR+0x50>
    3c7c:	81 e0       	ldi	r24, 0x01	; 1
    3c7e:	f6 01       	movw	r30, r12
    3c80:	80 83       	st	Z, r24
    3c82:	d0 cf       	rjmp	.-96     	; 0x3c24 <xQueueReceiveFromISR+0x28>
    3c84:	6b ef       	ldi	r22, 0xFB	; 251
    3c86:	76 e0       	ldi	r23, 0x06	; 6
    3c88:	8c e8       	ldi	r24, 0x8C	; 140
    3c8a:	90 e2       	ldi	r25, 0x20	; 32
    3c8c:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3c90:	c2 cf       	rjmp	.-124    	; 0x3c16 <xQueueReceiveFromISR+0x1a>

00003c92 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    3c92:	cf 93       	push	r28
    3c94:	df 93       	push	r29
    3c96:	ec 01       	movw	r28, r24
UBaseType_t uxReturn;

	configASSERT( xQueue );
    3c98:	89 2b       	or	r24, r25
    3c9a:	49 f0       	breq	.+18     	; 0x3cae <uxQueueMessagesWaiting+0x1c>

	taskENTER_CRITICAL();
    3c9c:	0f b6       	in	r0, 0x3f	; 63
    3c9e:	f8 94       	cli
    3ca0:	0f 92       	push	r0
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    3ca2:	8a 8d       	ldd	r24, Y+26	; 0x1a
	}
	taskEXIT_CRITICAL();
    3ca4:	0f 90       	pop	r0
    3ca6:	0f be       	out	0x3f, r0	; 63

	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    3ca8:	df 91       	pop	r29
    3caa:	cf 91       	pop	r28
    3cac:	08 95       	ret

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
UBaseType_t uxReturn;

	configASSERT( xQueue );
    3cae:	6a e8       	ldi	r22, 0x8A	; 138
    3cb0:	77 e0       	ldi	r23, 0x07	; 7
    3cb2:	8c e8       	ldi	r24, 0x8C	; 140
    3cb4:	90 e2       	ldi	r25, 0x20	; 32
    3cb6:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3cba:	f0 cf       	rjmp	.-32     	; 0x3c9c <uxQueueMessagesWaiting+0xa>

00003cbc <prvIdleTask>:
	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */

	return uxReturn;
}
    3cbc:	20 c0       	rjmp	.+64     	; 0x3cfe <prvIdleTask+0x42>
    3cbe:	0f b6       	in	r0, 0x3f	; 63
    3cc0:	f8 94       	cli
    3cc2:	0f 92       	push	r0
    3cc4:	e0 91 3a 26 	lds	r30, 0x263A	; 0x80263a <xTasksWaitingTermination+0x5>
    3cc8:	f0 91 3b 26 	lds	r31, 0x263B	; 0x80263b <xTasksWaitingTermination+0x6>
    3ccc:	c6 81       	ldd	r28, Z+6	; 0x06
    3cce:	d7 81       	ldd	r29, Z+7	; 0x07
    3cd0:	ce 01       	movw	r24, r28
    3cd2:	02 96       	adiw	r24, 0x02	; 2
    3cd4:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    3cd8:	80 91 2a 26 	lds	r24, 0x262A	; 0x80262a <uxCurrentNumberOfTasks>
    3cdc:	81 50       	subi	r24, 0x01	; 1
    3cde:	80 93 2a 26 	sts	0x262A, r24	; 0x80262a <uxCurrentNumberOfTasks>
    3ce2:	80 91 34 26 	lds	r24, 0x2634	; 0x802634 <uxDeletedTasksWaitingCleanUp>
    3ce6:	81 50       	subi	r24, 0x01	; 1
    3ce8:	80 93 34 26 	sts	0x2634, r24	; 0x802634 <uxDeletedTasksWaitingCleanUp>
    3cec:	0f 90       	pop	r0
    3cee:	0f be       	out	0x3f, r0	; 63
    3cf0:	8f 89       	ldd	r24, Y+23	; 0x17
    3cf2:	98 8d       	ldd	r25, Y+24	; 0x18
    3cf4:	0e 94 ed 15 	call	0x2bda	; 0x2bda <vPortFree>
    3cf8:	ce 01       	movw	r24, r28
    3cfa:	0e 94 ed 15 	call	0x2bda	; 0x2bda <vPortFree>
    3cfe:	80 91 34 26 	lds	r24, 0x2634	; 0x802634 <uxDeletedTasksWaitingCleanUp>
    3d02:	81 11       	cpse	r24, r1
    3d04:	dc cf       	rjmp	.-72     	; 0x3cbe <prvIdleTask+0x2>
    3d06:	80 91 5d 26 	lds	r24, 0x265D	; 0x80265d <pxReadyTasksLists>
    3d0a:	82 30       	cpi	r24, 0x02	; 2
    3d0c:	10 f0       	brcs	.+4      	; 0x3d12 <prvIdleTask+0x56>
    3d0e:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    3d12:	0e 94 3a 26 	call	0x4c74	; 0x4c74 <vApplicationIdleHook>
    3d16:	f3 cf       	rjmp	.-26     	; 0x3cfe <prvIdleTask+0x42>

00003d18 <prvResetNextTaskUnblockTime.part.0>:
    3d18:	e0 91 49 26 	lds	r30, 0x2649	; 0x802649 <pxDelayedTaskList>
    3d1c:	f0 91 4a 26 	lds	r31, 0x264A	; 0x80264a <pxDelayedTaskList+0x1>
    3d20:	05 80       	ldd	r0, Z+5	; 0x05
    3d22:	f6 81       	ldd	r31, Z+6	; 0x06
    3d24:	e0 2d       	mov	r30, r0
    3d26:	06 80       	ldd	r0, Z+6	; 0x06
    3d28:	f7 81       	ldd	r31, Z+7	; 0x07
    3d2a:	e0 2d       	mov	r30, r0
    3d2c:	82 81       	ldd	r24, Z+2	; 0x02
    3d2e:	93 81       	ldd	r25, Z+3	; 0x03
    3d30:	80 93 20 26 	sts	0x2620, r24	; 0x802620 <xNextTaskUnblockTime>
    3d34:	90 93 21 26 	sts	0x2621, r25	; 0x802621 <xNextTaskUnblockTime+0x1>
    3d38:	08 95       	ret

00003d3a <prvTaskIsTaskSuspended>:
    3d3a:	cf 93       	push	r28
    3d3c:	df 93       	push	r29
    3d3e:	ec 01       	movw	r28, r24
    3d40:	89 2b       	or	r24, r25
    3d42:	99 f0       	breq	.+38     	; 0x3d6a <prvTaskIsTaskSuspended+0x30>
    3d44:	8a 85       	ldd	r24, Y+10	; 0x0a
    3d46:	9b 85       	ldd	r25, Y+11	; 0x0b
    3d48:	8b 52       	subi	r24, 0x2B	; 43
    3d4a:	96 42       	sbci	r25, 0x26	; 38
    3d4c:	21 f0       	breq	.+8      	; 0x3d56 <prvTaskIsTaskSuspended+0x1c>
    3d4e:	80 e0       	ldi	r24, 0x00	; 0
    3d50:	df 91       	pop	r29
    3d52:	cf 91       	pop	r28
    3d54:	08 95       	ret
    3d56:	2c 89       	ldd	r18, Y+20	; 0x14
    3d58:	3d 89       	ldd	r19, Y+21	; 0x15
    3d5a:	86 e2       	ldi	r24, 0x26	; 38
    3d5c:	2e 33       	cpi	r18, 0x3E	; 62
    3d5e:	38 07       	cpc	r19, r24
    3d60:	b1 f3       	breq	.-20     	; 0x3d4e <prvTaskIsTaskSuspended+0x14>
    3d62:	81 e0       	ldi	r24, 0x01	; 1
    3d64:	23 2b       	or	r18, r19
    3d66:	99 f7       	brne	.-26     	; 0x3d4e <prvTaskIsTaskSuspended+0x14>
    3d68:	f3 cf       	rjmp	.-26     	; 0x3d50 <prvTaskIsTaskSuspended+0x16>
    3d6a:	62 ef       	ldi	r22, 0xF2	; 242
    3d6c:	76 e0       	ldi	r23, 0x06	; 6
    3d6e:	80 ea       	ldi	r24, 0xA0	; 160
    3d70:	90 e2       	ldi	r25, 0x20	; 32
    3d72:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3d76:	e6 cf       	rjmp	.-52     	; 0x3d44 <prvTaskIsTaskSuspended+0xa>

00003d78 <prvAddCurrentTaskToDelayedList>:
    3d78:	ff 92       	push	r15
    3d7a:	0f 93       	push	r16
    3d7c:	1f 93       	push	r17
    3d7e:	cf 93       	push	r28
    3d80:	df 93       	push	r29
    3d82:	ec 01       	movw	r28, r24
    3d84:	f6 2e       	mov	r15, r22
    3d86:	00 91 28 26 	lds	r16, 0x2628	; 0x802628 <xTickCount>
    3d8a:	10 91 29 26 	lds	r17, 0x2629	; 0x802629 <xTickCount+0x1>
    3d8e:	80 91 b7 26 	lds	r24, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    3d92:	90 91 b8 26 	lds	r25, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    3d96:	02 96       	adiw	r24, 0x02	; 2
    3d98:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    3d9c:	cf 3f       	cpi	r28, 0xFF	; 255
    3d9e:	8f ef       	ldi	r24, 0xFF	; 255
    3da0:	d8 07       	cpc	r29, r24
    3da2:	a9 f1       	breq	.+106    	; 0x3e0e <prvAddCurrentTaskToDelayedList+0x96>
    3da4:	c0 0f       	add	r28, r16
    3da6:	d1 1f       	adc	r29, r17
    3da8:	e0 91 b7 26 	lds	r30, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    3dac:	f0 91 b8 26 	lds	r31, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    3db0:	c2 83       	std	Z+2, r28	; 0x02
    3db2:	d3 83       	std	Z+3, r29	; 0x03
    3db4:	60 91 b7 26 	lds	r22, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    3db8:	70 91 b8 26 	lds	r23, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    3dbc:	c0 17       	cp	r28, r16
    3dbe:	d1 07       	cpc	r29, r17
    3dc0:	c8 f0       	brcs	.+50     	; 0x3df4 <prvAddCurrentTaskToDelayedList+0x7c>
    3dc2:	80 91 49 26 	lds	r24, 0x2649	; 0x802649 <pxDelayedTaskList>
    3dc6:	90 91 4a 26 	lds	r25, 0x264A	; 0x80264a <pxDelayedTaskList+0x1>
    3dca:	6e 5f       	subi	r22, 0xFE	; 254
    3dcc:	7f 4f       	sbci	r23, 0xFF	; 255
    3dce:	0e 94 4b 16 	call	0x2c96	; 0x2c96 <vListInsert>
    3dd2:	80 91 20 26 	lds	r24, 0x2620	; 0x802620 <xNextTaskUnblockTime>
    3dd6:	90 91 21 26 	lds	r25, 0x2621	; 0x802621 <xNextTaskUnblockTime+0x1>
    3dda:	c8 17       	cp	r28, r24
    3ddc:	d9 07       	cpc	r29, r25
    3dde:	20 f4       	brcc	.+8      	; 0x3de8 <prvAddCurrentTaskToDelayedList+0x70>
    3de0:	c0 93 20 26 	sts	0x2620, r28	; 0x802620 <xNextTaskUnblockTime>
    3de4:	d0 93 21 26 	sts	0x2621, r29	; 0x802621 <xNextTaskUnblockTime+0x1>
    3de8:	df 91       	pop	r29
    3dea:	cf 91       	pop	r28
    3dec:	1f 91       	pop	r17
    3dee:	0f 91       	pop	r16
    3df0:	ff 90       	pop	r15
    3df2:	08 95       	ret
    3df4:	80 91 47 26 	lds	r24, 0x2647	; 0x802647 <pxOverflowDelayedTaskList>
    3df8:	90 91 48 26 	lds	r25, 0x2648	; 0x802648 <pxOverflowDelayedTaskList+0x1>
    3dfc:	6e 5f       	subi	r22, 0xFE	; 254
    3dfe:	7f 4f       	sbci	r23, 0xFF	; 255
    3e00:	df 91       	pop	r29
    3e02:	cf 91       	pop	r28
    3e04:	1f 91       	pop	r17
    3e06:	0f 91       	pop	r16
    3e08:	ff 90       	pop	r15
    3e0a:	0c 94 4b 16 	jmp	0x2c96	; 0x2c96 <vListInsert>
    3e0e:	ff 20       	and	r15, r15
    3e10:	49 f2       	breq	.-110    	; 0x3da4 <prvAddCurrentTaskToDelayedList+0x2c>
    3e12:	60 91 b7 26 	lds	r22, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    3e16:	70 91 b8 26 	lds	r23, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    3e1a:	6e 5f       	subi	r22, 0xFE	; 254
    3e1c:	7f 4f       	sbci	r23, 0xFF	; 255
    3e1e:	8b e2       	ldi	r24, 0x2B	; 43
    3e20:	96 e2       	ldi	r25, 0x26	; 38
    3e22:	df 91       	pop	r29
    3e24:	cf 91       	pop	r28
    3e26:	1f 91       	pop	r17
    3e28:	0f 91       	pop	r16
    3e2a:	ff 90       	pop	r15
    3e2c:	0c 94 2a 16 	jmp	0x2c54	; 0x2c54 <vListInsertEnd>

00003e30 <vTaskSwitchContext.part.5>:
    3e30:	0f 93       	push	r16
    3e32:	1f 93       	push	r17
    3e34:	cf 93       	push	r28
    3e36:	10 92 24 26 	sts	0x2624, r1	; 0x802624 <xYieldPending>
    3e3a:	20 91 20 08 	lds	r18, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x700820>
    3e3e:	30 91 21 08 	lds	r19, 0x0821	; 0x800821 <__TEXT_REGION_LENGTH__+0x700821>
    3e42:	80 91 e9 26 	lds	r24, 0x26E9	; 0x8026e9 <StatsTimer>
    3e46:	90 91 ea 26 	lds	r25, 0x26EA	; 0x8026ea <StatsTimer+0x1>
    3e4a:	a0 91 eb 26 	lds	r26, 0x26EB	; 0x8026eb <StatsTimer+0x2>
    3e4e:	b0 91 ec 26 	lds	r27, 0x26EC	; 0x8026ec <StatsTimer+0x3>
    3e52:	82 0f       	add	r24, r18
    3e54:	93 1f       	adc	r25, r19
    3e56:	a1 1d       	adc	r26, r1
    3e58:	b1 1d       	adc	r27, r1
    3e5a:	00 91 19 26 	lds	r16, 0x2619	; 0x802619 <ulTaskSwitchedInTime>
    3e5e:	10 91 1a 26 	lds	r17, 0x261A	; 0x80261a <ulTaskSwitchedInTime+0x1>
    3e62:	20 91 1b 26 	lds	r18, 0x261B	; 0x80261b <ulTaskSwitchedInTime+0x2>
    3e66:	30 91 1c 26 	lds	r19, 0x261C	; 0x80261c <ulTaskSwitchedInTime+0x3>
    3e6a:	08 17       	cp	r16, r24
    3e6c:	19 07       	cpc	r17, r25
    3e6e:	2a 07       	cpc	r18, r26
    3e70:	3b 07       	cpc	r19, r27
    3e72:	a0 f4       	brcc	.+40     	; 0x3e9c <vTaskSwitchContext.part.5+0x6c>
    3e74:	e0 91 b7 26 	lds	r30, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    3e78:	f0 91 b8 26 	lds	r31, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    3e7c:	47 a1       	ldd	r20, Z+39	; 0x27
    3e7e:	50 a5       	ldd	r21, Z+40	; 0x28
    3e80:	61 a5       	ldd	r22, Z+41	; 0x29
    3e82:	72 a5       	ldd	r23, Z+42	; 0x2a
    3e84:	40 1b       	sub	r20, r16
    3e86:	51 0b       	sbc	r21, r17
    3e88:	62 0b       	sbc	r22, r18
    3e8a:	73 0b       	sbc	r23, r19
    3e8c:	48 0f       	add	r20, r24
    3e8e:	59 1f       	adc	r21, r25
    3e90:	6a 1f       	adc	r22, r26
    3e92:	7b 1f       	adc	r23, r27
    3e94:	47 a3       	std	Z+39, r20	; 0x27
    3e96:	50 a7       	std	Z+40, r21	; 0x28
    3e98:	61 a7       	std	Z+41, r22	; 0x29
    3e9a:	72 a7       	std	Z+42, r23	; 0x2a
    3e9c:	80 93 19 26 	sts	0x2619, r24	; 0x802619 <ulTaskSwitchedInTime>
    3ea0:	90 93 1a 26 	sts	0x261A, r25	; 0x80261a <ulTaskSwitchedInTime+0x1>
    3ea4:	a0 93 1b 26 	sts	0x261B, r26	; 0x80261b <ulTaskSwitchedInTime+0x2>
    3ea8:	b0 93 1c 26 	sts	0x261C, r27	; 0x80261c <ulTaskSwitchedInTime+0x3>
    3eac:	e0 91 b7 26 	lds	r30, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    3eb0:	f0 91 b8 26 	lds	r31, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    3eb4:	07 88       	ldd	r0, Z+23	; 0x17
    3eb6:	f0 8d       	ldd	r31, Z+24	; 0x18
    3eb8:	e0 2d       	mov	r30, r0
    3eba:	80 81       	ld	r24, Z
    3ebc:	91 81       	ldd	r25, Z+1	; 0x01
    3ebe:	a2 81       	ldd	r26, Z+2	; 0x02
    3ec0:	b3 81       	ldd	r27, Z+3	; 0x03
    3ec2:	85 3a       	cpi	r24, 0xA5	; 165
    3ec4:	95 4a       	sbci	r25, 0xA5	; 165
    3ec6:	a5 4a       	sbci	r26, 0xA5	; 165
    3ec8:	b5 4a       	sbci	r27, 0xA5	; 165
    3eca:	09 f4       	brne	.+2      	; 0x3ece <vTaskSwitchContext.part.5+0x9e>
    3ecc:	4c c0       	rjmp	.+152    	; 0x3f66 <vTaskSwitchContext.part.5+0x136>
    3ece:	60 91 b7 26 	lds	r22, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    3ed2:	70 91 b8 26 	lds	r23, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    3ed6:	80 91 b7 26 	lds	r24, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    3eda:	90 91 b8 26 	lds	r25, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    3ede:	67 5e       	subi	r22, 0xE7	; 231
    3ee0:	7f 4f       	sbci	r23, 0xFF	; 255
    3ee2:	0e 94 5a 26 	call	0x4cb4	; 0x4cb4 <vApplicationStackOverflowHook>
    3ee6:	c0 91 27 26 	lds	r28, 0x2627	; 0x802627 <uxTopReadyPriority>
    3eea:	8c 2f       	mov	r24, r28
    3eec:	90 e0       	ldi	r25, 0x00	; 0
    3eee:	9c 01       	movw	r18, r24
    3ef0:	22 0f       	add	r18, r18
    3ef2:	33 1f       	adc	r19, r19
    3ef4:	22 0f       	add	r18, r18
    3ef6:	33 1f       	adc	r19, r19
    3ef8:	22 0f       	add	r18, r18
    3efa:	33 1f       	adc	r19, r19
    3efc:	f9 01       	movw	r30, r18
    3efe:	e8 0f       	add	r30, r24
    3f00:	f9 1f       	adc	r31, r25
    3f02:	e3 5a       	subi	r30, 0xA3	; 163
    3f04:	f9 4d       	sbci	r31, 0xD9	; 217
    3f06:	40 81       	ld	r20, Z
    3f08:	41 11       	cpse	r20, r1
    3f0a:	0c c0       	rjmp	.+24     	; 0x3f24 <vTaskSwitchContext.part.5+0xf4>
    3f0c:	cc 23       	and	r28, r28
    3f0e:	11 f0       	breq	.+4      	; 0x3f14 <vTaskSwitchContext.part.5+0xe4>
    3f10:	c1 50       	subi	r28, 0x01	; 1
    3f12:	eb cf       	rjmp	.-42     	; 0x3eea <vTaskSwitchContext.part.5+0xba>
    3f14:	6c e8       	ldi	r22, 0x8C	; 140
    3f16:	7b e0       	ldi	r23, 0x0B	; 11
    3f18:	80 ea       	ldi	r24, 0xA0	; 160
    3f1a:	90 e2       	ldi	r25, 0x20	; 32
    3f1c:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    3f20:	c1 50       	subi	r28, 0x01	; 1
    3f22:	e3 cf       	rjmp	.-58     	; 0x3eea <vTaskSwitchContext.part.5+0xba>
    3f24:	82 0f       	add	r24, r18
    3f26:	93 1f       	adc	r25, r19
    3f28:	dc 01       	movw	r26, r24
    3f2a:	a3 5a       	subi	r26, 0xA3	; 163
    3f2c:	b9 4d       	sbci	r27, 0xD9	; 217
    3f2e:	11 96       	adiw	r26, 0x01	; 1
    3f30:	ed 91       	ld	r30, X+
    3f32:	fc 91       	ld	r31, X
    3f34:	12 97       	sbiw	r26, 0x02	; 2
    3f36:	02 80       	ldd	r0, Z+2	; 0x02
    3f38:	f3 81       	ldd	r31, Z+3	; 0x03
    3f3a:	e0 2d       	mov	r30, r0
    3f3c:	11 96       	adiw	r26, 0x01	; 1
    3f3e:	ed 93       	st	X+, r30
    3f40:	fc 93       	st	X, r31
    3f42:	12 97       	sbiw	r26, 0x02	; 2
    3f44:	80 5a       	subi	r24, 0xA0	; 160
    3f46:	99 4d       	sbci	r25, 0xD9	; 217
    3f48:	e8 17       	cp	r30, r24
    3f4a:	f9 07       	cpc	r31, r25
    3f4c:	59 f1       	breq	.+86     	; 0x3fa4 <vTaskSwitchContext.part.5+0x174>
    3f4e:	86 81       	ldd	r24, Z+6	; 0x06
    3f50:	97 81       	ldd	r25, Z+7	; 0x07
    3f52:	80 93 b7 26 	sts	0x26B7, r24	; 0x8026b7 <pxCurrentTCB>
    3f56:	90 93 b8 26 	sts	0x26B8, r25	; 0x8026b8 <pxCurrentTCB+0x1>
    3f5a:	c0 93 27 26 	sts	0x2627, r28	; 0x802627 <uxTopReadyPriority>
    3f5e:	cf 91       	pop	r28
    3f60:	1f 91       	pop	r17
    3f62:	0f 91       	pop	r16
    3f64:	08 95       	ret
    3f66:	84 81       	ldd	r24, Z+4	; 0x04
    3f68:	95 81       	ldd	r25, Z+5	; 0x05
    3f6a:	a6 81       	ldd	r26, Z+6	; 0x06
    3f6c:	b7 81       	ldd	r27, Z+7	; 0x07
    3f6e:	85 3a       	cpi	r24, 0xA5	; 165
    3f70:	95 4a       	sbci	r25, 0xA5	; 165
    3f72:	a5 4a       	sbci	r26, 0xA5	; 165
    3f74:	b5 4a       	sbci	r27, 0xA5	; 165
    3f76:	09 f0       	breq	.+2      	; 0x3f7a <vTaskSwitchContext.part.5+0x14a>
    3f78:	aa cf       	rjmp	.-172    	; 0x3ece <vTaskSwitchContext.part.5+0x9e>
    3f7a:	80 85       	ldd	r24, Z+8	; 0x08
    3f7c:	91 85       	ldd	r25, Z+9	; 0x09
    3f7e:	a2 85       	ldd	r26, Z+10	; 0x0a
    3f80:	b3 85       	ldd	r27, Z+11	; 0x0b
    3f82:	85 3a       	cpi	r24, 0xA5	; 165
    3f84:	95 4a       	sbci	r25, 0xA5	; 165
    3f86:	a5 4a       	sbci	r26, 0xA5	; 165
    3f88:	b5 4a       	sbci	r27, 0xA5	; 165
    3f8a:	09 f0       	breq	.+2      	; 0x3f8e <vTaskSwitchContext.part.5+0x15e>
    3f8c:	a0 cf       	rjmp	.-192    	; 0x3ece <vTaskSwitchContext.part.5+0x9e>
    3f8e:	84 85       	ldd	r24, Z+12	; 0x0c
    3f90:	95 85       	ldd	r25, Z+13	; 0x0d
    3f92:	a6 85       	ldd	r26, Z+14	; 0x0e
    3f94:	b7 85       	ldd	r27, Z+15	; 0x0f
    3f96:	85 3a       	cpi	r24, 0xA5	; 165
    3f98:	95 4a       	sbci	r25, 0xA5	; 165
    3f9a:	a5 4a       	sbci	r26, 0xA5	; 165
    3f9c:	b5 4a       	sbci	r27, 0xA5	; 165
    3f9e:	09 f0       	breq	.+2      	; 0x3fa2 <vTaskSwitchContext.part.5+0x172>
    3fa0:	96 cf       	rjmp	.-212    	; 0x3ece <vTaskSwitchContext.part.5+0x9e>
    3fa2:	a1 cf       	rjmp	.-190    	; 0x3ee6 <vTaskSwitchContext.part.5+0xb6>
    3fa4:	02 80       	ldd	r0, Z+2	; 0x02
    3fa6:	f3 81       	ldd	r31, Z+3	; 0x03
    3fa8:	e0 2d       	mov	r30, r0
    3faa:	11 96       	adiw	r26, 0x01	; 1
    3fac:	ed 93       	st	X+, r30
    3fae:	fc 93       	st	X, r31
    3fb0:	12 97       	sbiw	r26, 0x02	; 2
    3fb2:	cd cf       	rjmp	.-102    	; 0x3f4e <vTaskSwitchContext.part.5+0x11e>

00003fb4 <xTaskCreate>:
    3fb4:	5f 92       	push	r5
    3fb6:	6f 92       	push	r6
    3fb8:	7f 92       	push	r7
    3fba:	8f 92       	push	r8
    3fbc:	9f 92       	push	r9
    3fbe:	af 92       	push	r10
    3fc0:	bf 92       	push	r11
    3fc2:	cf 92       	push	r12
    3fc4:	df 92       	push	r13
    3fc6:	ef 92       	push	r14
    3fc8:	ff 92       	push	r15
    3fca:	0f 93       	push	r16
    3fcc:	1f 93       	push	r17
    3fce:	cf 93       	push	r28
    3fd0:	df 93       	push	r29
    3fd2:	4c 01       	movw	r8, r24
    3fd4:	eb 01       	movw	r28, r22
    3fd6:	5a 01       	movw	r10, r20
    3fd8:	39 01       	movw	r6, r18
    3fda:	50 2e       	mov	r5, r16
    3fdc:	ca 01       	movw	r24, r20
    3fde:	0e 94 4e 15 	call	0x2a9c	; 0x2a9c <pvPortMalloc>
    3fe2:	8c 01       	movw	r16, r24
    3fe4:	89 2b       	or	r24, r25
    3fe6:	09 f4       	brne	.+2      	; 0x3fea <xTaskCreate+0x36>
    3fe8:	de c0       	rjmp	.+444    	; 0x41a6 <xTaskCreate+0x1f2>
    3fea:	80 e3       	ldi	r24, 0x30	; 48
    3fec:	90 e0       	ldi	r25, 0x00	; 0
    3fee:	0e 94 4e 15 	call	0x2a9c	; 0x2a9c <pvPortMalloc>
    3ff2:	6c 01       	movw	r12, r24
    3ff4:	00 97       	sbiw	r24, 0x00	; 0
    3ff6:	09 f4       	brne	.+2      	; 0x3ffa <xTaskCreate+0x46>
    3ff8:	d3 c0       	rjmp	.+422    	; 0x41a0 <xTaskCreate+0x1ec>
    3ffa:	dc 01       	movw	r26, r24
    3ffc:	57 96       	adiw	r26, 0x17	; 23
    3ffe:	0d 93       	st	X+, r16
    4000:	1c 93       	st	X, r17
    4002:	58 97       	sbiw	r26, 0x18	; 24
    4004:	20 97       	sbiw	r28, 0x00	; 0
    4006:	09 f4       	brne	.+2      	; 0x400a <xTaskCreate+0x56>
    4008:	d0 c0       	rjmp	.+416    	; 0x41aa <xTaskCreate+0x1f6>
    400a:	c8 01       	movw	r24, r16
    400c:	a5 01       	movw	r20, r10
    400e:	65 ea       	ldi	r22, 0xA5	; 165
    4010:	70 e0       	ldi	r23, 0x00	; 0
    4012:	0e 94 08 36 	call	0x6c10	; 0x6c10 <memset>
    4016:	f1 e0       	ldi	r31, 0x01	; 1
    4018:	af 1a       	sub	r10, r31
    401a:	b1 08       	sbc	r11, r1
    401c:	d6 01       	movw	r26, r12
    401e:	57 96       	adiw	r26, 0x17	; 23
    4020:	8d 91       	ld	r24, X+
    4022:	9c 91       	ld	r25, X
    4024:	58 97       	sbiw	r26, 0x18	; 24
    4026:	a8 0e       	add	r10, r24
    4028:	b9 1e       	adc	r11, r25
    402a:	f6 01       	movw	r30, r12
    402c:	79 96       	adiw	r30, 0x19	; 25
    402e:	9e 01       	movw	r18, r28
    4030:	28 5f       	subi	r18, 0xF8	; 248
    4032:	3f 4f       	sbci	r19, 0xFF	; 255
    4034:	de 01       	movw	r26, r28
    4036:	89 91       	ld	r24, Y+
    4038:	81 93       	st	Z+, r24
    403a:	8c 91       	ld	r24, X
    403c:	88 23       	and	r24, r24
    403e:	19 f0       	breq	.+6      	; 0x4046 <xTaskCreate+0x92>
    4040:	c2 17       	cp	r28, r18
    4042:	d3 07       	cpc	r29, r19
    4044:	b9 f7       	brne	.-18     	; 0x4034 <xTaskCreate+0x80>
    4046:	f6 01       	movw	r30, r12
    4048:	10 a2       	std	Z+32, r1	; 0x20
    404a:	05 2d       	mov	r16, r5
    404c:	0a 30       	cpi	r16, 0x0A	; 10
    404e:	08 f0       	brcs	.+2      	; 0x4052 <xTaskCreate+0x9e>
    4050:	a1 c0       	rjmp	.+322    	; 0x4194 <xTaskCreate+0x1e0>
    4052:	d6 01       	movw	r26, r12
    4054:	56 96       	adiw	r26, 0x16	; 22
    4056:	0c 93       	st	X, r16
    4058:	56 97       	sbiw	r26, 0x16	; 22
    405a:	93 96       	adiw	r26, 0x23	; 35
    405c:	0c 93       	st	X, r16
    405e:	93 97       	sbiw	r26, 0x23	; 35
    4060:	94 96       	adiw	r26, 0x24	; 36
    4062:	1c 92       	st	X, r1
    4064:	e6 01       	movw	r28, r12
    4066:	22 96       	adiw	r28, 0x02	; 2
    4068:	ce 01       	movw	r24, r28
    406a:	0e 94 26 16 	call	0x2c4c	; 0x2c4c <vListInitialiseItem>
    406e:	c6 01       	movw	r24, r12
    4070:	0c 96       	adiw	r24, 0x0c	; 12
    4072:	0e 94 26 16 	call	0x2c4c	; 0x2c4c <vListInitialiseItem>
    4076:	f6 01       	movw	r30, r12
    4078:	c0 86       	std	Z+8, r12	; 0x08
    407a:	d1 86       	std	Z+9, r13	; 0x09
    407c:	8a e0       	ldi	r24, 0x0A	; 10
    407e:	90 e0       	ldi	r25, 0x00	; 0
    4080:	80 1b       	sub	r24, r16
    4082:	91 09       	sbc	r25, r1
    4084:	84 87       	std	Z+12, r24	; 0x0c
    4086:	95 87       	std	Z+13, r25	; 0x0d
    4088:	c2 8a       	std	Z+18, r12	; 0x12
    408a:	d3 8a       	std	Z+19, r13	; 0x13
    408c:	15 a2       	std	Z+37, r1	; 0x25
    408e:	16 a2       	std	Z+38, r1	; 0x26
    4090:	17 a2       	std	Z+39, r1	; 0x27
    4092:	10 a6       	std	Z+40, r1	; 0x28
    4094:	11 a6       	std	Z+41, r1	; 0x29
    4096:	12 a6       	std	Z+42, r1	; 0x2a
    4098:	13 a6       	std	Z+43, r1	; 0x2b
    409a:	14 a6       	std	Z+44, r1	; 0x2c
    409c:	15 a6       	std	Z+45, r1	; 0x2d
    409e:	16 a6       	std	Z+46, r1	; 0x2e
    40a0:	17 a6       	std	Z+47, r1	; 0x2f
    40a2:	a3 01       	movw	r20, r6
    40a4:	b4 01       	movw	r22, r8
    40a6:	c5 01       	movw	r24, r10
    40a8:	0e 94 a2 16 	call	0x2d44	; 0x2d44 <pxPortInitialiseStack>
    40ac:	d6 01       	movw	r26, r12
    40ae:	8d 93       	st	X+, r24
    40b0:	9c 93       	st	X, r25
    40b2:	e1 14       	cp	r14, r1
    40b4:	f1 04       	cpc	r15, r1
    40b6:	19 f0       	breq	.+6      	; 0x40be <xTaskCreate+0x10a>
    40b8:	f7 01       	movw	r30, r14
    40ba:	c0 82       	st	Z, r12
    40bc:	d1 82       	std	Z+1, r13	; 0x01
    40be:	0f b6       	in	r0, 0x3f	; 63
    40c0:	f8 94       	cli
    40c2:	0f 92       	push	r0
    40c4:	80 91 2a 26 	lds	r24, 0x262A	; 0x80262a <uxCurrentNumberOfTasks>
    40c8:	8f 5f       	subi	r24, 0xFF	; 255
    40ca:	80 93 2a 26 	sts	0x262A, r24	; 0x80262a <uxCurrentNumberOfTasks>
    40ce:	80 91 b7 26 	lds	r24, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    40d2:	90 91 b8 26 	lds	r25, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    40d6:	89 2b       	or	r24, r25
    40d8:	99 f0       	breq	.+38     	; 0x4100 <xTaskCreate+0x14c>
    40da:	80 91 26 26 	lds	r24, 0x2626	; 0x802626 <xSchedulerRunning>
    40de:	81 11       	cpse	r24, r1
    40e0:	18 c0       	rjmp	.+48     	; 0x4112 <xTaskCreate+0x15e>
    40e2:	e0 91 b7 26 	lds	r30, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    40e6:	f0 91 b8 26 	lds	r31, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    40ea:	d6 01       	movw	r26, r12
    40ec:	56 96       	adiw	r26, 0x16	; 22
    40ee:	8c 91       	ld	r24, X
    40f0:	96 89       	ldd	r25, Z+22	; 0x16
    40f2:	89 17       	cp	r24, r25
    40f4:	88 f0       	brcs	.+34     	; 0x4118 <xTaskCreate+0x164>
    40f6:	c0 92 b7 26 	sts	0x26B7, r12	; 0x8026b7 <pxCurrentTCB>
    40fa:	d0 92 b8 26 	sts	0x26B8, r13	; 0x8026b8 <pxCurrentTCB+0x1>
    40fe:	0c c0       	rjmp	.+24     	; 0x4118 <xTaskCreate+0x164>
    4100:	c0 92 b7 26 	sts	0x26B7, r12	; 0x8026b7 <pxCurrentTCB>
    4104:	d0 92 b8 26 	sts	0x26B8, r13	; 0x8026b8 <pxCurrentTCB+0x1>
    4108:	80 91 2a 26 	lds	r24, 0x262A	; 0x80262a <uxCurrentNumberOfTasks>
    410c:	81 30       	cpi	r24, 0x01	; 1
    410e:	09 f4       	brne	.+2      	; 0x4112 <xTaskCreate+0x15e>
    4110:	56 c0       	rjmp	.+172    	; 0x41be <xTaskCreate+0x20a>
    4112:	d6 01       	movw	r26, r12
    4114:	56 96       	adiw	r26, 0x16	; 22
    4116:	8c 91       	ld	r24, X
    4118:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <uxTaskNumber>
    411c:	9f 5f       	subi	r25, 0xFF	; 255
    411e:	90 93 22 26 	sts	0x2622, r25	; 0x802622 <uxTaskNumber>
    4122:	f6 01       	movw	r30, r12
    4124:	91 a3       	std	Z+33, r25	; 0x21
    4126:	90 91 27 26 	lds	r25, 0x2627	; 0x802627 <uxTopReadyPriority>
    412a:	98 17       	cp	r25, r24
    412c:	80 f1       	brcs	.+96     	; 0x418e <xTaskCreate+0x1da>
    412e:	90 e0       	ldi	r25, 0x00	; 0
    4130:	9c 01       	movw	r18, r24
    4132:	22 0f       	add	r18, r18
    4134:	33 1f       	adc	r19, r19
    4136:	22 0f       	add	r18, r18
    4138:	33 1f       	adc	r19, r19
    413a:	22 0f       	add	r18, r18
    413c:	33 1f       	adc	r19, r19
    413e:	82 0f       	add	r24, r18
    4140:	93 1f       	adc	r25, r19
    4142:	be 01       	movw	r22, r28
    4144:	83 5a       	subi	r24, 0xA3	; 163
    4146:	99 4d       	sbci	r25, 0xD9	; 217
    4148:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <vListInsertEnd>
    414c:	0f 90       	pop	r0
    414e:	0f be       	out	0x3f, r0	; 63
    4150:	80 91 26 26 	lds	r24, 0x2626	; 0x802626 <xSchedulerRunning>
    4154:	88 23       	and	r24, r24
    4156:	51 f0       	breq	.+20     	; 0x416c <xTaskCreate+0x1b8>
    4158:	e0 91 b7 26 	lds	r30, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    415c:	f0 91 b8 26 	lds	r31, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4160:	96 89       	ldd	r25, Z+22	; 0x16
    4162:	d6 01       	movw	r26, r12
    4164:	56 96       	adiw	r26, 0x16	; 22
    4166:	8c 91       	ld	r24, X
    4168:	98 17       	cp	r25, r24
    416a:	b0 f0       	brcs	.+44     	; 0x4198 <xTaskCreate+0x1e4>
    416c:	81 e0       	ldi	r24, 0x01	; 1
    416e:	df 91       	pop	r29
    4170:	cf 91       	pop	r28
    4172:	1f 91       	pop	r17
    4174:	0f 91       	pop	r16
    4176:	ff 90       	pop	r15
    4178:	ef 90       	pop	r14
    417a:	df 90       	pop	r13
    417c:	cf 90       	pop	r12
    417e:	bf 90       	pop	r11
    4180:	af 90       	pop	r10
    4182:	9f 90       	pop	r9
    4184:	8f 90       	pop	r8
    4186:	7f 90       	pop	r7
    4188:	6f 90       	pop	r6
    418a:	5f 90       	pop	r5
    418c:	08 95       	ret
    418e:	80 93 27 26 	sts	0x2627, r24	; 0x802627 <uxTopReadyPriority>
    4192:	cd cf       	rjmp	.-102    	; 0x412e <xTaskCreate+0x17a>
    4194:	09 e0       	ldi	r16, 0x09	; 9
    4196:	5d cf       	rjmp	.-326    	; 0x4052 <xTaskCreate+0x9e>
    4198:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    419c:	81 e0       	ldi	r24, 0x01	; 1
    419e:	e7 cf       	rjmp	.-50     	; 0x416e <xTaskCreate+0x1ba>
    41a0:	c8 01       	movw	r24, r16
    41a2:	0e 94 ed 15 	call	0x2bda	; 0x2bda <vPortFree>
    41a6:	8f ef       	ldi	r24, 0xFF	; 255
    41a8:	e2 cf       	rjmp	.-60     	; 0x416e <xTaskCreate+0x1ba>
    41aa:	60 e6       	ldi	r22, 0x60	; 96
    41ac:	73 e0       	ldi	r23, 0x03	; 3
    41ae:	80 ea       	ldi	r24, 0xA0	; 160
    41b0:	90 e2       	ldi	r25, 0x20	; 32
    41b2:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    41b6:	f6 01       	movw	r30, r12
    41b8:	87 89       	ldd	r24, Z+23	; 0x17
    41ba:	90 8d       	ldd	r25, Z+24	; 0x18
    41bc:	27 cf       	rjmp	.-434    	; 0x400c <xTaskCreate+0x58>
    41be:	0d e5       	ldi	r16, 0x5D	; 93
    41c0:	16 e2       	ldi	r17, 0x26	; 38
    41c2:	57 eb       	ldi	r21, 0xB7	; 183
    41c4:	e5 2e       	mov	r14, r21
    41c6:	56 e2       	ldi	r21, 0x26	; 38
    41c8:	f5 2e       	mov	r15, r21
    41ca:	c8 01       	movw	r24, r16
    41cc:	0e 94 18 16 	call	0x2c30	; 0x2c30 <vListInitialise>
    41d0:	07 5f       	subi	r16, 0xF7	; 247
    41d2:	1f 4f       	sbci	r17, 0xFF	; 255
    41d4:	e0 16       	cp	r14, r16
    41d6:	f1 06       	cpc	r15, r17
    41d8:	c1 f7       	brne	.-16     	; 0x41ca <xTaskCreate+0x216>
    41da:	84 e5       	ldi	r24, 0x54	; 84
    41dc:	96 e2       	ldi	r25, 0x26	; 38
    41de:	0e 94 18 16 	call	0x2c30	; 0x2c30 <vListInitialise>
    41e2:	8b e4       	ldi	r24, 0x4B	; 75
    41e4:	96 e2       	ldi	r25, 0x26	; 38
    41e6:	0e 94 18 16 	call	0x2c30	; 0x2c30 <vListInitialise>
    41ea:	8e e3       	ldi	r24, 0x3E	; 62
    41ec:	96 e2       	ldi	r25, 0x26	; 38
    41ee:	0e 94 18 16 	call	0x2c30	; 0x2c30 <vListInitialise>
    41f2:	85 e3       	ldi	r24, 0x35	; 53
    41f4:	96 e2       	ldi	r25, 0x26	; 38
    41f6:	0e 94 18 16 	call	0x2c30	; 0x2c30 <vListInitialise>
    41fa:	8b e2       	ldi	r24, 0x2B	; 43
    41fc:	96 e2       	ldi	r25, 0x26	; 38
    41fe:	0e 94 18 16 	call	0x2c30	; 0x2c30 <vListInitialise>
    4202:	84 e5       	ldi	r24, 0x54	; 84
    4204:	96 e2       	ldi	r25, 0x26	; 38
    4206:	80 93 49 26 	sts	0x2649, r24	; 0x802649 <pxDelayedTaskList>
    420a:	90 93 4a 26 	sts	0x264A, r25	; 0x80264a <pxDelayedTaskList+0x1>
    420e:	8b e4       	ldi	r24, 0x4B	; 75
    4210:	96 e2       	ldi	r25, 0x26	; 38
    4212:	80 93 47 26 	sts	0x2647, r24	; 0x802647 <pxOverflowDelayedTaskList>
    4216:	90 93 48 26 	sts	0x2648, r25	; 0x802648 <pxOverflowDelayedTaskList+0x1>
    421a:	f6 01       	movw	r30, r12
    421c:	86 89       	ldd	r24, Z+22	; 0x16
    421e:	7c cf       	rjmp	.-264    	; 0x4118 <xTaskCreate+0x164>

00004220 <vTaskSuspend>:
    4220:	0f 93       	push	r16
    4222:	1f 93       	push	r17
    4224:	cf 93       	push	r28
    4226:	df 93       	push	r29
    4228:	ec 01       	movw	r28, r24
    422a:	0f b6       	in	r0, 0x3f	; 63
    422c:	f8 94       	cli
    422e:	0f 92       	push	r0
    4230:	89 2b       	or	r24, r25
    4232:	09 f4       	brne	.+2      	; 0x4236 <vTaskSuspend+0x16>
    4234:	62 c0       	rjmp	.+196    	; 0x42fa <vTaskSuspend+0xda>
    4236:	8e 01       	movw	r16, r28
    4238:	0e 5f       	subi	r16, 0xFE	; 254
    423a:	1f 4f       	sbci	r17, 0xFF	; 255
    423c:	c8 01       	movw	r24, r16
    423e:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    4242:	8c 89       	ldd	r24, Y+20	; 0x14
    4244:	9d 89       	ldd	r25, Y+21	; 0x15
    4246:	89 2b       	or	r24, r25
    4248:	21 f0       	breq	.+8      	; 0x4252 <vTaskSuspend+0x32>
    424a:	ce 01       	movw	r24, r28
    424c:	0c 96       	adiw	r24, 0x0c	; 12
    424e:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    4252:	b8 01       	movw	r22, r16
    4254:	8b e2       	ldi	r24, 0x2B	; 43
    4256:	96 e2       	ldi	r25, 0x26	; 38
    4258:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <vListInsertEnd>
    425c:	8f a5       	ldd	r24, Y+47	; 0x2f
    425e:	81 30       	cpi	r24, 0x01	; 1
    4260:	21 f1       	breq	.+72     	; 0x42aa <vTaskSuspend+0x8a>
    4262:	0f 90       	pop	r0
    4264:	0f be       	out	0x3f, r0	; 63
    4266:	80 91 26 26 	lds	r24, 0x2626	; 0x802626 <xSchedulerRunning>
    426a:	88 23       	and	r24, r24
    426c:	91 f0       	breq	.+36     	; 0x4292 <vTaskSuspend+0x72>
    426e:	0f b6       	in	r0, 0x3f	; 63
    4270:	f8 94       	cli
    4272:	0f 92       	push	r0
    4274:	e0 91 49 26 	lds	r30, 0x2649	; 0x802649 <pxDelayedTaskList>
    4278:	f0 91 4a 26 	lds	r31, 0x264A	; 0x80264a <pxDelayedTaskList+0x1>
    427c:	80 81       	ld	r24, Z
    427e:	81 11       	cpse	r24, r1
    4280:	2b c0       	rjmp	.+86     	; 0x42d8 <vTaskSuspend+0xb8>
    4282:	8f ef       	ldi	r24, 0xFF	; 255
    4284:	9f ef       	ldi	r25, 0xFF	; 255
    4286:	80 93 20 26 	sts	0x2620, r24	; 0x802620 <xNextTaskUnblockTime>
    428a:	90 93 21 26 	sts	0x2621, r25	; 0x802621 <xNextTaskUnblockTime+0x1>
    428e:	0f 90       	pop	r0
    4290:	0f be       	out	0x3f, r0	; 63
    4292:	80 91 b7 26 	lds	r24, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4296:	90 91 b8 26 	lds	r25, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    429a:	c8 17       	cp	r28, r24
    429c:	d9 07       	cpc	r29, r25
    429e:	39 f0       	breq	.+14     	; 0x42ae <vTaskSuspend+0x8e>
    42a0:	df 91       	pop	r29
    42a2:	cf 91       	pop	r28
    42a4:	1f 91       	pop	r17
    42a6:	0f 91       	pop	r16
    42a8:	08 95       	ret
    42aa:	1f a6       	std	Y+47, r1	; 0x2f
    42ac:	da cf       	rjmp	.-76     	; 0x4262 <vTaskSuspend+0x42>
    42ae:	80 91 26 26 	lds	r24, 0x2626	; 0x802626 <xSchedulerRunning>
    42b2:	88 23       	and	r24, r24
    42b4:	a1 f0       	breq	.+40     	; 0x42de <vTaskSuspend+0xbe>
    42b6:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    42ba:	88 23       	and	r24, r24
    42bc:	31 f0       	breq	.+12     	; 0x42ca <vTaskSuspend+0xaa>
    42be:	68 ec       	ldi	r22, 0xC8	; 200
    42c0:	76 e0       	ldi	r23, 0x06	; 6
    42c2:	80 ea       	ldi	r24, 0xA0	; 160
    42c4:	90 e2       	ldi	r25, 0x20	; 32
    42c6:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    42ca:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    42ce:	df 91       	pop	r29
    42d0:	cf 91       	pop	r28
    42d2:	1f 91       	pop	r17
    42d4:	0f 91       	pop	r16
    42d6:	08 95       	ret
    42d8:	0e 94 8c 1e 	call	0x3d18	; 0x3d18 <prvResetNextTaskUnblockTime.part.0>
    42dc:	d8 cf       	rjmp	.-80     	; 0x428e <vTaskSuspend+0x6e>
    42de:	90 91 2b 26 	lds	r25, 0x262B	; 0x80262b <xSuspendedTaskList>
    42e2:	80 91 2a 26 	lds	r24, 0x262A	; 0x80262a <uxCurrentNumberOfTasks>
    42e6:	98 17       	cp	r25, r24
    42e8:	99 f0       	breq	.+38     	; 0x4310 <vTaskSuspend+0xf0>
    42ea:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    42ee:	88 23       	and	r24, r24
    42f0:	49 f0       	breq	.+18     	; 0x4304 <vTaskSuspend+0xe4>
    42f2:	81 e0       	ldi	r24, 0x01	; 1
    42f4:	80 93 24 26 	sts	0x2624, r24	; 0x802624 <xYieldPending>
    42f8:	d3 cf       	rjmp	.-90     	; 0x42a0 <vTaskSuspend+0x80>
    42fa:	c0 91 b7 26 	lds	r28, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    42fe:	d0 91 b8 26 	lds	r29, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4302:	99 cf       	rjmp	.-206    	; 0x4236 <vTaskSuspend+0x16>
    4304:	df 91       	pop	r29
    4306:	cf 91       	pop	r28
    4308:	1f 91       	pop	r17
    430a:	0f 91       	pop	r16
    430c:	0c 94 18 1f 	jmp	0x3e30	; 0x3e30 <vTaskSwitchContext.part.5>
    4310:	10 92 b7 26 	sts	0x26B7, r1	; 0x8026b7 <pxCurrentTCB>
    4314:	10 92 b8 26 	sts	0x26B8, r1	; 0x8026b8 <pxCurrentTCB+0x1>
    4318:	c3 cf       	rjmp	.-122    	; 0x42a0 <vTaskSuspend+0x80>

0000431a <vTaskResume>:
    431a:	0f 93       	push	r16
    431c:	1f 93       	push	r17
    431e:	cf 93       	push	r28
    4320:	df 93       	push	r29
    4322:	ec 01       	movw	r28, r24
    4324:	89 2b       	or	r24, r25
    4326:	09 f4       	brne	.+2      	; 0x432a <vTaskResume+0x10>
    4328:	3d c0       	rjmp	.+122    	; 0x43a4 <vTaskResume+0x8a>
    432a:	80 91 b7 26 	lds	r24, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    432e:	90 91 b8 26 	lds	r25, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4332:	c8 17       	cp	r28, r24
    4334:	d9 07       	cpc	r29, r25
    4336:	51 f0       	breq	.+20     	; 0x434c <vTaskResume+0x32>
    4338:	0f b6       	in	r0, 0x3f	; 63
    433a:	f8 94       	cli
    433c:	0f 92       	push	r0
    433e:	ce 01       	movw	r24, r28
    4340:	0e 94 9d 1e 	call	0x3d3a	; 0x3d3a <prvTaskIsTaskSuspended>
    4344:	81 11       	cpse	r24, r1
    4346:	07 c0       	rjmp	.+14     	; 0x4356 <vTaskResume+0x3c>
    4348:	0f 90       	pop	r0
    434a:	0f be       	out	0x3f, r0	; 63
    434c:	df 91       	pop	r29
    434e:	cf 91       	pop	r28
    4350:	1f 91       	pop	r17
    4352:	0f 91       	pop	r16
    4354:	08 95       	ret
    4356:	8e 01       	movw	r16, r28
    4358:	0e 5f       	subi	r16, 0xFE	; 254
    435a:	1f 4f       	sbci	r17, 0xFF	; 255
    435c:	c8 01       	movw	r24, r16
    435e:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    4362:	8e 89       	ldd	r24, Y+22	; 0x16
    4364:	90 91 27 26 	lds	r25, 0x2627	; 0x802627 <uxTopReadyPriority>
    4368:	98 17       	cp	r25, r24
    436a:	10 f4       	brcc	.+4      	; 0x4370 <vTaskResume+0x56>
    436c:	80 93 27 26 	sts	0x2627, r24	; 0x802627 <uxTopReadyPriority>
    4370:	90 e0       	ldi	r25, 0x00	; 0
    4372:	9c 01       	movw	r18, r24
    4374:	22 0f       	add	r18, r18
    4376:	33 1f       	adc	r19, r19
    4378:	22 0f       	add	r18, r18
    437a:	33 1f       	adc	r19, r19
    437c:	22 0f       	add	r18, r18
    437e:	33 1f       	adc	r19, r19
    4380:	82 0f       	add	r24, r18
    4382:	93 1f       	adc	r25, r19
    4384:	b8 01       	movw	r22, r16
    4386:	83 5a       	subi	r24, 0xA3	; 163
    4388:	99 4d       	sbci	r25, 0xD9	; 217
    438a:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <vListInsertEnd>
    438e:	e0 91 b7 26 	lds	r30, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4392:	f0 91 b8 26 	lds	r31, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4396:	9e 89       	ldd	r25, Y+22	; 0x16
    4398:	86 89       	ldd	r24, Z+22	; 0x16
    439a:	98 17       	cp	r25, r24
    439c:	a8 f2       	brcs	.-86     	; 0x4348 <vTaskResume+0x2e>
    439e:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    43a2:	d2 cf       	rjmp	.-92     	; 0x4348 <vTaskResume+0x2e>
    43a4:	6c e1       	ldi	r22, 0x1C	; 28
    43a6:	77 e0       	ldi	r23, 0x07	; 7
    43a8:	80 ea       	ldi	r24, 0xA0	; 160
    43aa:	90 e2       	ldi	r25, 0x20	; 32
    43ac:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    43b0:	80 91 b7 26 	lds	r24, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    43b4:	90 91 b8 26 	lds	r25, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    43b8:	c9 cf       	rjmp	.-110    	; 0x434c <vTaskResume+0x32>

000043ba <vTaskStartScheduler>:
    43ba:	ef 92       	push	r14
    43bc:	ff 92       	push	r15
    43be:	0f 93       	push	r16
    43c0:	8e e1       	ldi	r24, 0x1E	; 30
    43c2:	e8 2e       	mov	r14, r24
    43c4:	86 e2       	ldi	r24, 0x26	; 38
    43c6:	f8 2e       	mov	r15, r24
    43c8:	00 e0       	ldi	r16, 0x00	; 0
    43ca:	20 e0       	ldi	r18, 0x00	; 0
    43cc:	30 e0       	ldi	r19, 0x00	; 0
    43ce:	40 e0       	ldi	r20, 0x00	; 0
    43d0:	51 e0       	ldi	r21, 0x01	; 1
    43d2:	64 eb       	ldi	r22, 0xB4	; 180
    43d4:	70 e2       	ldi	r23, 0x20	; 32
    43d6:	8e e5       	ldi	r24, 0x5E	; 94
    43d8:	9e e1       	ldi	r25, 0x1E	; 30
    43da:	0e 94 da 1f 	call	0x3fb4	; 0x3fb4 <xTaskCreate>
    43de:	81 30       	cpi	r24, 0x01	; 1
    43e0:	79 f0       	breq	.+30     	; 0x4400 <vTaskStartScheduler+0x46>
    43e2:	8f 3f       	cpi	r24, 0xFF	; 255
    43e4:	21 f0       	breq	.+8      	; 0x43ee <vTaskStartScheduler+0x34>
    43e6:	0f 91       	pop	r16
    43e8:	ff 90       	pop	r15
    43ea:	ef 90       	pop	r14
    43ec:	08 95       	ret
    43ee:	67 e0       	ldi	r22, 0x07	; 7
    43f0:	78 e0       	ldi	r23, 0x08	; 8
    43f2:	80 ea       	ldi	r24, 0xA0	; 160
    43f4:	90 e2       	ldi	r25, 0x20	; 32
    43f6:	0f 91       	pop	r16
    43f8:	ff 90       	pop	r15
    43fa:	ef 90       	pop	r14
    43fc:	0c 94 84 26 	jmp	0x4d08	; 0x4d08 <vAssertCalled>
    4400:	f8 94       	cli
    4402:	2f ef       	ldi	r18, 0xFF	; 255
    4404:	3f ef       	ldi	r19, 0xFF	; 255
    4406:	20 93 20 26 	sts	0x2620, r18	; 0x802620 <xNextTaskUnblockTime>
    440a:	30 93 21 26 	sts	0x2621, r19	; 0x802621 <xNextTaskUnblockTime+0x1>
    440e:	80 93 26 26 	sts	0x2626, r24	; 0x802626 <xSchedulerRunning>
    4412:	10 92 28 26 	sts	0x2628, r1	; 0x802628 <xTickCount>
    4416:	10 92 29 26 	sts	0x2629, r1	; 0x802629 <xTickCount+0x1>
    441a:	0e 94 3d 18 	call	0x307a	; 0x307a <vConfigureTimerForRunTimeStats>
    441e:	0f 91       	pop	r16
    4420:	ff 90       	pop	r15
    4422:	ef 90       	pop	r14
    4424:	0c 94 10 17 	jmp	0x2e20	; 0x2e20 <xPortStartScheduler>

00004428 <vTaskSuspendAll>:
    4428:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    442c:	8f 5f       	subi	r24, 0xFF	; 255
    442e:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <uxSchedulerSuspended>
    4432:	08 95       	ret

00004434 <xTaskGetTickCount>:
    4434:	0f b6       	in	r0, 0x3f	; 63
    4436:	f8 94       	cli
    4438:	0f 92       	push	r0
    443a:	80 91 28 26 	lds	r24, 0x2628	; 0x802628 <xTickCount>
    443e:	90 91 29 26 	lds	r25, 0x2629	; 0x802629 <xTickCount+0x1>
    4442:	0f 90       	pop	r0
    4444:	0f be       	out	0x3f, r0	; 63
    4446:	08 95       	ret

00004448 <xTaskIncrementTick>:
    4448:	df 92       	push	r13
    444a:	ef 92       	push	r14
    444c:	ff 92       	push	r15
    444e:	0f 93       	push	r16
    4450:	1f 93       	push	r17
    4452:	cf 93       	push	r28
    4454:	df 93       	push	r29
    4456:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    445a:	81 11       	cpse	r24, r1
    445c:	b9 c0       	rjmp	.+370    	; 0x45d0 <xTaskIncrementTick+0x188>
    445e:	e0 90 28 26 	lds	r14, 0x2628	; 0x802628 <xTickCount>
    4462:	f0 90 29 26 	lds	r15, 0x2629	; 0x802629 <xTickCount+0x1>
    4466:	8f ef       	ldi	r24, 0xFF	; 255
    4468:	e8 1a       	sub	r14, r24
    446a:	f8 0a       	sbc	r15, r24
    446c:	e0 92 28 26 	sts	0x2628, r14	; 0x802628 <xTickCount>
    4470:	f0 92 29 26 	sts	0x2629, r15	; 0x802629 <xTickCount+0x1>
    4474:	e1 14       	cp	r14, r1
    4476:	f1 04       	cpc	r15, r1
    4478:	49 f5       	brne	.+82     	; 0x44cc <xTaskIncrementTick+0x84>
    447a:	e0 91 49 26 	lds	r30, 0x2649	; 0x802649 <pxDelayedTaskList>
    447e:	f0 91 4a 26 	lds	r31, 0x264A	; 0x80264a <pxDelayedTaskList+0x1>
    4482:	80 81       	ld	r24, Z
    4484:	81 11       	cpse	r24, r1
    4486:	ab c0       	rjmp	.+342    	; 0x45de <xTaskIncrementTick+0x196>
    4488:	80 91 49 26 	lds	r24, 0x2649	; 0x802649 <pxDelayedTaskList>
    448c:	90 91 4a 26 	lds	r25, 0x264A	; 0x80264a <pxDelayedTaskList+0x1>
    4490:	20 91 47 26 	lds	r18, 0x2647	; 0x802647 <pxOverflowDelayedTaskList>
    4494:	30 91 48 26 	lds	r19, 0x2648	; 0x802648 <pxOverflowDelayedTaskList+0x1>
    4498:	20 93 49 26 	sts	0x2649, r18	; 0x802649 <pxDelayedTaskList>
    449c:	30 93 4a 26 	sts	0x264A, r19	; 0x80264a <pxDelayedTaskList+0x1>
    44a0:	80 93 47 26 	sts	0x2647, r24	; 0x802647 <pxOverflowDelayedTaskList>
    44a4:	90 93 48 26 	sts	0x2648, r25	; 0x802648 <pxOverflowDelayedTaskList+0x1>
    44a8:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <xNumOfOverflows>
    44ac:	8f 5f       	subi	r24, 0xFF	; 255
    44ae:	80 93 23 26 	sts	0x2623, r24	; 0x802623 <xNumOfOverflows>
    44b2:	e0 91 49 26 	lds	r30, 0x2649	; 0x802649 <pxDelayedTaskList>
    44b6:	f0 91 4a 26 	lds	r31, 0x264A	; 0x80264a <pxDelayedTaskList+0x1>
    44ba:	80 81       	ld	r24, Z
    44bc:	81 11       	cpse	r24, r1
    44be:	96 c0       	rjmp	.+300    	; 0x45ec <xTaskIncrementTick+0x1a4>
    44c0:	8f ef       	ldi	r24, 0xFF	; 255
    44c2:	9f ef       	ldi	r25, 0xFF	; 255
    44c4:	80 93 20 26 	sts	0x2620, r24	; 0x802620 <xNextTaskUnblockTime>
    44c8:	90 93 21 26 	sts	0x2621, r25	; 0x802621 <xNextTaskUnblockTime+0x1>
    44cc:	80 91 20 26 	lds	r24, 0x2620	; 0x802620 <xNextTaskUnblockTime>
    44d0:	90 91 21 26 	lds	r25, 0x2621	; 0x802621 <xNextTaskUnblockTime+0x1>
    44d4:	d1 2c       	mov	r13, r1
    44d6:	e8 16       	cp	r14, r24
    44d8:	f9 06       	cpc	r15, r25
    44da:	08 f4       	brcc	.+2      	; 0x44de <xTaskIncrementTick+0x96>
    44dc:	53 c0       	rjmp	.+166    	; 0x4584 <xTaskIncrementTick+0x13c>
    44de:	e0 91 49 26 	lds	r30, 0x2649	; 0x802649 <pxDelayedTaskList>
    44e2:	f0 91 4a 26 	lds	r31, 0x264A	; 0x80264a <pxDelayedTaskList+0x1>
    44e6:	80 81       	ld	r24, Z
    44e8:	88 23       	and	r24, r24
    44ea:	09 f4       	brne	.+2      	; 0x44ee <xTaskIncrementTick+0xa6>
    44ec:	45 c0       	rjmp	.+138    	; 0x4578 <xTaskIncrementTick+0x130>
    44ee:	e0 91 49 26 	lds	r30, 0x2649	; 0x802649 <pxDelayedTaskList>
    44f2:	f0 91 4a 26 	lds	r31, 0x264A	; 0x80264a <pxDelayedTaskList+0x1>
    44f6:	05 80       	ldd	r0, Z+5	; 0x05
    44f8:	f6 81       	ldd	r31, Z+6	; 0x06
    44fa:	e0 2d       	mov	r30, r0
    44fc:	c6 81       	ldd	r28, Z+6	; 0x06
    44fe:	d7 81       	ldd	r29, Z+7	; 0x07
    4500:	8a 81       	ldd	r24, Y+2	; 0x02
    4502:	9b 81       	ldd	r25, Y+3	; 0x03
    4504:	e8 16       	cp	r14, r24
    4506:	f9 06       	cpc	r15, r25
    4508:	08 f4       	brcc	.+2      	; 0x450c <xTaskIncrementTick+0xc4>
    450a:	73 c0       	rjmp	.+230    	; 0x45f2 <xTaskIncrementTick+0x1aa>
    450c:	8e 01       	movw	r16, r28
    450e:	0e 5f       	subi	r16, 0xFE	; 254
    4510:	1f 4f       	sbci	r17, 0xFF	; 255
    4512:	c8 01       	movw	r24, r16
    4514:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    4518:	8c 89       	ldd	r24, Y+20	; 0x14
    451a:	9d 89       	ldd	r25, Y+21	; 0x15
    451c:	89 2b       	or	r24, r25
    451e:	21 f0       	breq	.+8      	; 0x4528 <xTaskIncrementTick+0xe0>
    4520:	ce 01       	movw	r24, r28
    4522:	0c 96       	adiw	r24, 0x0c	; 12
    4524:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    4528:	8e 89       	ldd	r24, Y+22	; 0x16
    452a:	90 91 27 26 	lds	r25, 0x2627	; 0x802627 <uxTopReadyPriority>
    452e:	98 17       	cp	r25, r24
    4530:	10 f4       	brcc	.+4      	; 0x4536 <xTaskIncrementTick+0xee>
    4532:	80 93 27 26 	sts	0x2627, r24	; 0x802627 <uxTopReadyPriority>
    4536:	90 e0       	ldi	r25, 0x00	; 0
    4538:	9c 01       	movw	r18, r24
    453a:	22 0f       	add	r18, r18
    453c:	33 1f       	adc	r19, r19
    453e:	22 0f       	add	r18, r18
    4540:	33 1f       	adc	r19, r19
    4542:	22 0f       	add	r18, r18
    4544:	33 1f       	adc	r19, r19
    4546:	82 0f       	add	r24, r18
    4548:	93 1f       	adc	r25, r19
    454a:	b8 01       	movw	r22, r16
    454c:	83 5a       	subi	r24, 0xA3	; 163
    454e:	99 4d       	sbci	r25, 0xD9	; 217
    4550:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <vListInsertEnd>
    4554:	e0 91 b7 26 	lds	r30, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4558:	f0 91 b8 26 	lds	r31, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    455c:	9e 89       	ldd	r25, Y+22	; 0x16
    455e:	86 89       	ldd	r24, Z+22	; 0x16
    4560:	98 17       	cp	r25, r24
    4562:	08 f4       	brcc	.+2      	; 0x4566 <xTaskIncrementTick+0x11e>
    4564:	bc cf       	rjmp	.-136    	; 0x44de <xTaskIncrementTick+0x96>
    4566:	dd 24       	eor	r13, r13
    4568:	d3 94       	inc	r13
    456a:	e0 91 49 26 	lds	r30, 0x2649	; 0x802649 <pxDelayedTaskList>
    456e:	f0 91 4a 26 	lds	r31, 0x264A	; 0x80264a <pxDelayedTaskList+0x1>
    4572:	80 81       	ld	r24, Z
    4574:	81 11       	cpse	r24, r1
    4576:	bb cf       	rjmp	.-138    	; 0x44ee <xTaskIncrementTick+0xa6>
    4578:	8f ef       	ldi	r24, 0xFF	; 255
    457a:	9f ef       	ldi	r25, 0xFF	; 255
    457c:	80 93 20 26 	sts	0x2620, r24	; 0x802620 <xNextTaskUnblockTime>
    4580:	90 93 21 26 	sts	0x2621, r25	; 0x802621 <xNextTaskUnblockTime+0x1>
    4584:	e0 91 b7 26 	lds	r30, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4588:	f0 91 b8 26 	lds	r31, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    458c:	86 89       	ldd	r24, Z+22	; 0x16
    458e:	90 e0       	ldi	r25, 0x00	; 0
    4590:	fc 01       	movw	r30, r24
    4592:	ee 0f       	add	r30, r30
    4594:	ff 1f       	adc	r31, r31
    4596:	ee 0f       	add	r30, r30
    4598:	ff 1f       	adc	r31, r31
    459a:	ee 0f       	add	r30, r30
    459c:	ff 1f       	adc	r31, r31
    459e:	8e 0f       	add	r24, r30
    45a0:	9f 1f       	adc	r25, r31
    45a2:	fc 01       	movw	r30, r24
    45a4:	e3 5a       	subi	r30, 0xA3	; 163
    45a6:	f9 4d       	sbci	r31, 0xD9	; 217
    45a8:	80 81       	ld	r24, Z
    45aa:	82 30       	cpi	r24, 0x02	; 2
    45ac:	10 f0       	brcs	.+4      	; 0x45b2 <xTaskIncrementTick+0x16a>
    45ae:	dd 24       	eor	r13, r13
    45b0:	d3 94       	inc	r13
    45b2:	80 91 24 26 	lds	r24, 0x2624	; 0x802624 <xYieldPending>
    45b6:	88 23       	and	r24, r24
    45b8:	11 f0       	breq	.+4      	; 0x45be <xTaskIncrementTick+0x176>
    45ba:	dd 24       	eor	r13, r13
    45bc:	d3 94       	inc	r13
    45be:	8d 2d       	mov	r24, r13
    45c0:	df 91       	pop	r29
    45c2:	cf 91       	pop	r28
    45c4:	1f 91       	pop	r17
    45c6:	0f 91       	pop	r16
    45c8:	ff 90       	pop	r15
    45ca:	ef 90       	pop	r14
    45cc:	df 90       	pop	r13
    45ce:	08 95       	ret
    45d0:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <uxPendedTicks>
    45d4:	8f 5f       	subi	r24, 0xFF	; 255
    45d6:	80 93 25 26 	sts	0x2625, r24	; 0x802625 <uxPendedTicks>
    45da:	d1 2c       	mov	r13, r1
    45dc:	ea cf       	rjmp	.-44     	; 0x45b2 <xTaskIncrementTick+0x16a>
    45de:	66 e6       	ldi	r22, 0x66	; 102
    45e0:	7a e0       	ldi	r23, 0x0A	; 10
    45e2:	80 ea       	ldi	r24, 0xA0	; 160
    45e4:	90 e2       	ldi	r25, 0x20	; 32
    45e6:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    45ea:	4e cf       	rjmp	.-356    	; 0x4488 <xTaskIncrementTick+0x40>
    45ec:	0e 94 8c 1e 	call	0x3d18	; 0x3d18 <prvResetNextTaskUnblockTime.part.0>
    45f0:	6d cf       	rjmp	.-294    	; 0x44cc <xTaskIncrementTick+0x84>
    45f2:	80 93 20 26 	sts	0x2620, r24	; 0x802620 <xNextTaskUnblockTime>
    45f6:	90 93 21 26 	sts	0x2621, r25	; 0x802621 <xNextTaskUnblockTime+0x1>
    45fa:	c4 cf       	rjmp	.-120    	; 0x4584 <xTaskIncrementTick+0x13c>

000045fc <xTaskResumeAll>:
    45fc:	ff 92       	push	r15
    45fe:	0f 93       	push	r16
    4600:	1f 93       	push	r17
    4602:	cf 93       	push	r28
    4604:	df 93       	push	r29
    4606:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    460a:	88 23       	and	r24, r24
    460c:	09 f4       	brne	.+2      	; 0x4610 <xTaskResumeAll+0x14>
    460e:	77 c0       	rjmp	.+238    	; 0x46fe <xTaskResumeAll+0x102>
    4610:	0f b6       	in	r0, 0x3f	; 63
    4612:	f8 94       	cli
    4614:	0f 92       	push	r0
    4616:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    461a:	81 50       	subi	r24, 0x01	; 1
    461c:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <uxSchedulerSuspended>
    4620:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    4624:	81 11       	cpse	r24, r1
    4626:	62 c0       	rjmp	.+196    	; 0x46ec <xTaskResumeAll+0xf0>
    4628:	80 91 2a 26 	lds	r24, 0x262A	; 0x80262a <uxCurrentNumberOfTasks>
    462c:	88 23       	and	r24, r24
    462e:	09 f4       	brne	.+2      	; 0x4632 <xTaskResumeAll+0x36>
    4630:	5d c0       	rjmp	.+186    	; 0x46ec <xTaskResumeAll+0xf0>
    4632:	c0 e0       	ldi	r28, 0x00	; 0
    4634:	d0 e0       	ldi	r29, 0x00	; 0
    4636:	ff 24       	eor	r15, r15
    4638:	f3 94       	inc	r15
    463a:	80 91 3e 26 	lds	r24, 0x263E	; 0x80263e <xPendingReadyList>
    463e:	88 23       	and	r24, r24
    4640:	a1 f1       	breq	.+104    	; 0x46aa <xTaskResumeAll+0xae>
    4642:	e0 91 43 26 	lds	r30, 0x2643	; 0x802643 <xPendingReadyList+0x5>
    4646:	f0 91 44 26 	lds	r31, 0x2644	; 0x802644 <xPendingReadyList+0x6>
    464a:	c6 81       	ldd	r28, Z+6	; 0x06
    464c:	d7 81       	ldd	r29, Z+7	; 0x07
    464e:	ce 01       	movw	r24, r28
    4650:	0c 96       	adiw	r24, 0x0c	; 12
    4652:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    4656:	8e 01       	movw	r16, r28
    4658:	0e 5f       	subi	r16, 0xFE	; 254
    465a:	1f 4f       	sbci	r17, 0xFF	; 255
    465c:	c8 01       	movw	r24, r16
    465e:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    4662:	8e 89       	ldd	r24, Y+22	; 0x16
    4664:	90 91 27 26 	lds	r25, 0x2627	; 0x802627 <uxTopReadyPriority>
    4668:	98 17       	cp	r25, r24
    466a:	10 f4       	brcc	.+4      	; 0x4670 <xTaskResumeAll+0x74>
    466c:	80 93 27 26 	sts	0x2627, r24	; 0x802627 <uxTopReadyPriority>
    4670:	90 e0       	ldi	r25, 0x00	; 0
    4672:	9c 01       	movw	r18, r24
    4674:	22 0f       	add	r18, r18
    4676:	33 1f       	adc	r19, r19
    4678:	22 0f       	add	r18, r18
    467a:	33 1f       	adc	r19, r19
    467c:	22 0f       	add	r18, r18
    467e:	33 1f       	adc	r19, r19
    4680:	82 0f       	add	r24, r18
    4682:	93 1f       	adc	r25, r19
    4684:	b8 01       	movw	r22, r16
    4686:	83 5a       	subi	r24, 0xA3	; 163
    4688:	99 4d       	sbci	r25, 0xD9	; 217
    468a:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <vListInsertEnd>
    468e:	e0 91 b7 26 	lds	r30, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4692:	f0 91 b8 26 	lds	r31, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4696:	9e 89       	ldd	r25, Y+22	; 0x16
    4698:	86 89       	ldd	r24, Z+22	; 0x16
    469a:	98 17       	cp	r25, r24
    469c:	70 f2       	brcs	.-100    	; 0x463a <xTaskResumeAll+0x3e>
    469e:	f0 92 24 26 	sts	0x2624, r15	; 0x802624 <xYieldPending>
    46a2:	80 91 3e 26 	lds	r24, 0x263E	; 0x80263e <xPendingReadyList>
    46a6:	81 11       	cpse	r24, r1
    46a8:	cc cf       	rjmp	.-104    	; 0x4642 <xTaskResumeAll+0x46>
    46aa:	cd 2b       	or	r28, r29
    46ac:	69 f0       	breq	.+26     	; 0x46c8 <xTaskResumeAll+0xcc>
    46ae:	e0 91 49 26 	lds	r30, 0x2649	; 0x802649 <pxDelayedTaskList>
    46b2:	f0 91 4a 26 	lds	r31, 0x264A	; 0x80264a <pxDelayedTaskList+0x1>
    46b6:	80 81       	ld	r24, Z
    46b8:	81 11       	cpse	r24, r1
    46ba:	2c c0       	rjmp	.+88     	; 0x4714 <xTaskResumeAll+0x118>
    46bc:	8f ef       	ldi	r24, 0xFF	; 255
    46be:	9f ef       	ldi	r25, 0xFF	; 255
    46c0:	80 93 20 26 	sts	0x2620, r24	; 0x802620 <xNextTaskUnblockTime>
    46c4:	90 93 21 26 	sts	0x2621, r25	; 0x802621 <xNextTaskUnblockTime+0x1>
    46c8:	c0 91 25 26 	lds	r28, 0x2625	; 0x802625 <uxPendedTicks>
    46cc:	cc 23       	and	r28, r28
    46ce:	51 f0       	breq	.+20     	; 0x46e4 <xTaskResumeAll+0xe8>
    46d0:	d1 e0       	ldi	r29, 0x01	; 1
    46d2:	0e 94 24 22 	call	0x4448	; 0x4448 <xTaskIncrementTick>
    46d6:	81 11       	cpse	r24, r1
    46d8:	d0 93 24 26 	sts	0x2624, r29	; 0x802624 <xYieldPending>
    46dc:	c1 50       	subi	r28, 0x01	; 1
    46de:	c9 f7       	brne	.-14     	; 0x46d2 <xTaskResumeAll+0xd6>
    46e0:	10 92 25 26 	sts	0x2625, r1	; 0x802625 <uxPendedTicks>
    46e4:	80 91 24 26 	lds	r24, 0x2624	; 0x802624 <xYieldPending>
    46e8:	81 11       	cpse	r24, r1
    46ea:	10 c0       	rjmp	.+32     	; 0x470c <xTaskResumeAll+0x110>
    46ec:	80 e0       	ldi	r24, 0x00	; 0
    46ee:	0f 90       	pop	r0
    46f0:	0f be       	out	0x3f, r0	; 63
    46f2:	df 91       	pop	r29
    46f4:	cf 91       	pop	r28
    46f6:	1f 91       	pop	r17
    46f8:	0f 91       	pop	r16
    46fa:	ff 90       	pop	r15
    46fc:	08 95       	ret
    46fe:	6c e6       	ldi	r22, 0x6C	; 108
    4700:	78 e0       	ldi	r23, 0x08	; 8
    4702:	80 ea       	ldi	r24, 0xA0	; 160
    4704:	90 e2       	ldi	r25, 0x20	; 32
    4706:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    470a:	82 cf       	rjmp	.-252    	; 0x4610 <xTaskResumeAll+0x14>
    470c:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    4710:	81 e0       	ldi	r24, 0x01	; 1
    4712:	ed cf       	rjmp	.-38     	; 0x46ee <xTaskResumeAll+0xf2>
    4714:	0e 94 8c 1e 	call	0x3d18	; 0x3d18 <prvResetNextTaskUnblockTime.part.0>
    4718:	d7 cf       	rjmp	.-82     	; 0x46c8 <xTaskResumeAll+0xcc>

0000471a <vTaskDelayUntil>:
    471a:	0f 93       	push	r16
    471c:	1f 93       	push	r17
    471e:	cf 93       	push	r28
    4720:	df 93       	push	r29
    4722:	8c 01       	movw	r16, r24
    4724:	eb 01       	movw	r28, r22
    4726:	89 2b       	or	r24, r25
    4728:	09 f4       	brne	.+2      	; 0x472c <vTaskDelayUntil+0x12>
    472a:	46 c0       	rjmp	.+140    	; 0x47b8 <vTaskDelayUntil+0x9e>
    472c:	20 97       	sbiw	r28, 0x00	; 0
    472e:	e9 f1       	breq	.+122    	; 0x47aa <vTaskDelayUntil+0x90>
    4730:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    4734:	81 11       	cpse	r24, r1
    4736:	32 c0       	rjmp	.+100    	; 0x479c <vTaskDelayUntil+0x82>
    4738:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    473c:	8f 5f       	subi	r24, 0xFF	; 255
    473e:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <uxSchedulerSuspended>
    4742:	40 91 28 26 	lds	r20, 0x2628	; 0x802628 <xTickCount>
    4746:	50 91 29 26 	lds	r21, 0x2629	; 0x802629 <xTickCount+0x1>
    474a:	f8 01       	movw	r30, r16
    474c:	20 81       	ld	r18, Z
    474e:	31 81       	ldd	r19, Z+1	; 0x01
    4750:	ce 01       	movw	r24, r28
    4752:	82 0f       	add	r24, r18
    4754:	93 1f       	adc	r25, r19
    4756:	42 17       	cp	r20, r18
    4758:	53 07       	cpc	r21, r19
    475a:	88 f4       	brcc	.+34     	; 0x477e <vTaskDelayUntil+0x64>
    475c:	82 17       	cp	r24, r18
    475e:	93 07       	cpc	r25, r19
    4760:	88 f0       	brcs	.+34     	; 0x4784 <vTaskDelayUntil+0x6a>
    4762:	f8 01       	movw	r30, r16
    4764:	80 83       	st	Z, r24
    4766:	91 83       	std	Z+1, r25	; 0x01
    4768:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    476c:	81 11       	cpse	r24, r1
    476e:	02 c0       	rjmp	.+4      	; 0x4774 <vTaskDelayUntil+0x5a>
    4770:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    4774:	df 91       	pop	r29
    4776:	cf 91       	pop	r28
    4778:	1f 91       	pop	r17
    477a:	0f 91       	pop	r16
    477c:	08 95       	ret
    477e:	82 17       	cp	r24, r18
    4780:	93 07       	cpc	r25, r19
    4782:	18 f0       	brcs	.+6      	; 0x478a <vTaskDelayUntil+0x70>
    4784:	48 17       	cp	r20, r24
    4786:	59 07       	cpc	r21, r25
    4788:	60 f7       	brcc	.-40     	; 0x4762 <vTaskDelayUntil+0x48>
    478a:	f8 01       	movw	r30, r16
    478c:	80 83       	st	Z, r24
    478e:	91 83       	std	Z+1, r25	; 0x01
    4790:	60 e0       	ldi	r22, 0x00	; 0
    4792:	84 1b       	sub	r24, r20
    4794:	95 0b       	sbc	r25, r21
    4796:	0e 94 bc 1e 	call	0x3d78	; 0x3d78 <prvAddCurrentTaskToDelayedList>
    479a:	e6 cf       	rjmp	.-52     	; 0x4768 <vTaskDelayUntil+0x4e>
    479c:	6c ec       	ldi	r22, 0xCC	; 204
    479e:	74 e0       	ldi	r23, 0x04	; 4
    47a0:	80 ea       	ldi	r24, 0xA0	; 160
    47a2:	90 e2       	ldi	r25, 0x20	; 32
    47a4:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    47a8:	c7 cf       	rjmp	.-114    	; 0x4738 <vTaskDelayUntil+0x1e>
    47aa:	6b ec       	ldi	r22, 0xCB	; 203
    47ac:	74 e0       	ldi	r23, 0x04	; 4
    47ae:	80 ea       	ldi	r24, 0xA0	; 160
    47b0:	90 e2       	ldi	r25, 0x20	; 32
    47b2:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    47b6:	bc cf       	rjmp	.-136    	; 0x4730 <vTaskDelayUntil+0x16>
    47b8:	6a ec       	ldi	r22, 0xCA	; 202
    47ba:	74 e0       	ldi	r23, 0x04	; 4
    47bc:	80 ea       	ldi	r24, 0xA0	; 160
    47be:	90 e2       	ldi	r25, 0x20	; 32
    47c0:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    47c4:	b3 cf       	rjmp	.-154    	; 0x472c <vTaskDelayUntil+0x12>

000047c6 <vTaskDelay>:
    47c6:	cf 93       	push	r28
    47c8:	df 93       	push	r29
    47ca:	ec 01       	movw	r28, r24
    47cc:	89 2b       	or	r24, r25
    47ce:	29 f4       	brne	.+10     	; 0x47da <vTaskDelay+0x14>
    47d0:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <vPortYield>
    47d4:	df 91       	pop	r29
    47d6:	cf 91       	pop	r28
    47d8:	08 95       	ret
    47da:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    47de:	81 11       	cpse	r24, r1
    47e0:	10 c0       	rjmp	.+32     	; 0x4802 <vTaskDelay+0x3c>
    47e2:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    47e6:	8f 5f       	subi	r24, 0xFF	; 255
    47e8:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <uxSchedulerSuspended>
    47ec:	60 e0       	ldi	r22, 0x00	; 0
    47ee:	ce 01       	movw	r24, r28
    47f0:	0e 94 bc 1e 	call	0x3d78	; 0x3d78 <prvAddCurrentTaskToDelayedList>
    47f4:	0e 94 fe 22 	call	0x45fc	; 0x45fc <xTaskResumeAll>
    47f8:	88 23       	and	r24, r24
    47fa:	51 f3       	breq	.-44     	; 0x47d0 <vTaskDelay+0xa>
    47fc:	df 91       	pop	r29
    47fe:	cf 91       	pop	r28
    4800:	08 95       	ret
    4802:	60 e2       	ldi	r22, 0x20	; 32
    4804:	75 e0       	ldi	r23, 0x05	; 5
    4806:	80 ea       	ldi	r24, 0xA0	; 160
    4808:	90 e2       	ldi	r25, 0x20	; 32
    480a:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    480e:	e9 cf       	rjmp	.-46     	; 0x47e2 <vTaskDelay+0x1c>

00004810 <vTaskSwitchContext>:
    4810:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    4814:	81 11       	cpse	r24, r1
    4816:	02 c0       	rjmp	.+4      	; 0x481c <vTaskSwitchContext+0xc>
    4818:	0c 94 18 1f 	jmp	0x3e30	; 0x3e30 <vTaskSwitchContext.part.5>
    481c:	81 e0       	ldi	r24, 0x01	; 1
    481e:	80 93 24 26 	sts	0x2624, r24	; 0x802624 <xYieldPending>
    4822:	08 95       	ret

00004824 <vTaskPlaceOnEventList>:
    4824:	0f 93       	push	r16
    4826:	1f 93       	push	r17
    4828:	cf 93       	push	r28
    482a:	df 93       	push	r29
    482c:	ec 01       	movw	r28, r24
    482e:	8b 01       	movw	r16, r22
    4830:	89 2b       	or	r24, r25
    4832:	89 f0       	breq	.+34     	; 0x4856 <vTaskPlaceOnEventList+0x32>
    4834:	60 91 b7 26 	lds	r22, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4838:	70 91 b8 26 	lds	r23, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    483c:	64 5f       	subi	r22, 0xF4	; 244
    483e:	7f 4f       	sbci	r23, 0xFF	; 255
    4840:	ce 01       	movw	r24, r28
    4842:	0e 94 4b 16 	call	0x2c96	; 0x2c96 <vListInsert>
    4846:	61 e0       	ldi	r22, 0x01	; 1
    4848:	c8 01       	movw	r24, r16
    484a:	df 91       	pop	r29
    484c:	cf 91       	pop	r28
    484e:	1f 91       	pop	r17
    4850:	0f 91       	pop	r16
    4852:	0c 94 bc 1e 	jmp	0x3d78	; 0x3d78 <prvAddCurrentTaskToDelayedList>
    4856:	64 ea       	ldi	r22, 0xA4	; 164
    4858:	7b e0       	ldi	r23, 0x0B	; 11
    485a:	80 ea       	ldi	r24, 0xA0	; 160
    485c:	90 e2       	ldi	r25, 0x20	; 32
    485e:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    4862:	e8 cf       	rjmp	.-48     	; 0x4834 <vTaskPlaceOnEventList+0x10>

00004864 <xTaskRemoveFromEventList>:
    4864:	0f 93       	push	r16
    4866:	1f 93       	push	r17
    4868:	cf 93       	push	r28
    486a:	df 93       	push	r29
    486c:	dc 01       	movw	r26, r24
    486e:	15 96       	adiw	r26, 0x05	; 5
    4870:	ed 91       	ld	r30, X+
    4872:	fc 91       	ld	r31, X
    4874:	16 97       	sbiw	r26, 0x06	; 6
    4876:	c6 81       	ldd	r28, Z+6	; 0x06
    4878:	d7 81       	ldd	r29, Z+7	; 0x07
    487a:	20 97       	sbiw	r28, 0x00	; 0
    487c:	09 f4       	brne	.+2      	; 0x4880 <xTaskRemoveFromEventList+0x1c>
    487e:	42 c0       	rjmp	.+132    	; 0x4904 <xTaskRemoveFromEventList+0xa0>
    4880:	8e 01       	movw	r16, r28
    4882:	04 5f       	subi	r16, 0xF4	; 244
    4884:	1f 4f       	sbci	r17, 0xFF	; 255
    4886:	c8 01       	movw	r24, r16
    4888:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    488c:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <uxSchedulerSuspended>
    4890:	81 11       	cpse	r24, r1
    4892:	29 c0       	rjmp	.+82     	; 0x48e6 <xTaskRemoveFromEventList+0x82>
    4894:	0a 50       	subi	r16, 0x0A	; 10
    4896:	11 09       	sbc	r17, r1
    4898:	c8 01       	movw	r24, r16
    489a:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    489e:	8e 89       	ldd	r24, Y+22	; 0x16
    48a0:	90 91 27 26 	lds	r25, 0x2627	; 0x802627 <uxTopReadyPriority>
    48a4:	98 17       	cp	r25, r24
    48a6:	28 f1       	brcs	.+74     	; 0x48f2 <xTaskRemoveFromEventList+0x8e>
    48a8:	90 e0       	ldi	r25, 0x00	; 0
    48aa:	9c 01       	movw	r18, r24
    48ac:	22 0f       	add	r18, r18
    48ae:	33 1f       	adc	r19, r19
    48b0:	22 0f       	add	r18, r18
    48b2:	33 1f       	adc	r19, r19
    48b4:	22 0f       	add	r18, r18
    48b6:	33 1f       	adc	r19, r19
    48b8:	82 0f       	add	r24, r18
    48ba:	93 1f       	adc	r25, r19
    48bc:	b8 01       	movw	r22, r16
    48be:	83 5a       	subi	r24, 0xA3	; 163
    48c0:	99 4d       	sbci	r25, 0xD9	; 217
    48c2:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <vListInsertEnd>
    48c6:	e0 91 b7 26 	lds	r30, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    48ca:	f0 91 b8 26 	lds	r31, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    48ce:	9e 89       	ldd	r25, Y+22	; 0x16
    48d0:	86 89       	ldd	r24, Z+22	; 0x16
    48d2:	89 17       	cp	r24, r25
    48d4:	88 f4       	brcc	.+34     	; 0x48f8 <xTaskRemoveFromEventList+0x94>
    48d6:	81 e0       	ldi	r24, 0x01	; 1
    48d8:	80 93 24 26 	sts	0x2624, r24	; 0x802624 <xYieldPending>
    48dc:	df 91       	pop	r29
    48de:	cf 91       	pop	r28
    48e0:	1f 91       	pop	r17
    48e2:	0f 91       	pop	r16
    48e4:	08 95       	ret
    48e6:	b8 01       	movw	r22, r16
    48e8:	8e e3       	ldi	r24, 0x3E	; 62
    48ea:	96 e2       	ldi	r25, 0x26	; 38
    48ec:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <vListInsertEnd>
    48f0:	ea cf       	rjmp	.-44     	; 0x48c6 <xTaskRemoveFromEventList+0x62>
    48f2:	80 93 27 26 	sts	0x2627, r24	; 0x802627 <uxTopReadyPriority>
    48f6:	d8 cf       	rjmp	.-80     	; 0x48a8 <xTaskRemoveFromEventList+0x44>
    48f8:	80 e0       	ldi	r24, 0x00	; 0
    48fa:	df 91       	pop	r29
    48fc:	cf 91       	pop	r28
    48fe:	1f 91       	pop	r17
    4900:	0f 91       	pop	r16
    4902:	08 95       	ret
    4904:	6f ef       	ldi	r22, 0xFF	; 255
    4906:	7b e0       	ldi	r23, 0x0B	; 11
    4908:	80 ea       	ldi	r24, 0xA0	; 160
    490a:	90 e2       	ldi	r25, 0x20	; 32
    490c:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    4910:	b7 cf       	rjmp	.-146    	; 0x4880 <xTaskRemoveFromEventList+0x1c>

00004912 <vTaskInternalSetTimeOutState>:
    4912:	20 91 23 26 	lds	r18, 0x2623	; 0x802623 <xNumOfOverflows>
    4916:	fc 01       	movw	r30, r24
    4918:	20 83       	st	Z, r18
    491a:	20 91 28 26 	lds	r18, 0x2628	; 0x802628 <xTickCount>
    491e:	30 91 29 26 	lds	r19, 0x2629	; 0x802629 <xTickCount+0x1>
    4922:	21 83       	std	Z+1, r18	; 0x01
    4924:	32 83       	std	Z+2, r19	; 0x02
    4926:	08 95       	ret

00004928 <xTaskCheckForTimeOut>:
    4928:	0f 93       	push	r16
    492a:	1f 93       	push	r17
    492c:	cf 93       	push	r28
    492e:	df 93       	push	r29
    4930:	ec 01       	movw	r28, r24
    4932:	8b 01       	movw	r16, r22
    4934:	89 2b       	or	r24, r25
    4936:	09 f4       	brne	.+2      	; 0x493a <xTaskCheckForTimeOut+0x12>
    4938:	40 c0       	rjmp	.+128    	; 0x49ba <xTaskCheckForTimeOut+0x92>
    493a:	01 15       	cp	r16, r1
    493c:	11 05       	cpc	r17, r1
    493e:	09 f4       	brne	.+2      	; 0x4942 <xTaskCheckForTimeOut+0x1a>
    4940:	43 c0       	rjmp	.+134    	; 0x49c8 <xTaskCheckForTimeOut+0xa0>
    4942:	0f b6       	in	r0, 0x3f	; 63
    4944:	f8 94       	cli
    4946:	0f 92       	push	r0
    4948:	80 91 28 26 	lds	r24, 0x2628	; 0x802628 <xTickCount>
    494c:	90 91 29 26 	lds	r25, 0x2629	; 0x802629 <xTickCount+0x1>
    4950:	f8 01       	movw	r30, r16
    4952:	20 81       	ld	r18, Z
    4954:	31 81       	ldd	r19, Z+1	; 0x01
    4956:	2f 3f       	cpi	r18, 0xFF	; 255
    4958:	ff ef       	ldi	r31, 0xFF	; 255
    495a:	3f 07       	cpc	r19, r31
    495c:	61 f1       	breq	.+88     	; 0x49b6 <xTaskCheckForTimeOut+0x8e>
    495e:	49 81       	ldd	r20, Y+1	; 0x01
    4960:	5a 81       	ldd	r21, Y+2	; 0x02
    4962:	60 91 23 26 	lds	r22, 0x2623	; 0x802623 <xNumOfOverflows>
    4966:	78 81       	ld	r23, Y
    4968:	76 17       	cp	r23, r22
    496a:	19 f0       	breq	.+6      	; 0x4972 <xTaskCheckForTimeOut+0x4a>
    496c:	84 17       	cp	r24, r20
    496e:	95 07       	cpc	r25, r21
    4970:	80 f4       	brcc	.+32     	; 0x4992 <xTaskCheckForTimeOut+0x6a>
    4972:	84 1b       	sub	r24, r20
    4974:	95 0b       	sbc	r25, r21
    4976:	82 17       	cp	r24, r18
    4978:	93 07       	cpc	r25, r19
    497a:	68 f0       	brcs	.+26     	; 0x4996 <xTaskCheckForTimeOut+0x6e>
    497c:	f8 01       	movw	r30, r16
    497e:	10 82       	st	Z, r1
    4980:	11 82       	std	Z+1, r1	; 0x01
    4982:	81 e0       	ldi	r24, 0x01	; 1
    4984:	0f 90       	pop	r0
    4986:	0f be       	out	0x3f, r0	; 63
    4988:	df 91       	pop	r29
    498a:	cf 91       	pop	r28
    498c:	1f 91       	pop	r17
    498e:	0f 91       	pop	r16
    4990:	08 95       	ret
    4992:	81 e0       	ldi	r24, 0x01	; 1
    4994:	f7 cf       	rjmp	.-18     	; 0x4984 <xTaskCheckForTimeOut+0x5c>
    4996:	28 1b       	sub	r18, r24
    4998:	39 0b       	sbc	r19, r25
    499a:	f8 01       	movw	r30, r16
    499c:	20 83       	st	Z, r18
    499e:	31 83       	std	Z+1, r19	; 0x01
    49a0:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <xNumOfOverflows>
    49a4:	88 83       	st	Y, r24
    49a6:	80 91 28 26 	lds	r24, 0x2628	; 0x802628 <xTickCount>
    49aa:	90 91 29 26 	lds	r25, 0x2629	; 0x802629 <xTickCount+0x1>
    49ae:	89 83       	std	Y+1, r24	; 0x01
    49b0:	9a 83       	std	Y+2, r25	; 0x02
    49b2:	80 e0       	ldi	r24, 0x00	; 0
    49b4:	e7 cf       	rjmp	.-50     	; 0x4984 <xTaskCheckForTimeOut+0x5c>
    49b6:	80 e0       	ldi	r24, 0x00	; 0
    49b8:	e5 cf       	rjmp	.-54     	; 0x4984 <xTaskCheckForTimeOut+0x5c>
    49ba:	6a e6       	ldi	r22, 0x6A	; 106
    49bc:	7c e0       	ldi	r23, 0x0C	; 12
    49be:	80 ea       	ldi	r24, 0xA0	; 160
    49c0:	90 e2       	ldi	r25, 0x20	; 32
    49c2:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    49c6:	b9 cf       	rjmp	.-142    	; 0x493a <xTaskCheckForTimeOut+0x12>
    49c8:	6b e6       	ldi	r22, 0x6B	; 107
    49ca:	7c e0       	ldi	r23, 0x0C	; 12
    49cc:	80 ea       	ldi	r24, 0xA0	; 160
    49ce:	90 e2       	ldi	r25, 0x20	; 32
    49d0:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    49d4:	b6 cf       	rjmp	.-148    	; 0x4942 <xTaskCheckForTimeOut+0x1a>

000049d6 <vTaskMissedYield>:
    49d6:	81 e0       	ldi	r24, 0x01	; 1
    49d8:	80 93 24 26 	sts	0x2624, r24	; 0x802624 <xYieldPending>
    49dc:	08 95       	ret

000049de <xTaskPriorityInherit>:
    49de:	0f 93       	push	r16
    49e0:	1f 93       	push	r17
    49e2:	cf 93       	push	r28
    49e4:	df 93       	push	r29
    49e6:	fc 01       	movw	r30, r24
    49e8:	89 2b       	or	r24, r25
    49ea:	09 f4       	brne	.+2      	; 0x49ee <xTaskPriorityInherit+0x10>
    49ec:	41 c0       	rjmp	.+130    	; 0x4a70 <xTaskPriorityInherit+0x92>
    49ee:	26 89       	ldd	r18, Z+22	; 0x16
    49f0:	a0 91 b7 26 	lds	r26, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    49f4:	b0 91 b8 26 	lds	r27, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    49f8:	56 96       	adiw	r26, 0x16	; 22
    49fa:	8c 91       	ld	r24, X
    49fc:	28 17       	cp	r18, r24
    49fe:	70 f5       	brcc	.+92     	; 0x4a5c <xTaskPriorityInherit+0x7e>
    4a00:	84 85       	ldd	r24, Z+12	; 0x0c
    4a02:	95 85       	ldd	r25, Z+13	; 0x0d
    4a04:	97 fd       	sbrc	r25, 7
    4a06:	0c c0       	rjmp	.+24     	; 0x4a20 <xTaskPriorityInherit+0x42>
    4a08:	a0 91 b7 26 	lds	r26, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4a0c:	b0 91 b8 26 	lds	r27, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4a10:	56 96       	adiw	r26, 0x16	; 22
    4a12:	3c 91       	ld	r19, X
    4a14:	8a e0       	ldi	r24, 0x0A	; 10
    4a16:	90 e0       	ldi	r25, 0x00	; 0
    4a18:	83 1b       	sub	r24, r19
    4a1a:	91 09       	sbc	r25, r1
    4a1c:	84 87       	std	Z+12, r24	; 0x0c
    4a1e:	95 87       	std	Z+13, r25	; 0x0d
    4a20:	30 e0       	ldi	r19, 0x00	; 0
    4a22:	c9 01       	movw	r24, r18
    4a24:	88 0f       	add	r24, r24
    4a26:	99 1f       	adc	r25, r25
    4a28:	88 0f       	add	r24, r24
    4a2a:	99 1f       	adc	r25, r25
    4a2c:	88 0f       	add	r24, r24
    4a2e:	99 1f       	adc	r25, r25
    4a30:	28 0f       	add	r18, r24
    4a32:	39 1f       	adc	r19, r25
    4a34:	23 5a       	subi	r18, 0xA3	; 163
    4a36:	39 4d       	sbci	r19, 0xD9	; 217
    4a38:	82 85       	ldd	r24, Z+10	; 0x0a
    4a3a:	93 85       	ldd	r25, Z+11	; 0x0b
    4a3c:	82 17       	cp	r24, r18
    4a3e:	93 07       	cpc	r25, r19
    4a40:	e9 f0       	breq	.+58     	; 0x4a7c <xTaskPriorityInherit+0x9e>
    4a42:	a0 91 b7 26 	lds	r26, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4a46:	b0 91 b8 26 	lds	r27, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4a4a:	56 96       	adiw	r26, 0x16	; 22
    4a4c:	8c 91       	ld	r24, X
    4a4e:	86 8b       	std	Z+22, r24	; 0x16
    4a50:	81 e0       	ldi	r24, 0x01	; 1
    4a52:	df 91       	pop	r29
    4a54:	cf 91       	pop	r28
    4a56:	1f 91       	pop	r17
    4a58:	0f 91       	pop	r16
    4a5a:	08 95       	ret
    4a5c:	a0 91 b7 26 	lds	r26, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4a60:	b0 91 b8 26 	lds	r27, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4a64:	81 e0       	ldi	r24, 0x01	; 1
    4a66:	23 a1       	ldd	r18, Z+35	; 0x23
    4a68:	56 96       	adiw	r26, 0x16	; 22
    4a6a:	9c 91       	ld	r25, X
    4a6c:	29 17       	cp	r18, r25
    4a6e:	88 f3       	brcs	.-30     	; 0x4a52 <xTaskPriorityInherit+0x74>
    4a70:	80 e0       	ldi	r24, 0x00	; 0
    4a72:	df 91       	pop	r29
    4a74:	cf 91       	pop	r28
    4a76:	1f 91       	pop	r17
    4a78:	0f 91       	pop	r16
    4a7a:	08 95       	ret
    4a7c:	8f 01       	movw	r16, r30
    4a7e:	ef 01       	movw	r28, r30
    4a80:	22 96       	adiw	r28, 0x02	; 2
    4a82:	ce 01       	movw	r24, r28
    4a84:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    4a88:	e0 91 b7 26 	lds	r30, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4a8c:	f0 91 b8 26 	lds	r31, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4a90:	86 89       	ldd	r24, Z+22	; 0x16
    4a92:	f8 01       	movw	r30, r16
    4a94:	86 8b       	std	Z+22, r24	; 0x16
    4a96:	90 91 27 26 	lds	r25, 0x2627	; 0x802627 <uxTopReadyPriority>
    4a9a:	98 17       	cp	r25, r24
    4a9c:	10 f4       	brcc	.+4      	; 0x4aa2 <xTaskPriorityInherit+0xc4>
    4a9e:	80 93 27 26 	sts	0x2627, r24	; 0x802627 <uxTopReadyPriority>
    4aa2:	90 e0       	ldi	r25, 0x00	; 0
    4aa4:	9c 01       	movw	r18, r24
    4aa6:	22 0f       	add	r18, r18
    4aa8:	33 1f       	adc	r19, r19
    4aaa:	22 0f       	add	r18, r18
    4aac:	33 1f       	adc	r19, r19
    4aae:	22 0f       	add	r18, r18
    4ab0:	33 1f       	adc	r19, r19
    4ab2:	82 0f       	add	r24, r18
    4ab4:	93 1f       	adc	r25, r19
    4ab6:	be 01       	movw	r22, r28
    4ab8:	83 5a       	subi	r24, 0xA3	; 163
    4aba:	99 4d       	sbci	r25, 0xD9	; 217
    4abc:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <vListInsertEnd>
    4ac0:	81 e0       	ldi	r24, 0x01	; 1
    4ac2:	c7 cf       	rjmp	.-114    	; 0x4a52 <xTaskPriorityInherit+0x74>

00004ac4 <xTaskPriorityDisinherit>:
    4ac4:	0f 93       	push	r16
    4ac6:	1f 93       	push	r17
    4ac8:	cf 93       	push	r28
    4aca:	df 93       	push	r29
    4acc:	00 97       	sbiw	r24, 0x00	; 0
    4ace:	c9 f0       	breq	.+50     	; 0x4b02 <xTaskPriorityDisinherit+0x3e>
    4ad0:	ec 01       	movw	r28, r24
    4ad2:	80 91 b7 26 	lds	r24, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4ad6:	90 91 b8 26 	lds	r25, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4ada:	c8 17       	cp	r28, r24
    4adc:	d9 07       	cpc	r29, r25
    4ade:	31 f0       	breq	.+12     	; 0x4aec <xTaskPriorityDisinherit+0x28>
    4ae0:	6f e7       	ldi	r22, 0x7F	; 127
    4ae2:	7f e0       	ldi	r23, 0x0F	; 15
    4ae4:	80 ea       	ldi	r24, 0xA0	; 160
    4ae6:	90 e2       	ldi	r25, 0x20	; 32
    4ae8:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    4aec:	8c a1       	ldd	r24, Y+36	; 0x24
    4aee:	88 23       	and	r24, r24
    4af0:	c1 f1       	breq	.+112    	; 0x4b62 <xTaskPriorityDisinherit+0x9e>
    4af2:	81 50       	subi	r24, 0x01	; 1
    4af4:	8c a3       	std	Y+36, r24	; 0x24
    4af6:	2e 89       	ldd	r18, Y+22	; 0x16
    4af8:	9b a1       	ldd	r25, Y+35	; 0x23
    4afa:	29 17       	cp	r18, r25
    4afc:	11 f0       	breq	.+4      	; 0x4b02 <xTaskPriorityDisinherit+0x3e>
    4afe:	88 23       	and	r24, r24
    4b00:	31 f0       	breq	.+12     	; 0x4b0e <xTaskPriorityDisinherit+0x4a>
    4b02:	80 e0       	ldi	r24, 0x00	; 0
    4b04:	df 91       	pop	r29
    4b06:	cf 91       	pop	r28
    4b08:	1f 91       	pop	r17
    4b0a:	0f 91       	pop	r16
    4b0c:	08 95       	ret
    4b0e:	8e 01       	movw	r16, r28
    4b10:	0e 5f       	subi	r16, 0xFE	; 254
    4b12:	1f 4f       	sbci	r17, 0xFF	; 255
    4b14:	c8 01       	movw	r24, r16
    4b16:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    4b1a:	2b a1       	ldd	r18, Y+35	; 0x23
    4b1c:	2e 8b       	std	Y+22, r18	; 0x16
    4b1e:	82 2f       	mov	r24, r18
    4b20:	90 e0       	ldi	r25, 0x00	; 0
    4b22:	4a e0       	ldi	r20, 0x0A	; 10
    4b24:	50 e0       	ldi	r21, 0x00	; 0
    4b26:	48 1b       	sub	r20, r24
    4b28:	59 0b       	sbc	r21, r25
    4b2a:	4c 87       	std	Y+12, r20	; 0x0c
    4b2c:	5d 87       	std	Y+13, r21	; 0x0d
    4b2e:	30 91 27 26 	lds	r19, 0x2627	; 0x802627 <uxTopReadyPriority>
    4b32:	32 17       	cp	r19, r18
    4b34:	10 f4       	brcc	.+4      	; 0x4b3a <xTaskPriorityDisinherit+0x76>
    4b36:	20 93 27 26 	sts	0x2627, r18	; 0x802627 <uxTopReadyPriority>
    4b3a:	9c 01       	movw	r18, r24
    4b3c:	22 0f       	add	r18, r18
    4b3e:	33 1f       	adc	r19, r19
    4b40:	22 0f       	add	r18, r18
    4b42:	33 1f       	adc	r19, r19
    4b44:	22 0f       	add	r18, r18
    4b46:	33 1f       	adc	r19, r19
    4b48:	82 0f       	add	r24, r18
    4b4a:	93 1f       	adc	r25, r19
    4b4c:	b8 01       	movw	r22, r16
    4b4e:	83 5a       	subi	r24, 0xA3	; 163
    4b50:	99 4d       	sbci	r25, 0xD9	; 217
    4b52:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <vListInsertEnd>
    4b56:	81 e0       	ldi	r24, 0x01	; 1
    4b58:	df 91       	pop	r29
    4b5a:	cf 91       	pop	r28
    4b5c:	1f 91       	pop	r17
    4b5e:	0f 91       	pop	r16
    4b60:	08 95       	ret
    4b62:	60 e8       	ldi	r22, 0x80	; 128
    4b64:	7f e0       	ldi	r23, 0x0F	; 15
    4b66:	80 ea       	ldi	r24, 0xA0	; 160
    4b68:	90 e2       	ldi	r25, 0x20	; 32
    4b6a:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    4b6e:	8c a1       	ldd	r24, Y+36	; 0x24
    4b70:	c0 cf       	rjmp	.-128    	; 0x4af2 <xTaskPriorityDisinherit+0x2e>

00004b72 <vTaskPriorityDisinheritAfterTimeout>:
    4b72:	0f 93       	push	r16
    4b74:	1f 93       	push	r17
    4b76:	cf 93       	push	r28
    4b78:	df 93       	push	r29
    4b7a:	00 97       	sbiw	r24, 0x00	; 0
    4b7c:	79 f0       	breq	.+30     	; 0x4b9c <vTaskPriorityDisinheritAfterTimeout+0x2a>
    4b7e:	16 2f       	mov	r17, r22
    4b80:	ec 01       	movw	r28, r24
    4b82:	8c a1       	ldd	r24, Y+36	; 0x24
    4b84:	88 23       	and	r24, r24
    4b86:	09 f4       	brne	.+2      	; 0x4b8a <vTaskPriorityDisinheritAfterTimeout+0x18>
    4b88:	54 c0       	rjmp	.+168    	; 0x4c32 <vTaskPriorityDisinheritAfterTimeout+0xc0>
    4b8a:	0b a1       	ldd	r16, Y+35	; 0x23
    4b8c:	01 17       	cp	r16, r17
    4b8e:	58 f0       	brcs	.+22     	; 0x4ba6 <vTaskPriorityDisinheritAfterTimeout+0x34>
    4b90:	8e 89       	ldd	r24, Y+22	; 0x16
    4b92:	80 17       	cp	r24, r16
    4b94:	19 f0       	breq	.+6      	; 0x4b9c <vTaskPriorityDisinheritAfterTimeout+0x2a>
    4b96:	9c a1       	ldd	r25, Y+36	; 0x24
    4b98:	91 30       	cpi	r25, 0x01	; 1
    4b9a:	39 f0       	breq	.+14     	; 0x4baa <vTaskPriorityDisinheritAfterTimeout+0x38>
    4b9c:	df 91       	pop	r29
    4b9e:	cf 91       	pop	r28
    4ba0:	1f 91       	pop	r17
    4ba2:	0f 91       	pop	r16
    4ba4:	08 95       	ret
    4ba6:	01 2f       	mov	r16, r17
    4ba8:	f3 cf       	rjmp	.-26     	; 0x4b90 <vTaskPriorityDisinheritAfterTimeout+0x1e>
    4baa:	20 91 b7 26 	lds	r18, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4bae:	30 91 b8 26 	lds	r19, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4bb2:	c2 17       	cp	r28, r18
    4bb4:	d3 07       	cpc	r29, r19
    4bb6:	09 f4       	brne	.+2      	; 0x4bba <vTaskPriorityDisinheritAfterTimeout+0x48>
    4bb8:	43 c0       	rjmp	.+134    	; 0x4c40 <vTaskPriorityDisinheritAfterTimeout+0xce>
    4bba:	0e 8b       	std	Y+22, r16	; 0x16
    4bbc:	2c 85       	ldd	r18, Y+12	; 0x0c
    4bbe:	3d 85       	ldd	r19, Y+13	; 0x0d
    4bc0:	37 fd       	sbrc	r19, 7
    4bc2:	06 c0       	rjmp	.+12     	; 0x4bd0 <vTaskPriorityDisinheritAfterTimeout+0x5e>
    4bc4:	2a e0       	ldi	r18, 0x0A	; 10
    4bc6:	30 e0       	ldi	r19, 0x00	; 0
    4bc8:	20 1b       	sub	r18, r16
    4bca:	31 09       	sbc	r19, r1
    4bcc:	2c 87       	std	Y+12, r18	; 0x0c
    4bce:	3d 87       	std	Y+13, r19	; 0x0d
    4bd0:	90 e0       	ldi	r25, 0x00	; 0
    4bd2:	9c 01       	movw	r18, r24
    4bd4:	22 0f       	add	r18, r18
    4bd6:	33 1f       	adc	r19, r19
    4bd8:	22 0f       	add	r18, r18
    4bda:	33 1f       	adc	r19, r19
    4bdc:	22 0f       	add	r18, r18
    4bde:	33 1f       	adc	r19, r19
    4be0:	82 0f       	add	r24, r18
    4be2:	93 1f       	adc	r25, r19
    4be4:	83 5a       	subi	r24, 0xA3	; 163
    4be6:	99 4d       	sbci	r25, 0xD9	; 217
    4be8:	2a 85       	ldd	r18, Y+10	; 0x0a
    4bea:	3b 85       	ldd	r19, Y+11	; 0x0b
    4bec:	28 17       	cp	r18, r24
    4bee:	39 07       	cpc	r19, r25
    4bf0:	a9 f6       	brne	.-86     	; 0x4b9c <vTaskPriorityDisinheritAfterTimeout+0x2a>
    4bf2:	8e 01       	movw	r16, r28
    4bf4:	0e 5f       	subi	r16, 0xFE	; 254
    4bf6:	1f 4f       	sbci	r17, 0xFF	; 255
    4bf8:	c8 01       	movw	r24, r16
    4bfa:	0e 94 7c 16 	call	0x2cf8	; 0x2cf8 <uxListRemove>
    4bfe:	8e 89       	ldd	r24, Y+22	; 0x16
    4c00:	90 91 27 26 	lds	r25, 0x2627	; 0x802627 <uxTopReadyPriority>
    4c04:	98 17       	cp	r25, r24
    4c06:	10 f4       	brcc	.+4      	; 0x4c0c <vTaskPriorityDisinheritAfterTimeout+0x9a>
    4c08:	80 93 27 26 	sts	0x2627, r24	; 0x802627 <uxTopReadyPriority>
    4c0c:	90 e0       	ldi	r25, 0x00	; 0
    4c0e:	9c 01       	movw	r18, r24
    4c10:	22 0f       	add	r18, r18
    4c12:	33 1f       	adc	r19, r19
    4c14:	22 0f       	add	r18, r18
    4c16:	33 1f       	adc	r19, r19
    4c18:	22 0f       	add	r18, r18
    4c1a:	33 1f       	adc	r19, r19
    4c1c:	82 0f       	add	r24, r18
    4c1e:	93 1f       	adc	r25, r19
    4c20:	b8 01       	movw	r22, r16
    4c22:	83 5a       	subi	r24, 0xA3	; 163
    4c24:	99 4d       	sbci	r25, 0xD9	; 217
    4c26:	df 91       	pop	r29
    4c28:	cf 91       	pop	r28
    4c2a:	1f 91       	pop	r17
    4c2c:	0f 91       	pop	r16
    4c2e:	0c 94 2a 16 	jmp	0x2c54	; 0x2c54 <vListInsertEnd>
    4c32:	6e ec       	ldi	r22, 0xCE	; 206
    4c34:	7f e0       	ldi	r23, 0x0F	; 15
    4c36:	80 ea       	ldi	r24, 0xA0	; 160
    4c38:	90 e2       	ldi	r25, 0x20	; 32
    4c3a:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    4c3e:	a5 cf       	rjmp	.-182    	; 0x4b8a <vTaskPriorityDisinheritAfterTimeout+0x18>
    4c40:	69 ee       	ldi	r22, 0xE9	; 233
    4c42:	7f e0       	ldi	r23, 0x0F	; 15
    4c44:	80 ea       	ldi	r24, 0xA0	; 160
    4c46:	90 e2       	ldi	r25, 0x20	; 32
    4c48:	0e 94 84 26 	call	0x4d08	; 0x4d08 <vAssertCalled>
    4c4c:	8e 89       	ldd	r24, Y+22	; 0x16
    4c4e:	b5 cf       	rjmp	.-150    	; 0x4bba <vTaskPriorityDisinheritAfterTimeout+0x48>

00004c50 <pvTaskIncrementMutexHeldCount>:

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    4c50:	80 91 b7 26 	lds	r24, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4c54:	90 91 b8 26 	lds	r25, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4c58:	89 2b       	or	r24, r25
    4c5a:	39 f0       	breq	.+14     	; 0x4c6a <pvTaskIncrementMutexHeldCount+0x1a>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    4c5c:	e0 91 b7 26 	lds	r30, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4c60:	f0 91 b8 26 	lds	r31, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
    4c64:	84 a1       	ldd	r24, Z+36	; 0x24
    4c66:	8f 5f       	subi	r24, 0xFF	; 255
    4c68:	84 a3       	std	Z+36, r24	; 0x24
		}

		return pxCurrentTCB;
    4c6a:	80 91 b7 26 	lds	r24, 0x26B7	; 0x8026b7 <pxCurrentTCB>
    4c6e:	90 91 b8 26 	lds	r25, 0x26B8	; 0x8026b8 <pxCurrentTCB+0x1>
	}
    4c72:	08 95       	ret

00004c74 <vApplicationIdleHook>:
#define SET_ERR_LED() PORTA.OUTSET=1<<7
#define CLR_ERR_LED() PORTA.OUTCLR=1<<7


void vApplicationIdleHook( void )
{
    4c74:	08 95       	ret

00004c76 <vApplicationMallocFailedHook>:
	
}

void vApplicationMallocFailedHook(void)
{
	taskDISABLE_INTERRUPTS();
    4c76:	f8 94       	cli
	DbgPrint ("ERROR: memory allocation failed\r\n");
    4c78:	83 ee       	ldi	r24, 0xE3	; 227
    4c7a:	90 e2       	ldi	r25, 0x20	; 32
    4c7c:	0e 94 53 03 	call	0x6a6	; 0x6a6 <DbgPrint>
	CFG_ERR_LED();
    4c80:	80 e8       	ldi	r24, 0x80	; 128
    4c82:	80 93 01 06 	sts	0x0601, r24	; 0x800601 <__TEXT_REGION_LENGTH__+0x700601>
	while (1)
	{
		SET_ERR_LED();
    4c86:	80 93 05 06 	sts	0x0605, r24	; 0x800605 <__TEXT_REGION_LENGTH__+0x700605>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    4c8a:	2f ef       	ldi	r18, 0xFF	; 255
    4c8c:	33 ec       	ldi	r19, 0xC3	; 195
    4c8e:	99 e0       	ldi	r25, 0x09	; 9
    4c90:	21 50       	subi	r18, 0x01	; 1
    4c92:	30 40       	sbci	r19, 0x00	; 0
    4c94:	90 40       	sbci	r25, 0x00	; 0
    4c96:	e1 f7       	brne	.-8      	; 0x4c90 <vApplicationMallocFailedHook+0x1a>
    4c98:	00 c0       	rjmp	.+0      	; 0x4c9a <vApplicationMallocFailedHook+0x24>
    4c9a:	00 00       	nop
		_delay_ms(100);
		CLR_ERR_LED();
    4c9c:	80 93 06 06 	sts	0x0606, r24	; 0x800606 <__TEXT_REGION_LENGTH__+0x700606>
    4ca0:	2f ef       	ldi	r18, 0xFF	; 255
    4ca2:	33 ec       	ldi	r19, 0xC3	; 195
    4ca4:	99 e0       	ldi	r25, 0x09	; 9
    4ca6:	21 50       	subi	r18, 0x01	; 1
    4ca8:	30 40       	sbci	r19, 0x00	; 0
    4caa:	90 40       	sbci	r25, 0x00	; 0
    4cac:	e1 f7       	brne	.-8      	; 0x4ca6 <vApplicationMallocFailedHook+0x30>
    4cae:	00 c0       	rjmp	.+0      	; 0x4cb0 <vApplicationMallocFailedHook+0x3a>
    4cb0:	00 00       	nop
    4cb2:	e9 cf       	rjmp	.-46     	; 0x4c86 <vApplicationMallocFailedHook+0x10>

00004cb4 <vApplicationStackOverflowHook>:
}



void vApplicationStackOverflowHook( TaskHandle_t xTask,signed char *pcTaskName )
{
    4cb4:	eb 01       	movw	r28, r22
	taskDISABLE_INTERRUPTS();
    4cb6:	f8 94       	cli
	CFG_ERR_LED();
    4cb8:	80 e8       	ldi	r24, 0x80	; 128
    4cba:	80 93 01 06 	sts	0x0601, r24	; 0x800601 <__TEXT_REGION_LENGTH__+0x700601>
	DbgPrint("STACK overflow in task ");
    4cbe:	85 e0       	ldi	r24, 0x05	; 5
    4cc0:	91 e2       	ldi	r25, 0x21	; 33
    4cc2:	0e 94 53 03 	call	0x6a6	; 0x6a6 <DbgPrint>
	DbgPrintn(pcTaskName,10);
    4cc6:	6a e0       	ldi	r22, 0x0A	; 10
    4cc8:	70 e0       	ldi	r23, 0x00	; 0
    4cca:	ce 01       	movw	r24, r28
    4ccc:	0e 94 72 03 	call	0x6e4	; 0x6e4 <DbgPrintn>
	DbgPrint("\r\n");
    4cd0:	80 ee       	ldi	r24, 0xE0	; 224
    4cd2:	90 e2       	ldi	r25, 0x20	; 32
    4cd4:	0e 94 53 03 	call	0x6a6	; 0x6a6 <DbgPrint>
	while (1)
	{
		SET_ERR_LED();
    4cd8:	80 e8       	ldi	r24, 0x80	; 128
    4cda:	80 93 05 06 	sts	0x0605, r24	; 0x800605 <__TEXT_REGION_LENGTH__+0x700605>
    4cde:	2f ef       	ldi	r18, 0xFF	; 255
    4ce0:	33 ed       	ldi	r19, 0xD3	; 211
    4ce2:	90 e3       	ldi	r25, 0x30	; 48
    4ce4:	21 50       	subi	r18, 0x01	; 1
    4ce6:	30 40       	sbci	r19, 0x00	; 0
    4ce8:	90 40       	sbci	r25, 0x00	; 0
    4cea:	e1 f7       	brne	.-8      	; 0x4ce4 <vApplicationStackOverflowHook+0x30>
    4cec:	00 c0       	rjmp	.+0      	; 0x4cee <vApplicationStackOverflowHook+0x3a>
    4cee:	00 00       	nop
		_delay_ms(500);
		CLR_ERR_LED();
    4cf0:	80 93 06 06 	sts	0x0606, r24	; 0x800606 <__TEXT_REGION_LENGTH__+0x700606>
    4cf4:	2f ef       	ldi	r18, 0xFF	; 255
    4cf6:	33 ed       	ldi	r19, 0xD3	; 211
    4cf8:	90 e3       	ldi	r25, 0x30	; 48
    4cfa:	21 50       	subi	r18, 0x01	; 1
    4cfc:	30 40       	sbci	r19, 0x00	; 0
    4cfe:	90 40       	sbci	r25, 0x00	; 0
    4d00:	e1 f7       	brne	.-8      	; 0x4cfa <vApplicationStackOverflowHook+0x46>
    4d02:	00 c0       	rjmp	.+0      	; 0x4d04 <vApplicationStackOverflowHook+0x50>
    4d04:	00 00       	nop
    4d06:	e9 cf       	rjmp	.-46     	; 0x4cda <vApplicationStackOverflowHook+0x26>

00004d08 <vAssertCalled>:
		_delay_ms(500);
	}
}

void vAssertCalled( char *File, int Line)
{
    4d08:	8c 01       	movw	r16, r24
    4d0a:	eb 01       	movw	r28, r22
	taskDISABLE_INTERRUPTS();	
    4d0c:	f8 94       	cli
	CFG_ERR_LED();
    4d0e:	80 e8       	ldi	r24, 0x80	; 128
    4d10:	80 93 01 06 	sts	0x0601, r24	; 0x800601 <__TEXT_REGION_LENGTH__+0x700601>
	DbgPrint("Assert in file ");
    4d14:	8d e1       	ldi	r24, 0x1D	; 29
    4d16:	91 e2       	ldi	r25, 0x21	; 33
    4d18:	0e 94 53 03 	call	0x6a6	; 0x6a6 <DbgPrint>
	DbgPrintn(File,100);
    4d1c:	64 e6       	ldi	r22, 0x64	; 100
    4d1e:	70 e0       	ldi	r23, 0x00	; 0
    4d20:	c8 01       	movw	r24, r16
    4d22:	0e 94 72 03 	call	0x6e4	; 0x6e4 <DbgPrintn>
	DbgPrint(", line nr ");
    4d26:	8d e2       	ldi	r24, 0x2D	; 45
    4d28:	91 e2       	ldi	r25, 0x21	; 33
    4d2a:	0e 94 53 03 	call	0x6a6	; 0x6a6 <DbgPrint>
	DbgPrintInt(Line);
    4d2e:	ce 01       	movw	r24, r28
    4d30:	0e 94 97 03 	call	0x72e	; 0x72e <DbgPrintInt>
	DbgPrint("\r\n");
    4d34:	80 ee       	ldi	r24, 0xE0	; 224
    4d36:	90 e2       	ldi	r25, 0x20	; 32
    4d38:	0e 94 53 03 	call	0x6a6	; 0x6a6 <DbgPrint>

	while (1)
	{
		SET_ERR_LED();
    4d3c:	80 e8       	ldi	r24, 0x80	; 128
    4d3e:	80 93 05 06 	sts	0x0605, r24	; 0x800605 <__TEXT_REGION_LENGTH__+0x700605>
    4d42:	2f ef       	ldi	r18, 0xFF	; 255
    4d44:	33 ec       	ldi	r19, 0xC3	; 195
    4d46:	99 e0       	ldi	r25, 0x09	; 9
    4d48:	21 50       	subi	r18, 0x01	; 1
    4d4a:	30 40       	sbci	r19, 0x00	; 0
    4d4c:	90 40       	sbci	r25, 0x00	; 0
    4d4e:	e1 f7       	brne	.-8      	; 0x4d48 <vAssertCalled+0x40>
    4d50:	00 c0       	rjmp	.+0      	; 0x4d52 <vAssertCalled+0x4a>
    4d52:	00 00       	nop
		_delay_ms(100);
		CLR_ERR_LED();
    4d54:	80 93 06 06 	sts	0x0606, r24	; 0x800606 <__TEXT_REGION_LENGTH__+0x700606>
    4d58:	2f ef       	ldi	r18, 0xFF	; 255
    4d5a:	33 ed       	ldi	r19, 0xD3	; 211
    4d5c:	90 e3       	ldi	r25, 0x30	; 48
    4d5e:	21 50       	subi	r18, 0x01	; 1
    4d60:	30 40       	sbci	r19, 0x00	; 0
    4d62:	90 40       	sbci	r25, 0x00	; 0
    4d64:	e1 f7       	brne	.-8      	; 0x4d5e <vAssertCalled+0x56>
    4d66:	00 c0       	rjmp	.+0      	; 0x4d68 <vAssertCalled+0x60>
    4d68:	00 00       	nop
    4d6a:	e9 cf       	rjmp	.-46     	; 0x4d3e <vAssertCalled+0x36>

00004d6c <main>:

uint8_t *ucHeap;

int main(void)
{
	DriverSysClkXtalInit();	//Clock init
    4d6c:	0e 94 a6 09 	call	0x134c	; 0x134c <DriverSysClkXtalInit>
	//Allocate FreeRTOS heap
	ucHeap=malloc(configTOTAL_HEAP_SIZE);
    4d70:	80 e0       	ldi	r24, 0x00	; 0
    4d72:	90 e4       	ldi	r25, 0x40	; 64
    4d74:	0e 94 f3 33 	call	0x67e6	; 0x67e6 <malloc>
    4d78:	80 93 ed 26 	sts	0x26ED, r24	; 0x8026ed <ucHeap>
    4d7c:	90 93 ee 26 	sts	0x26EE, r25	; 0x8026ee <ucHeap+0x1>
	if (ucHeap==NULL) while(1);
    4d80:	89 2b       	or	r24, r25
    4d82:	59 f0       	breq	.+22     	; 0x4d9a <main+0x2e>
	
	//Enable interrupts
	PMIC.CTRL=0b111;		
    4d84:	87 e0       	ldi	r24, 0x07	; 7
    4d86:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	sei();
    4d8a:	78 94       	sei
	
	//Init startup task
	InitStartupTask();
    4d8c:	0e 94 d9 2c 	call	0x59b2	; 0x59b2 <InitStartupTask>
	
	//Start scheduler loop
	vTaskStartScheduler();	
    4d90:	0e 94 dd 21 	call	0x43ba	; 0x43ba <vTaskStartScheduler>

	return 0;
}
    4d94:	80 e0       	ldi	r24, 0x00	; 0
    4d96:	90 e0       	ldi	r25, 0x00	; 0
    4d98:	08 95       	ret
    4d9a:	ff cf       	rjmp	.-2      	; 0x4d9a <main+0x2e>

00004d9c <GetADCData>:
		vTaskDelayUntil( &xLastWakeTime, xPeriod );
	}
}

ADCStruct GetADCData(void)
{
    4d9c:	cf 93       	push	r28
    4d9e:	df 93       	push	r29
    4da0:	cd b7       	in	r28, 0x3d	; 61
    4da2:	de b7       	in	r29, 0x3e	; 62
    4da4:	60 97       	sbiw	r28, 0x10	; 16
    4da6:	cd bf       	out	0x3d, r28	; 61
    4da8:	de bf       	out	0x3e, r29	; 62
	ADCStruct ADCData;
	xQueuePeek(ADCQueue,&ADCData,portMAX_DELAY);
    4daa:	4f ef       	ldi	r20, 0xFF	; 255
    4dac:	5f ef       	ldi	r21, 0xFF	; 255
    4dae:	be 01       	movw	r22, r28
    4db0:	67 5f       	subi	r22, 0xF7	; 247
    4db2:	7f 4f       	sbci	r23, 0xFF	; 255
    4db4:	80 91 ef 26 	lds	r24, 0x26EF	; 0x8026ef <ADCQueue>
    4db8:	90 91 f0 26 	lds	r25, 0x26F0	; 0x8026f0 <ADCQueue+0x1>
    4dbc:	0e 94 41 1d 	call	0x3a82	; 0x3a82 <xQueuePeek>
	return ADCData;
    4dc0:	88 e0       	ldi	r24, 0x08	; 8
    4dc2:	fe 01       	movw	r30, r28
    4dc4:	39 96       	adiw	r30, 0x09	; 9
    4dc6:	de 01       	movw	r26, r28
    4dc8:	11 96       	adiw	r26, 0x01	; 1
    4dca:	01 90       	ld	r0, Z+
    4dcc:	0d 92       	st	X+, r0
    4dce:	8a 95       	dec	r24
    4dd0:	e1 f7       	brne	.-8      	; 0x4dca <GetADCData+0x2e>
    4dd2:	29 81       	ldd	r18, Y+1	; 0x01
    4dd4:	3a 81       	ldd	r19, Y+2	; 0x02
    4dd6:	4b 81       	ldd	r20, Y+3	; 0x03
    4dd8:	5c 81       	ldd	r21, Y+4	; 0x04
    4dda:	6d 81       	ldd	r22, Y+5	; 0x05
    4ddc:	7e 81       	ldd	r23, Y+6	; 0x06
    4dde:	8f 81       	ldd	r24, Y+7	; 0x07
    4de0:	98 85       	ldd	r25, Y+8	; 0x08
    4de2:	60 96       	adiw	r28, 0x10	; 16
    4de4:	cd bf       	out	0x3d, r28	; 61
    4de6:	de bf       	out	0x3e, r29	; 62
    4de8:	df 91       	pop	r29
    4dea:	cf 91       	pop	r28
    4dec:	08 95       	ret

00004dee <StartLineFollower>:
	}
}

void StartLineFollower(float Speed)
{
	ReqSpeed=Speed;
    4dee:	60 93 bd 26 	sts	0x26BD, r22	; 0x8026bd <ReqSpeed>
    4df2:	70 93 be 26 	sts	0x26BE, r23	; 0x8026be <ReqSpeed+0x1>
    4df6:	80 93 bf 26 	sts	0x26BF, r24	; 0x8026bf <ReqSpeed+0x2>
    4dfa:	90 93 c0 26 	sts	0x26C0, r25	; 0x8026c0 <ReqSpeed+0x3>
	xSemaphoreGive(StartSema);
    4dfe:	20 e0       	ldi	r18, 0x00	; 0
    4e00:	40 e0       	ldi	r20, 0x00	; 0
    4e02:	50 e0       	ldi	r21, 0x00	; 0
    4e04:	60 e0       	ldi	r22, 0x00	; 0
    4e06:	70 e0       	ldi	r23, 0x00	; 0
    4e08:	80 91 bb 26 	lds	r24, 0x26BB	; 0x8026bb <StartSema>
    4e0c:	90 91 bc 26 	lds	r25, 0x26BC	; 0x8026bc <StartSema+0x1>
    4e10:	0c 94 f3 19 	jmp	0x33e6	; 0x33e6 <xQueueGenericSend>

00004e14 <StopLineFollower>:
	
}
void StopLineFollower()
{
	xSemaphoreGive(StopSema);
    4e14:	20 e0       	ldi	r18, 0x00	; 0
    4e16:	40 e0       	ldi	r20, 0x00	; 0
    4e18:	50 e0       	ldi	r21, 0x00	; 0
    4e1a:	60 e0       	ldi	r22, 0x00	; 0
    4e1c:	70 e0       	ldi	r23, 0x00	; 0
    4e1e:	80 91 b9 26 	lds	r24, 0x26B9	; 0x8026b9 <StopSema>
    4e22:	90 91 ba 26 	lds	r25, 0x26BA	; 0x8026ba <StopSema+0x1>
    4e26:	0c 94 f3 19 	jmp	0x33e6	; 0x33e6 <xQueueGenericSend>

00004e2a <WorkerMotion>:
	MotionCmdStruct MotionCmd;
	MotionCmd.Cmd=CMD_DRIVE_SEGMENT;
	MotionCmd.Params[0]=Speed;
	xQueueSendToBack(CmdQueue,&MotionCmd,portMAX_DELAY);	//Issue command
	xSemaphoreTake(CmdCompleteSema,portMAX_DELAY);			//Block until command has been executed
}
    4e2a:	cf 93       	push	r28
    4e2c:	df 93       	push	r29
    4e2e:	cd b7       	in	r28, 0x3d	; 61
    4e30:	de b7       	in	r29, 0x3e	; 62
    4e32:	67 97       	sbiw	r28, 0x17	; 23
    4e34:	cd bf       	out	0x3d, r28	; 61
    4e36:	de bf       	out	0x3e, r29	; 62
    4e38:	0f c0       	rjmp	.+30     	; 0x4e58 <WorkerMotion+0x2e>
    4e3a:	82 30       	cpi	r24, 0x02	; 2
    4e3c:	09 f4       	brne	.+2      	; 0x4e40 <WorkerMotion+0x16>
    4e3e:	ae c0       	rjmp	.+348    	; 0x4f9c <WorkerMotion+0x172>
    4e40:	83 30       	cpi	r24, 0x03	; 3
    4e42:	09 f4       	brne	.+2      	; 0x4e46 <WorkerMotion+0x1c>
    4e44:	fa c0       	rjmp	.+500    	; 0x503a <WorkerMotion+0x210>
    4e46:	80 91 c3 26 	lds	r24, 0x26C3	; 0x8026c3 <CmdQueue>
    4e4a:	90 91 c4 26 	lds	r25, 0x26C4	; 0x8026c4 <CmdQueue+0x1>
    4e4e:	0e 94 49 1e 	call	0x3c92	; 0x3c92 <uxQueueMessagesWaiting>
    4e52:	88 23       	and	r24, r24
    4e54:	09 f4       	brne	.+2      	; 0x4e58 <WorkerMotion+0x2e>
    4e56:	96 c0       	rjmp	.+300    	; 0x4f84 <WorkerMotion+0x15a>
    4e58:	4f ef       	ldi	r20, 0xFF	; 255
    4e5a:	5f ef       	ldi	r21, 0xFF	; 255
    4e5c:	be 01       	movw	r22, r28
    4e5e:	6f 5f       	subi	r22, 0xFF	; 255
    4e60:	7f 4f       	sbci	r23, 0xFF	; 255
    4e62:	80 91 c3 26 	lds	r24, 0x26C3	; 0x8026c3 <CmdQueue>
    4e66:	90 91 c4 26 	lds	r25, 0x26C4	; 0x8026c4 <CmdQueue+0x1>
    4e6a:	0e 94 8a 1b 	call	0x3714	; 0x3714 <xQueueReceive>
    4e6e:	89 81       	ldd	r24, Y+1	; 0x01
    4e70:	81 30       	cpi	r24, 0x01	; 1
    4e72:	19 f7       	brne	.-58     	; 0x4e3a <WorkerMotion+0x10>
    4e74:	4e 80       	ldd	r4, Y+6	; 0x06
    4e76:	5f 80       	ldd	r5, Y+7	; 0x07
    4e78:	68 84       	ldd	r6, Y+8	; 0x08
    4e7a:	79 84       	ldd	r7, Y+9	; 0x09
    4e7c:	8a 80       	ldd	r8, Y+2	; 0x02
    4e7e:	9b 80       	ldd	r9, Y+3	; 0x03
    4e80:	ac 80       	ldd	r10, Y+4	; 0x04
    4e82:	bd 80       	ldd	r11, Y+5	; 0x05
    4e84:	0e 94 1a 22 	call	0x4434	; 0x4434 <xTaskGetTickCount>
    4e88:	8a 87       	std	Y+10, r24	; 0x0a
    4e8a:	9b 87       	std	Y+11, r25	; 0x0b
    4e8c:	0e 94 f9 2a 	call	0x55f2	; 0x55f2 <EnableMotorPosTask>
    4e90:	0e 94 c6 2b 	call	0x578c	; 0x578c <EnableMotorSpeedTask>
    4e94:	0e 94 91 04 	call	0x922	; 0x922 <DriverMotorGetEncoder>
    4e98:	6b 01       	movw	r12, r22
    4e9a:	7c 01       	movw	r14, r24
    4e9c:	20 e0       	ldi	r18, 0x00	; 0
    4e9e:	30 e0       	ldi	r19, 0x00	; 0
    4ea0:	a9 01       	movw	r20, r18
    4ea2:	c5 01       	movw	r24, r10
    4ea4:	b4 01       	movw	r22, r8
    4ea6:	0e 94 75 2f 	call	0x5eea	; 0x5eea <__gesf2>
    4eaa:	2d ec       	ldi	r18, 0xCD	; 205
    4eac:	3c e4       	ldi	r19, 0x4C	; 76
    4eae:	4f e4       	ldi	r20, 0x4F	; 79
    4eb0:	53 e4       	ldi	r21, 0x43	; 67
    4eb2:	18 16       	cp	r1, r24
    4eb4:	0c f0       	brlt	.+2      	; 0x4eb8 <WorkerMotion+0x8e>
    4eb6:	50 c1       	rjmp	.+672    	; 0x5158 <WorkerMotion+0x32e>
    4eb8:	c5 01       	movw	r24, r10
    4eba:	b4 01       	movw	r22, r8
    4ebc:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    4ec0:	20 e0       	ldi	r18, 0x00	; 0
    4ec2:	30 e0       	ldi	r19, 0x00	; 0
    4ec4:	44 eb       	ldi	r20, 0xB4	; 180
    4ec6:	53 e4       	ldi	r21, 0x43	; 67
    4ec8:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    4ecc:	20 e0       	ldi	r18, 0x00	; 0
    4ece:	30 e0       	ldi	r19, 0x00	; 0
    4ed0:	40 e4       	ldi	r20, 0x40	; 64
    4ed2:	50 e4       	ldi	r21, 0x40	; 64
    4ed4:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    4ed8:	6c 8b       	std	Y+20, r22	; 0x14
    4eda:	7d 8b       	std	Y+21, r23	; 0x15
    4edc:	8e 8b       	std	Y+22, r24	; 0x16
    4ede:	9f 8b       	std	Y+23, r25	; 0x17
    4ee0:	b6 01       	movw	r22, r12
    4ee2:	dd 0c       	add	r13, r13
    4ee4:	88 0b       	sbc	r24, r24
    4ee6:	99 0b       	sbc	r25, r25
    4ee8:	0e 94 c5 2e 	call	0x5d8a	; 0x5d8a <__floatsisf>
    4eec:	9b 01       	movw	r18, r22
    4eee:	ac 01       	movw	r20, r24
    4ef0:	6c 89       	ldd	r22, Y+20	; 0x14
    4ef2:	7d 89       	ldd	r23, Y+21	; 0x15
    4ef4:	8e 89       	ldd	r24, Y+22	; 0x16
    4ef6:	9f 89       	ldd	r25, Y+23	; 0x17
    4ef8:	0e 94 aa 2d 	call	0x5b54	; 0x5b54 <__addsf3>
    4efc:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <__fixsfsi>
    4f00:	8b 01       	movw	r16, r22
    4f02:	2d ec       	ldi	r18, 0xCD	; 205
    4f04:	3c e4       	ldi	r19, 0x4C	; 76
    4f06:	4f e4       	ldi	r20, 0x4F	; 79
    4f08:	53 e4       	ldi	r21, 0x43	; 67
    4f0a:	c3 01       	movw	r24, r6
    4f0c:	b2 01       	movw	r22, r4
    4f0e:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    4f12:	20 e0       	ldi	r18, 0x00	; 0
    4f14:	30 e0       	ldi	r19, 0x00	; 0
    4f16:	44 eb       	ldi	r20, 0xB4	; 180
    4f18:	53 e4       	ldi	r21, 0x43	; 67
    4f1a:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    4f1e:	20 e0       	ldi	r18, 0x00	; 0
    4f20:	30 e0       	ldi	r19, 0x00	; 0
    4f22:	40 e4       	ldi	r20, 0x40	; 64
    4f24:	50 e4       	ldi	r21, 0x40	; 64
    4f26:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    4f2a:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <__fixsfsi>
    4f2e:	dc 01       	movw	r26, r24
    4f30:	cb 01       	movw	r24, r22
    4f32:	bc 01       	movw	r22, r24
    4f34:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <MotorSpeedSet>
    4f38:	09 c0       	rjmp	.+18     	; 0x4f4c <WorkerMotion+0x122>
    4f3a:	0c 15       	cp	r16, r12
    4f3c:	1d 05       	cpc	r17, r13
    4f3e:	b4 f0       	brlt	.+44     	; 0x4f6c <WorkerMotion+0x142>
    4f40:	6a e0       	ldi	r22, 0x0A	; 10
    4f42:	70 e0       	ldi	r23, 0x00	; 0
    4f44:	ce 01       	movw	r24, r28
    4f46:	0a 96       	adiw	r24, 0x0a	; 10
    4f48:	0e 94 8d 23 	call	0x471a	; 0x471a <vTaskDelayUntil>
    4f4c:	0e 94 91 04 	call	0x922	; 0x922 <DriverMotorGetEncoder>
    4f50:	6b 01       	movw	r12, r22
    4f52:	7c 01       	movw	r14, r24
    4f54:	20 e0       	ldi	r18, 0x00	; 0
    4f56:	30 e0       	ldi	r19, 0x00	; 0
    4f58:	a9 01       	movw	r20, r18
    4f5a:	c5 01       	movw	r24, r10
    4f5c:	b4 01       	movw	r22, r8
    4f5e:	0e 94 75 2f 	call	0x5eea	; 0x5eea <__gesf2>
    4f62:	18 16       	cp	r1, r24
    4f64:	54 f3       	brlt	.-44     	; 0x4f3a <WorkerMotion+0x110>
    4f66:	c0 16       	cp	r12, r16
    4f68:	d1 06       	cpc	r13, r17
    4f6a:	54 f7       	brge	.-44     	; 0x4f40 <WorkerMotion+0x116>
    4f6c:	0e 94 12 2b 	call	0x5624	; 0x5624 <DisableMotorPosTask>
    4f70:	0e 94 d2 2b 	call	0x57a4	; 0x57a4 <DisableMotorSpeedTask>
    4f74:	80 91 c3 26 	lds	r24, 0x26C3	; 0x8026c3 <CmdQueue>
    4f78:	90 91 c4 26 	lds	r25, 0x26C4	; 0x8026c4 <CmdQueue+0x1>
    4f7c:	0e 94 49 1e 	call	0x3c92	; 0x3c92 <uxQueueMessagesWaiting>
    4f80:	81 11       	cpse	r24, r1
    4f82:	6a cf       	rjmp	.-300    	; 0x4e58 <WorkerMotion+0x2e>
    4f84:	20 e0       	ldi	r18, 0x00	; 0
    4f86:	40 e0       	ldi	r20, 0x00	; 0
    4f88:	50 e0       	ldi	r21, 0x00	; 0
    4f8a:	60 e0       	ldi	r22, 0x00	; 0
    4f8c:	70 e0       	ldi	r23, 0x00	; 0
    4f8e:	80 91 c1 26 	lds	r24, 0x26C1	; 0x8026c1 <CmdCompleteSema>
    4f92:	90 91 c2 26 	lds	r25, 0x26C2	; 0x8026c2 <CmdCompleteSema+0x1>
    4f96:	0e 94 f3 19 	call	0x33e6	; 0x33e6 <xQueueGenericSend>
    4f9a:	5e cf       	rjmp	.-324    	; 0x4e58 <WorkerMotion+0x2e>
    4f9c:	ca 80       	ldd	r12, Y+2	; 0x02
    4f9e:	db 80       	ldd	r13, Y+3	; 0x03
    4fa0:	ec 80       	ldd	r14, Y+4	; 0x04
    4fa2:	fd 80       	ldd	r15, Y+5	; 0x05
    4fa4:	0e 94 1a 22 	call	0x4434	; 0x4434 <xTaskGetTickCount>
    4fa8:	8a 8b       	std	Y+18, r24	; 0x12
    4faa:	9b 8b       	std	Y+19, r25	; 0x13
    4fac:	0e 94 f9 2a 	call	0x55f2	; 0x55f2 <EnableMotorPosTask>
    4fb0:	0e 94 c6 2b 	call	0x578c	; 0x578c <EnableMotorSpeedTask>
    4fb4:	0e 94 91 04 	call	0x922	; 0x922 <DriverMotorGetEncoder>
    4fb8:	2d ec       	ldi	r18, 0xCD	; 205
    4fba:	3c e4       	ldi	r19, 0x4C	; 76
    4fbc:	4f e4       	ldi	r20, 0x4F	; 79
    4fbe:	53 e4       	ldi	r21, 0x43	; 67
    4fc0:	c7 01       	movw	r24, r14
    4fc2:	b6 01       	movw	r22, r12
    4fc4:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    4fc8:	20 e0       	ldi	r18, 0x00	; 0
    4fca:	30 e0       	ldi	r19, 0x00	; 0
    4fcc:	44 eb       	ldi	r20, 0xB4	; 180
    4fce:	53 e4       	ldi	r21, 0x43	; 67
    4fd0:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    4fd4:	20 e0       	ldi	r18, 0x00	; 0
    4fd6:	30 e0       	ldi	r19, 0x00	; 0
    4fd8:	40 e4       	ldi	r20, 0x40	; 64
    4fda:	50 e4       	ldi	r21, 0x40	; 64
    4fdc:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    4fe0:	0e 94 f7 26 	call	0x4dee	; 0x4dee <StartLineFollower>
    4fe4:	00 e0       	ldi	r16, 0x00	; 0
    4fe6:	10 e0       	ldi	r17, 0x00	; 0
    4fe8:	0b c0       	rjmp	.+22     	; 0x5000 <WorkerMotion+0x1d6>
    4fea:	0f 5f       	subi	r16, 0xFF	; 255
    4fec:	1f 4f       	sbci	r17, 0xFF	; 255
    4fee:	05 31       	cpi	r16, 0x15	; 21
    4ff0:	11 05       	cpc	r17, r1
    4ff2:	e4 f4       	brge	.+56     	; 0x502c <WorkerMotion+0x202>
    4ff4:	6a e0       	ldi	r22, 0x0A	; 10
    4ff6:	70 e0       	ldi	r23, 0x00	; 0
    4ff8:	ce 01       	movw	r24, r28
    4ffa:	42 96       	adiw	r24, 0x12	; 18
    4ffc:	0e 94 8d 23 	call	0x471a	; 0x471a <vTaskDelayUntil>
    5000:	0e 94 ce 26 	call	0x4d9c	; 0x4d9c <GetADCData>
    5004:	2a 87       	std	Y+10, r18	; 0x0a
    5006:	3b 87       	std	Y+11, r19	; 0x0b
    5008:	4c 87       	std	Y+12, r20	; 0x0c
    500a:	5d 87       	std	Y+13, r21	; 0x0d
    500c:	6e 87       	std	Y+14, r22	; 0x0e
    500e:	7f 87       	std	Y+15, r23	; 0x0f
    5010:	88 8b       	std	Y+16, r24	; 0x10
    5012:	99 8b       	std	Y+17, r25	; 0x11
    5014:	2a 85       	ldd	r18, Y+10	; 0x0a
    5016:	3b 85       	ldd	r19, Y+11	; 0x0b
    5018:	8e 85       	ldd	r24, Y+14	; 0x0e
    501a:	9f 85       	ldd	r25, Y+15	; 0x0f
    501c:	82 0f       	add	r24, r18
    501e:	93 1f       	adc	r25, r19
    5020:	8a 38       	cpi	r24, 0x8A	; 138
    5022:	93 41       	sbci	r25, 0x13	; 19
    5024:	14 f7       	brge	.-60     	; 0x4fea <WorkerMotion+0x1c0>
    5026:	00 e0       	ldi	r16, 0x00	; 0
    5028:	10 e0       	ldi	r17, 0x00	; 0
    502a:	e4 cf       	rjmp	.-56     	; 0x4ff4 <WorkerMotion+0x1ca>
    502c:	0e 94 0a 27 	call	0x4e14	; 0x4e14 <StopLineFollower>
    5030:	0e 94 12 2b 	call	0x5624	; 0x5624 <DisableMotorPosTask>
    5034:	0e 94 d2 2b 	call	0x57a4	; 0x57a4 <DisableMotorSpeedTask>
    5038:	06 cf       	rjmp	.-500    	; 0x4e46 <WorkerMotion+0x1c>
    503a:	4e 80       	ldd	r4, Y+6	; 0x06
    503c:	5f 80       	ldd	r5, Y+7	; 0x07
    503e:	68 84       	ldd	r6, Y+8	; 0x08
    5040:	79 84       	ldd	r7, Y+9	; 0x09
    5042:	8a 80       	ldd	r8, Y+2	; 0x02
    5044:	9b 80       	ldd	r9, Y+3	; 0x03
    5046:	ac 80       	ldd	r10, Y+4	; 0x04
    5048:	bd 80       	ldd	r11, Y+5	; 0x05
    504a:	0e 94 1a 22 	call	0x4434	; 0x4434 <xTaskGetTickCount>
    504e:	8a 87       	std	Y+10, r24	; 0x0a
    5050:	9b 87       	std	Y+11, r25	; 0x0b
    5052:	0e 94 f9 2a 	call	0x55f2	; 0x55f2 <EnableMotorPosTask>
    5056:	0e 94 c6 2b 	call	0x578c	; 0x578c <EnableMotorSpeedTask>
    505a:	0e 94 91 04 	call	0x922	; 0x922 <DriverMotorGetEncoder>
    505e:	6b 01       	movw	r12, r22
    5060:	7c 01       	movw	r14, r24
    5062:	26 ec       	ldi	r18, 0xC6	; 198
    5064:	39 ed       	ldi	r19, 0xD9	; 217
    5066:	47 e7       	ldi	r20, 0x77	; 119
    5068:	5f e3       	ldi	r21, 0x3F	; 63
    506a:	c5 01       	movw	r24, r10
    506c:	b4 01       	movw	r22, r8
    506e:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    5072:	4b 01       	movw	r8, r22
    5074:	5c 01       	movw	r10, r24
    5076:	20 e0       	ldi	r18, 0x00	; 0
    5078:	30 e0       	ldi	r19, 0x00	; 0
    507a:	a9 01       	movw	r20, r18
    507c:	0e 94 75 2f 	call	0x5eea	; 0x5eea <__gesf2>
    5080:	18 16       	cp	r1, r24
    5082:	0c f0       	brlt	.+2      	; 0x5086 <WorkerMotion+0x25c>
    5084:	ab c0       	rjmp	.+342    	; 0x51dc <WorkerMotion+0x3b2>
    5086:	b6 01       	movw	r22, r12
    5088:	dd 0c       	add	r13, r13
    508a:	88 0b       	sbc	r24, r24
    508c:	99 0b       	sbc	r25, r25
    508e:	0e 94 c5 2e 	call	0x5d8a	; 0x5d8a <__floatsisf>
    5092:	6b 01       	movw	r12, r22
    5094:	7c 01       	movw	r14, r24
    5096:	2d ec       	ldi	r18, 0xCD	; 205
    5098:	3c e4       	ldi	r19, 0x4C	; 76
    509a:	4f e4       	ldi	r20, 0x4F	; 79
    509c:	53 e4       	ldi	r21, 0x43	; 67
    509e:	c5 01       	movw	r24, r10
    50a0:	b4 01       	movw	r22, r8
    50a2:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    50a6:	20 e0       	ldi	r18, 0x00	; 0
    50a8:	30 e0       	ldi	r19, 0x00	; 0
    50aa:	44 eb       	ldi	r20, 0xB4	; 180
    50ac:	53 e4       	ldi	r21, 0x43	; 67
    50ae:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    50b2:	20 e0       	ldi	r18, 0x00	; 0
    50b4:	30 e0       	ldi	r19, 0x00	; 0
    50b6:	40 e4       	ldi	r20, 0x40	; 64
    50b8:	50 e4       	ldi	r21, 0x40	; 64
    50ba:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    50be:	9b 01       	movw	r18, r22
    50c0:	ac 01       	movw	r20, r24
    50c2:	c7 01       	movw	r24, r14
    50c4:	b6 01       	movw	r22, r12
    50c6:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__subsf3>
    50ca:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <__fixsfsi>
    50ce:	8b 01       	movw	r16, r22
    50d0:	2d ec       	ldi	r18, 0xCD	; 205
    50d2:	3c e4       	ldi	r19, 0x4C	; 76
    50d4:	4f e4       	ldi	r20, 0x4F	; 79
    50d6:	53 e4       	ldi	r21, 0x43	; 67
    50d8:	c3 01       	movw	r24, r6
    50da:	b2 01       	movw	r22, r4
    50dc:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    50e0:	20 e0       	ldi	r18, 0x00	; 0
    50e2:	30 e0       	ldi	r19, 0x00	; 0
    50e4:	44 eb       	ldi	r20, 0xB4	; 180
    50e6:	53 e4       	ldi	r21, 0x43	; 67
    50e8:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    50ec:	20 e0       	ldi	r18, 0x00	; 0
    50ee:	30 e0       	ldi	r19, 0x00	; 0
    50f0:	40 e4       	ldi	r20, 0x40	; 64
    50f2:	50 e4       	ldi	r21, 0x40	; 64
    50f4:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    50f8:	2b 01       	movw	r4, r22
    50fa:	3c 01       	movw	r6, r24
    50fc:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <__fixsfsi>
    5100:	6b 01       	movw	r12, r22
    5102:	7c 01       	movw	r14, r24
    5104:	c3 01       	movw	r24, r6
    5106:	b2 01       	movw	r22, r4
    5108:	90 58       	subi	r25, 0x80	; 128
    510a:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <__fixsfsi>
    510e:	dc 01       	movw	r26, r24
    5110:	cb 01       	movw	r24, r22
    5112:	b6 01       	movw	r22, r12
    5114:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <MotorSpeedSet>
    5118:	0a c0       	rjmp	.+20     	; 0x512e <WorkerMotion+0x304>
    511a:	c0 16       	cp	r12, r16
    511c:	d1 06       	cpc	r13, r17
    511e:	0c f4       	brge	.+2      	; 0x5122 <WorkerMotion+0x2f8>
    5120:	25 cf       	rjmp	.-438    	; 0x4f6c <WorkerMotion+0x142>
    5122:	6a e0       	ldi	r22, 0x0A	; 10
    5124:	70 e0       	ldi	r23, 0x00	; 0
    5126:	ce 01       	movw	r24, r28
    5128:	0a 96       	adiw	r24, 0x0a	; 10
    512a:	0e 94 8d 23 	call	0x471a	; 0x471a <vTaskDelayUntil>
    512e:	0e 94 91 04 	call	0x922	; 0x922 <DriverMotorGetEncoder>
    5132:	6b 01       	movw	r12, r22
    5134:	7c 01       	movw	r14, r24
    5136:	20 e0       	ldi	r18, 0x00	; 0
    5138:	30 e0       	ldi	r19, 0x00	; 0
    513a:	a9 01       	movw	r20, r18
    513c:	c5 01       	movw	r24, r10
    513e:	b4 01       	movw	r22, r8
    5140:	0e 94 75 2f 	call	0x5eea	; 0x5eea <__gesf2>
    5144:	18 16       	cp	r1, r24
    5146:	4c f3       	brlt	.-46     	; 0x511a <WorkerMotion+0x2f0>
    5148:	0c 15       	cp	r16, r12
    514a:	1d 05       	cpc	r17, r13
    514c:	54 f7       	brge	.-44     	; 0x5122 <WorkerMotion+0x2f8>
    514e:	0e 94 12 2b 	call	0x5624	; 0x5624 <DisableMotorPosTask>
    5152:	0e 94 d2 2b 	call	0x57a4	; 0x57a4 <DisableMotorSpeedTask>
    5156:	0e cf       	rjmp	.-484    	; 0x4f74 <WorkerMotion+0x14a>
    5158:	c5 01       	movw	r24, r10
    515a:	b4 01       	movw	r22, r8
    515c:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    5160:	20 e0       	ldi	r18, 0x00	; 0
    5162:	30 e0       	ldi	r19, 0x00	; 0
    5164:	44 eb       	ldi	r20, 0xB4	; 180
    5166:	53 e4       	ldi	r21, 0x43	; 67
    5168:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    516c:	20 e0       	ldi	r18, 0x00	; 0
    516e:	30 e0       	ldi	r19, 0x00	; 0
    5170:	40 e4       	ldi	r20, 0x40	; 64
    5172:	50 e4       	ldi	r21, 0x40	; 64
    5174:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    5178:	6c 8b       	std	Y+20, r22	; 0x14
    517a:	7d 8b       	std	Y+21, r23	; 0x15
    517c:	8e 8b       	std	Y+22, r24	; 0x16
    517e:	9f 8b       	std	Y+23, r25	; 0x17
    5180:	b6 01       	movw	r22, r12
    5182:	dd 0c       	add	r13, r13
    5184:	88 0b       	sbc	r24, r24
    5186:	99 0b       	sbc	r25, r25
    5188:	0e 94 c5 2e 	call	0x5d8a	; 0x5d8a <__floatsisf>
    518c:	9b 01       	movw	r18, r22
    518e:	ac 01       	movw	r20, r24
    5190:	6c 89       	ldd	r22, Y+20	; 0x14
    5192:	7d 89       	ldd	r23, Y+21	; 0x15
    5194:	8e 89       	ldd	r24, Y+22	; 0x16
    5196:	9f 89       	ldd	r25, Y+23	; 0x17
    5198:	0e 94 aa 2d 	call	0x5b54	; 0x5b54 <__addsf3>
    519c:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <__fixsfsi>
    51a0:	8b 01       	movw	r16, r22
    51a2:	2d ec       	ldi	r18, 0xCD	; 205
    51a4:	3c e4       	ldi	r19, 0x4C	; 76
    51a6:	4f e4       	ldi	r20, 0x4F	; 79
    51a8:	53 e4       	ldi	r21, 0x43	; 67
    51aa:	c3 01       	movw	r24, r6
    51ac:	b2 01       	movw	r22, r4
    51ae:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    51b2:	20 e0       	ldi	r18, 0x00	; 0
    51b4:	30 e0       	ldi	r19, 0x00	; 0
    51b6:	44 eb       	ldi	r20, 0xB4	; 180
    51b8:	53 e4       	ldi	r21, 0x43	; 67
    51ba:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    51be:	20 e0       	ldi	r18, 0x00	; 0
    51c0:	30 e0       	ldi	r19, 0x00	; 0
    51c2:	40 e4       	ldi	r20, 0x40	; 64
    51c4:	50 e4       	ldi	r21, 0x40	; 64
    51c6:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    51ca:	90 58       	subi	r25, 0x80	; 128
    51cc:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <__fixsfsi>
    51d0:	dc 01       	movw	r26, r24
    51d2:	cb 01       	movw	r24, r22
    51d4:	bc 01       	movw	r22, r24
    51d6:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <MotorSpeedSet>
    51da:	b8 ce       	rjmp	.-656    	; 0x4f4c <WorkerMotion+0x122>
    51dc:	b6 01       	movw	r22, r12
    51de:	dd 0c       	add	r13, r13
    51e0:	88 0b       	sbc	r24, r24
    51e2:	99 0b       	sbc	r25, r25
    51e4:	0e 94 c5 2e 	call	0x5d8a	; 0x5d8a <__floatsisf>
    51e8:	6b 01       	movw	r12, r22
    51ea:	7c 01       	movw	r14, r24
    51ec:	2d ec       	ldi	r18, 0xCD	; 205
    51ee:	3c e4       	ldi	r19, 0x4C	; 76
    51f0:	4f e4       	ldi	r20, 0x4F	; 79
    51f2:	53 e4       	ldi	r21, 0x43	; 67
    51f4:	c5 01       	movw	r24, r10
    51f6:	b4 01       	movw	r22, r8
    51f8:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    51fc:	20 e0       	ldi	r18, 0x00	; 0
    51fe:	30 e0       	ldi	r19, 0x00	; 0
    5200:	44 eb       	ldi	r20, 0xB4	; 180
    5202:	53 e4       	ldi	r21, 0x43	; 67
    5204:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    5208:	20 e0       	ldi	r18, 0x00	; 0
    520a:	30 e0       	ldi	r19, 0x00	; 0
    520c:	40 e4       	ldi	r20, 0x40	; 64
    520e:	50 e4       	ldi	r21, 0x40	; 64
    5210:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    5214:	9b 01       	movw	r18, r22
    5216:	ac 01       	movw	r20, r24
    5218:	c7 01       	movw	r24, r14
    521a:	b6 01       	movw	r22, r12
    521c:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__subsf3>
    5220:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <__fixsfsi>
    5224:	8b 01       	movw	r16, r22
    5226:	2d ec       	ldi	r18, 0xCD	; 205
    5228:	3c e4       	ldi	r19, 0x4C	; 76
    522a:	4f e4       	ldi	r20, 0x4F	; 79
    522c:	53 e4       	ldi	r21, 0x43	; 67
    522e:	c3 01       	movw	r24, r6
    5230:	b2 01       	movw	r22, r4
    5232:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    5236:	20 e0       	ldi	r18, 0x00	; 0
    5238:	30 e0       	ldi	r19, 0x00	; 0
    523a:	44 eb       	ldi	r20, 0xB4	; 180
    523c:	53 e4       	ldi	r21, 0x43	; 67
    523e:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    5242:	20 e0       	ldi	r18, 0x00	; 0
    5244:	30 e0       	ldi	r19, 0x00	; 0
    5246:	40 e4       	ldi	r20, 0x40	; 64
    5248:	50 e4       	ldi	r21, 0x40	; 64
    524a:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    524e:	2b 01       	movw	r4, r22
    5250:	3c 01       	movw	r6, r24
    5252:	90 58       	subi	r25, 0x80	; 128
    5254:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <__fixsfsi>
    5258:	6b 01       	movw	r12, r22
    525a:	7c 01       	movw	r14, r24
    525c:	c3 01       	movw	r24, r6
    525e:	b2 01       	movw	r22, r4
    5260:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <__fixsfsi>
    5264:	dc 01       	movw	r26, r24
    5266:	cb 01       	movw	r24, r22
    5268:	b6 01       	movw	r22, r12
    526a:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <MotorSpeedSet>
    526e:	5f cf       	rjmp	.-322    	; 0x512e <WorkerMotion+0x304>

00005270 <InitMotionTask>:
    5270:	ef 92       	push	r14
    5272:	ff 92       	push	r15
    5274:	0f 93       	push	r16
    5276:	e1 2c       	mov	r14, r1
    5278:	f1 2c       	mov	r15, r1
    527a:	03 e0       	ldi	r16, 0x03	; 3
    527c:	20 e0       	ldi	r18, 0x00	; 0
    527e:	30 e0       	ldi	r19, 0x00	; 0
    5280:	40 e0       	ldi	r20, 0x00	; 0
    5282:	51 e0       	ldi	r21, 0x01	; 1
    5284:	68 e3       	ldi	r22, 0x38	; 56
    5286:	71 e2       	ldi	r23, 0x21	; 33
    5288:	85 e1       	ldi	r24, 0x15	; 21
    528a:	97 e2       	ldi	r25, 0x27	; 39
    528c:	0e 94 da 1f 	call	0x3fb4	; 0x3fb4 <xTaskCreate>
    5290:	40 e0       	ldi	r20, 0x00	; 0
    5292:	69 e0       	ldi	r22, 0x09	; 9
    5294:	81 e0       	ldi	r24, 0x01	; 1
    5296:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
    529a:	80 93 c3 26 	sts	0x26C3, r24	; 0x8026c3 <CmdQueue>
    529e:	90 93 c4 26 	sts	0x26C4, r25	; 0x8026c4 <CmdQueue+0x1>
    52a2:	43 e0       	ldi	r20, 0x03	; 3
    52a4:	60 e0       	ldi	r22, 0x00	; 0
    52a6:	81 e0       	ldi	r24, 0x01	; 1
    52a8:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
    52ac:	80 93 c1 26 	sts	0x26C1, r24	; 0x8026c1 <CmdCompleteSema>
    52b0:	90 93 c2 26 	sts	0x26C2, r25	; 0x8026c2 <CmdCompleteSema+0x1>
    52b4:	0f 91       	pop	r16
    52b6:	ff 90       	pop	r15
    52b8:	ef 90       	pop	r14
    52ba:	08 95       	ret

000052bc <DriveStraight>:
    52bc:	cf 93       	push	r28
    52be:	df 93       	push	r29
    52c0:	cd b7       	in	r28, 0x3d	; 61
    52c2:	de b7       	in	r29, 0x3e	; 62
    52c4:	29 97       	sbiw	r28, 0x09	; 9
    52c6:	cd bf       	out	0x3d, r28	; 61
    52c8:	de bf       	out	0x3e, r29	; 62
    52ca:	e1 e0       	ldi	r30, 0x01	; 1
    52cc:	e9 83       	std	Y+1, r30	; 0x01
    52ce:	6a 83       	std	Y+2, r22	; 0x02
    52d0:	7b 83       	std	Y+3, r23	; 0x03
    52d2:	8c 83       	std	Y+4, r24	; 0x04
    52d4:	9d 83       	std	Y+5, r25	; 0x05
    52d6:	2e 83       	std	Y+6, r18	; 0x06
    52d8:	3f 83       	std	Y+7, r19	; 0x07
    52da:	48 87       	std	Y+8, r20	; 0x08
    52dc:	59 87       	std	Y+9, r21	; 0x09
    52de:	20 e0       	ldi	r18, 0x00	; 0
    52e0:	4f ef       	ldi	r20, 0xFF	; 255
    52e2:	5f ef       	ldi	r21, 0xFF	; 255
    52e4:	be 01       	movw	r22, r28
    52e6:	6f 5f       	subi	r22, 0xFF	; 255
    52e8:	7f 4f       	sbci	r23, 0xFF	; 255
    52ea:	80 91 c3 26 	lds	r24, 0x26C3	; 0x8026c3 <CmdQueue>
    52ee:	90 91 c4 26 	lds	r25, 0x26C4	; 0x8026c4 <CmdQueue+0x1>
    52f2:	0e 94 f3 19 	call	0x33e6	; 0x33e6 <xQueueGenericSend>
    52f6:	6f ef       	ldi	r22, 0xFF	; 255
    52f8:	7f ef       	ldi	r23, 0xFF	; 255
    52fa:	80 91 c1 26 	lds	r24, 0x26C1	; 0x8026c1 <CmdCompleteSema>
    52fe:	90 91 c2 26 	lds	r25, 0x26C2	; 0x8026c2 <CmdCompleteSema+0x1>
    5302:	0e 94 47 1c 	call	0x388e	; 0x388e <xQueueSemaphoreTake>
    5306:	29 96       	adiw	r28, 0x09	; 9
    5308:	cd bf       	out	0x3d, r28	; 61
    530a:	de bf       	out	0x3e, r29	; 62
    530c:	df 91       	pop	r29
    530e:	cf 91       	pop	r28
    5310:	08 95       	ret

00005312 <RotateCenter>:
void RotateCenter(float Angle, float Speed)
{
    5312:	cf 93       	push	r28
    5314:	df 93       	push	r29
    5316:	cd b7       	in	r28, 0x3d	; 61
    5318:	de b7       	in	r29, 0x3e	; 62
    531a:	29 97       	sbiw	r28, 0x09	; 9
    531c:	cd bf       	out	0x3d, r28	; 61
    531e:	de bf       	out	0x3e, r29	; 62
	MotionCmdStruct MotionCmd;
	MotionCmd.Cmd=CMD_ROTATE_CENTER;
    5320:	e3 e0       	ldi	r30, 0x03	; 3
    5322:	e9 83       	std	Y+1, r30	; 0x01
	MotionCmd.Params[0]=Angle;
    5324:	6a 83       	std	Y+2, r22	; 0x02
    5326:	7b 83       	std	Y+3, r23	; 0x03
    5328:	8c 83       	std	Y+4, r24	; 0x04
    532a:	9d 83       	std	Y+5, r25	; 0x05
	MotionCmd.Params[1]=Speed;
    532c:	2e 83       	std	Y+6, r18	; 0x06
    532e:	3f 83       	std	Y+7, r19	; 0x07
    5330:	48 87       	std	Y+8, r20	; 0x08
    5332:	59 87       	std	Y+9, r21	; 0x09
	xQueueSendToBack(CmdQueue,&MotionCmd,portMAX_DELAY);	//Issue command
    5334:	20 e0       	ldi	r18, 0x00	; 0
    5336:	4f ef       	ldi	r20, 0xFF	; 255
    5338:	5f ef       	ldi	r21, 0xFF	; 255
    533a:	be 01       	movw	r22, r28
    533c:	6f 5f       	subi	r22, 0xFF	; 255
    533e:	7f 4f       	sbci	r23, 0xFF	; 255
    5340:	80 91 c3 26 	lds	r24, 0x26C3	; 0x8026c3 <CmdQueue>
    5344:	90 91 c4 26 	lds	r25, 0x26C4	; 0x8026c4 <CmdQueue+0x1>
    5348:	0e 94 f3 19 	call	0x33e6	; 0x33e6 <xQueueGenericSend>
	xSemaphoreTake(CmdCompleteSema,portMAX_DELAY);			//Block until command has been executed
    534c:	6f ef       	ldi	r22, 0xFF	; 255
    534e:	7f ef       	ldi	r23, 0xFF	; 255
    5350:	80 91 c1 26 	lds	r24, 0x26C1	; 0x8026c1 <CmdCompleteSema>
    5354:	90 91 c2 26 	lds	r25, 0x26C2	; 0x8026c2 <CmdCompleteSema+0x1>
    5358:	0e 94 47 1c 	call	0x388e	; 0x388e <xQueueSemaphoreTake>
    535c:	29 96       	adiw	r28, 0x09	; 9
    535e:	cd bf       	out	0x3d, r28	; 61
    5360:	de bf       	out	0x3e, r29	; 62
    5362:	df 91       	pop	r29
    5364:	cf 91       	pop	r28
    5366:	08 95       	ret

00005368 <WorkerMotorPos>:
	IncSet.IncSet2=IncSet2;
	xQueueSend(IncSetQueue,&IncSet,portMAX_DELAY);
}

void WorkerMotorPos(void *pvParameters)
{
    5368:	cf 93       	push	r28
    536a:	df 93       	push	r29
    536c:	cd b7       	in	r28, 0x3d	; 61
    536e:	de b7       	in	r29, 0x3e	; 62
    5370:	2c 97       	sbiw	r28, 0x0c	; 12
    5372:	cd bf       	out	0x3d, r28	; 61
    5374:	de bf       	out	0x3e, r29	; 62
	float Err1=0,Err2=0;
	
	IncSetStruct IncSet;
	EncoderStruct EncoderInfo;
	
	xLastWakeTime = xTaskGetTickCount();
    5376:	0e 94 1a 22 	call	0x4434	; 0x4434 <xTaskGetTickCount>
    537a:	80 93 c5 26 	sts	0x26C5, r24	; 0x8026c5 <xLastWakeTime>
    537e:	90 93 c6 26 	sts	0x26C6, r25	; 0x8026c6 <xLastWakeTime+0x1>
void WorkerMotorPos(void *pvParameters)
{
	
	const TickType_t xPeriod = 10;
	
	float Set1=0,Set2=0;
    5382:	19 86       	std	Y+9, r1	; 0x09
    5384:	1a 86       	std	Y+10, r1	; 0x0a
    5386:	1b 86       	std	Y+11, r1	; 0x0b
    5388:	1c 86       	std	Y+12, r1	; 0x0c
    538a:	1d 82       	std	Y+5, r1	; 0x05
    538c:	1e 82       	std	Y+6, r1	; 0x06
    538e:	1f 82       	std	Y+7, r1	; 0x07
    5390:	18 86       	std	Y+8, r1	; 0x08
    5392:	77 c0       	rjmp	.+238    	; 0x5482 <WorkerMotorPos+0x11a>
			//PID 1
			Err1=Set1-EncoderInfo.Cnt1;
			Out1=Err1*MOTPOS_KP;
			if (Out1>0) Out1+=MOTPOS_FF_OFFSET;
			if (Out1>4095) Out1=4095;
			if (Out1<0) Out1-=MOTPOS_FF_OFFSET;			
    5394:	20 e0       	ldi	r18, 0x00	; 0
    5396:	30 e0       	ldi	r19, 0x00	; 0
    5398:	a9 01       	movw	r20, r18
    539a:	c7 01       	movw	r24, r14
    539c:	b6 01       	movw	r22, r12
    539e:	0e 94 16 2e 	call	0x5c2c	; 0x5c2c <__cmpsf2>
    53a2:	87 ff       	sbrs	r24, 7
    53a4:	0a c0       	rjmp	.+20     	; 0x53ba <WorkerMotorPos+0x52>
    53a6:	20 e0       	ldi	r18, 0x00	; 0
    53a8:	30 e8       	ldi	r19, 0x80	; 128
    53aa:	4b eb       	ldi	r20, 0xBB	; 187
    53ac:	54 e4       	ldi	r21, 0x44	; 68
    53ae:	c7 01       	movw	r24, r14
    53b0:	b6 01       	movw	r22, r12
    53b2:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__subsf3>
    53b6:	6b 01       	movw	r12, r22
    53b8:	7c 01       	movw	r14, r24
			if (Out1<-4095) Out1=-4095;
    53ba:	20 e0       	ldi	r18, 0x00	; 0
    53bc:	30 ef       	ldi	r19, 0xF0	; 240
    53be:	4f e7       	ldi	r20, 0x7F	; 127
    53c0:	55 ec       	ldi	r21, 0xC5	; 197
    53c2:	c7 01       	movw	r24, r14
    53c4:	b6 01       	movw	r22, r12
    53c6:	0e 94 16 2e 	call	0x5c2c	; 0x5c2c <__cmpsf2>
    53ca:	87 ff       	sbrs	r24, 7
    53cc:	b6 c0       	rjmp	.+364    	; 0x553a <WorkerMotorPos+0x1d2>
    53ce:	01 e0       	ldi	r16, 0x01	; 1
    53d0:	10 ef       	ldi	r17, 0xF0	; 240

			//PID 2
			Err2=Set2-EncoderInfo.Cnt2;
			Out2=Err2*MOTPOS_KP;
    53d2:	c5 01       	movw	r24, r10
    53d4:	b4 01       	movw	r22, r8
    53d6:	0e 94 c5 2e 	call	0x5d8a	; 0x5d8a <__floatsisf>
    53da:	9b 01       	movw	r18, r22
    53dc:	ac 01       	movw	r20, r24
    53de:	69 85       	ldd	r22, Y+9	; 0x09
    53e0:	7a 85       	ldd	r23, Y+10	; 0x0a
    53e2:	8b 85       	ldd	r24, Y+11	; 0x0b
    53e4:	9c 85       	ldd	r25, Y+12	; 0x0c
    53e6:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__subsf3>
    53ea:	20 e0       	ldi	r18, 0x00	; 0
    53ec:	30 e0       	ldi	r19, 0x00	; 0
    53ee:	46 e9       	ldi	r20, 0x96	; 150
    53f0:	53 e4       	ldi	r21, 0x43	; 67
    53f2:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    53f6:	6b 01       	movw	r12, r22
    53f8:	7c 01       	movw	r14, r24
			if (Out2>0) Out2+=MOTPOS_FF_OFFSET;
    53fa:	20 e0       	ldi	r18, 0x00	; 0
    53fc:	30 e0       	ldi	r19, 0x00	; 0
    53fe:	a9 01       	movw	r20, r18
    5400:	0e 94 75 2f 	call	0x5eea	; 0x5eea <__gesf2>
    5404:	18 16       	cp	r1, r24
    5406:	54 f4       	brge	.+20     	; 0x541c <WorkerMotorPos+0xb4>
    5408:	20 e0       	ldi	r18, 0x00	; 0
    540a:	30 e8       	ldi	r19, 0x80	; 128
    540c:	4b eb       	ldi	r20, 0xBB	; 187
    540e:	54 e4       	ldi	r21, 0x44	; 68
    5410:	c7 01       	movw	r24, r14
    5412:	b6 01       	movw	r22, r12
    5414:	0e 94 aa 2d 	call	0x5b54	; 0x5b54 <__addsf3>
    5418:	6b 01       	movw	r12, r22
    541a:	7c 01       	movw	r14, r24
			if (Out2>4095) Out2=4095;
    541c:	20 e0       	ldi	r18, 0x00	; 0
    541e:	30 ef       	ldi	r19, 0xF0	; 240
    5420:	4f e7       	ldi	r20, 0x7F	; 127
    5422:	55 e4       	ldi	r21, 0x45	; 69
    5424:	c7 01       	movw	r24, r14
    5426:	b6 01       	movw	r22, r12
    5428:	0e 94 75 2f 	call	0x5eea	; 0x5eea <__gesf2>
    542c:	18 16       	cp	r1, r24
    542e:	0c f4       	brge	.+2      	; 0x5432 <WorkerMotorPos+0xca>
    5430:	8a c0       	rjmp	.+276    	; 0x5546 <WorkerMotorPos+0x1de>
			if (Out2<0) Out2-=MOTPOS_FF_OFFSET;
    5432:	20 e0       	ldi	r18, 0x00	; 0
    5434:	30 e0       	ldi	r19, 0x00	; 0
    5436:	a9 01       	movw	r20, r18
    5438:	c7 01       	movw	r24, r14
    543a:	b6 01       	movw	r22, r12
    543c:	0e 94 16 2e 	call	0x5c2c	; 0x5c2c <__cmpsf2>
    5440:	87 ff       	sbrs	r24, 7
    5442:	0a c0       	rjmp	.+20     	; 0x5458 <WorkerMotorPos+0xf0>
    5444:	20 e0       	ldi	r18, 0x00	; 0
    5446:	30 e8       	ldi	r19, 0x80	; 128
    5448:	4b eb       	ldi	r20, 0xBB	; 187
    544a:	54 e4       	ldi	r21, 0x44	; 68
    544c:	c7 01       	movw	r24, r14
    544e:	b6 01       	movw	r22, r12
    5450:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__subsf3>
    5454:	6b 01       	movw	r12, r22
    5456:	7c 01       	movw	r14, r24
			if (Out2<-4095) Out2=-4095;
    5458:	20 e0       	ldi	r18, 0x00	; 0
    545a:	30 ef       	ldi	r19, 0xF0	; 240
    545c:	4f e7       	ldi	r20, 0x7F	; 127
    545e:	55 ec       	ldi	r21, 0xC5	; 197
    5460:	c7 01       	movw	r24, r14
    5462:	b6 01       	movw	r22, r12
    5464:	0e 94 16 2e 	call	0x5c2c	; 0x5c2c <__cmpsf2>
    5468:	87 ff       	sbrs	r24, 7
    546a:	74 c0       	rjmp	.+232    	; 0x5554 <WorkerMotorPos+0x1ec>
    546c:	61 e0       	ldi	r22, 0x01	; 1
    546e:	70 ef       	ldi	r23, 0xF0	; 240
			
			//printf ("Err:%f   Out:%f\r\n",Err2 ,Out2);			
			
			DriverMotorSet(Out1,Out2);
    5470:	c8 01       	movw	r24, r16
    5472:	0e 94 26 04 	call	0x84c	; 0x84c <DriverMotorSet>
			
			vTaskDelayUntil( &xLastWakeTime, xPeriod );
    5476:	6a e0       	ldi	r22, 0x0A	; 10
    5478:	70 e0       	ldi	r23, 0x00	; 0
    547a:	85 ec       	ldi	r24, 0xC5	; 197
    547c:	96 e2       	ldi	r25, 0x26	; 38
    547e:	0e 94 8d 23 	call	0x471a	; 0x471a <vTaskDelayUntil>
	
	xLastWakeTime = xTaskGetTickCount();
	
	while (1)
	{		
			EncoderInfo=DriverMotorGetEncoder();
    5482:	0e 94 91 04 	call	0x922	; 0x922 <DriverMotorGetEncoder>
    5486:	6b 01       	movw	r12, r22
    5488:	7c 01       	movw	r14, r24

			//Process reset setpoint command
			if (xSemaphoreTake(ResetSetpointSema,0)==pdPASS)
    548a:	60 e0       	ldi	r22, 0x00	; 0
    548c:	70 e0       	ldi	r23, 0x00	; 0
    548e:	80 91 cb 26 	lds	r24, 0x26CB	; 0x8026cb <ResetSetpointSema>
    5492:	90 91 cc 26 	lds	r25, 0x26CC	; 0x8026cc <ResetSetpointSema+0x1>
    5496:	0e 94 47 1c 	call	0x388e	; 0x388e <xQueueSemaphoreTake>
			{
				Set1=EncoderInfo.Cnt1;
    549a:	26 01       	movw	r4, r12
    549c:	dd 0c       	add	r13, r13
    549e:	66 08       	sbc	r6, r6
    54a0:	77 08       	sbc	r7, r7
	while (1)
	{		
			EncoderInfo=DriverMotorGetEncoder();

			//Process reset setpoint command
			if (xSemaphoreTake(ResetSetpointSema,0)==pdPASS)
    54a2:	81 30       	cpi	r24, 0x01	; 1
    54a4:	09 f4       	brne	.+2      	; 0x54a8 <WorkerMotorPos+0x140>
    54a6:	90 c0       	rjmp	.+288    	; 0x55c8 <WorkerMotorPos+0x260>
    54a8:	47 01       	movw	r8, r14
    54aa:	ff 0c       	add	r15, r15
    54ac:	aa 08       	sbc	r10, r10
    54ae:	bb 08       	sbc	r11, r11
				Set1=EncoderInfo.Cnt1;
				Set2=EncoderInfo.Cnt2;
			}
			
			//Process setpoint increment data
			if (xQueueReceive(IncSetQueue,&IncSet,0)==pdPASS)
    54b0:	40 e0       	ldi	r20, 0x00	; 0
    54b2:	50 e0       	ldi	r21, 0x00	; 0
    54b4:	be 01       	movw	r22, r28
    54b6:	6f 5f       	subi	r22, 0xFF	; 255
    54b8:	7f 4f       	sbci	r23, 0xFF	; 255
    54ba:	80 91 c9 26 	lds	r24, 0x26C9	; 0x8026c9 <IncSetQueue>
    54be:	90 91 ca 26 	lds	r25, 0x26CA	; 0x8026ca <IncSetQueue+0x1>
    54c2:	0e 94 8a 1b 	call	0x3714	; 0x3714 <xQueueReceive>
    54c6:	81 30       	cpi	r24, 0x01	; 1
    54c8:	09 f4       	brne	.+2      	; 0x54cc <WorkerMotorPos+0x164>
    54ca:	49 c0       	rjmp	.+146    	; 0x555e <WorkerMotorPos+0x1f6>
				Set2+=((float) IncSet.IncSet2)/100;
			}
			
			//PID 1
			Err1=Set1-EncoderInfo.Cnt1;
			Out1=Err1*MOTPOS_KP;
    54cc:	c3 01       	movw	r24, r6
    54ce:	b2 01       	movw	r22, r4
    54d0:	0e 94 c5 2e 	call	0x5d8a	; 0x5d8a <__floatsisf>
    54d4:	9b 01       	movw	r18, r22
    54d6:	ac 01       	movw	r20, r24
    54d8:	6d 81       	ldd	r22, Y+5	; 0x05
    54da:	7e 81       	ldd	r23, Y+6	; 0x06
    54dc:	8f 81       	ldd	r24, Y+7	; 0x07
    54de:	98 85       	ldd	r25, Y+8	; 0x08
    54e0:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__subsf3>
    54e4:	20 e0       	ldi	r18, 0x00	; 0
    54e6:	30 e0       	ldi	r19, 0x00	; 0
    54e8:	46 e9       	ldi	r20, 0x96	; 150
    54ea:	53 e4       	ldi	r21, 0x43	; 67
    54ec:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    54f0:	6b 01       	movw	r12, r22
    54f2:	7c 01       	movw	r14, r24
			if (Out1>0) Out1+=MOTPOS_FF_OFFSET;
    54f4:	20 e0       	ldi	r18, 0x00	; 0
    54f6:	30 e0       	ldi	r19, 0x00	; 0
    54f8:	a9 01       	movw	r20, r18
    54fa:	0e 94 75 2f 	call	0x5eea	; 0x5eea <__gesf2>
    54fe:	18 16       	cp	r1, r24
    5500:	54 f4       	brge	.+20     	; 0x5516 <WorkerMotorPos+0x1ae>
    5502:	20 e0       	ldi	r18, 0x00	; 0
    5504:	30 e8       	ldi	r19, 0x80	; 128
    5506:	4b eb       	ldi	r20, 0xBB	; 187
    5508:	54 e4       	ldi	r21, 0x44	; 68
    550a:	c7 01       	movw	r24, r14
    550c:	b6 01       	movw	r22, r12
    550e:	0e 94 aa 2d 	call	0x5b54	; 0x5b54 <__addsf3>
    5512:	6b 01       	movw	r12, r22
    5514:	7c 01       	movw	r14, r24
			if (Out1>4095) Out1=4095;
    5516:	20 e0       	ldi	r18, 0x00	; 0
    5518:	30 ef       	ldi	r19, 0xF0	; 240
    551a:	4f e7       	ldi	r20, 0x7F	; 127
    551c:	55 e4       	ldi	r21, 0x45	; 69
    551e:	c7 01       	movw	r24, r14
    5520:	b6 01       	movw	r22, r12
    5522:	0e 94 75 2f 	call	0x5eea	; 0x5eea <__gesf2>
    5526:	18 16       	cp	r1, r24
    5528:	0c f0       	brlt	.+2      	; 0x552c <WorkerMotorPos+0x1c4>
    552a:	34 cf       	rjmp	.-408    	; 0x5394 <WorkerMotorPos+0x2c>
    552c:	c1 2c       	mov	r12, r1
    552e:	90 ef       	ldi	r25, 0xF0	; 240
    5530:	d9 2e       	mov	r13, r25
    5532:	9f e7       	ldi	r25, 0x7F	; 127
    5534:	e9 2e       	mov	r14, r25
    5536:	95 e4       	ldi	r25, 0x45	; 69
    5538:	f9 2e       	mov	r15, r25
    553a:	c7 01       	movw	r24, r14
    553c:	b6 01       	movw	r22, r12
    553e:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <__fixsfsi>
    5542:	8b 01       	movw	r16, r22
    5544:	46 cf       	rjmp	.-372    	; 0x53d2 <WorkerMotorPos+0x6a>

			//PID 2
			Err2=Set2-EncoderInfo.Cnt2;
			Out2=Err2*MOTPOS_KP;
			if (Out2>0) Out2+=MOTPOS_FF_OFFSET;
			if (Out2>4095) Out2=4095;
    5546:	c1 2c       	mov	r12, r1
    5548:	80 ef       	ldi	r24, 0xF0	; 240
    554a:	d8 2e       	mov	r13, r24
    554c:	8f e7       	ldi	r24, 0x7F	; 127
    554e:	e8 2e       	mov	r14, r24
    5550:	85 e4       	ldi	r24, 0x45	; 69
    5552:	f8 2e       	mov	r15, r24
    5554:	c7 01       	movw	r24, r14
    5556:	b6 01       	movw	r22, r12
    5558:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <__fixsfsi>
    555c:	89 cf       	rjmp	.-238    	; 0x5470 <WorkerMotorPos+0x108>
			}
			
			//Process setpoint increment data
			if (xQueueReceive(IncSetQueue,&IncSet,0)==pdPASS)
			{
				Set1+=((float) IncSet.IncSet1)/100;
    555e:	69 81       	ldd	r22, Y+1	; 0x01
    5560:	7a 81       	ldd	r23, Y+2	; 0x02
    5562:	07 2e       	mov	r0, r23
    5564:	00 0c       	add	r0, r0
    5566:	88 0b       	sbc	r24, r24
    5568:	99 0b       	sbc	r25, r25
    556a:	0e 94 c5 2e 	call	0x5d8a	; 0x5d8a <__floatsisf>
    556e:	20 e0       	ldi	r18, 0x00	; 0
    5570:	30 e0       	ldi	r19, 0x00	; 0
    5572:	48 ec       	ldi	r20, 0xC8	; 200
    5574:	52 e4       	ldi	r21, 0x42	; 66
    5576:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    557a:	9b 01       	movw	r18, r22
    557c:	ac 01       	movw	r20, r24
    557e:	6d 81       	ldd	r22, Y+5	; 0x05
    5580:	7e 81       	ldd	r23, Y+6	; 0x06
    5582:	8f 81       	ldd	r24, Y+7	; 0x07
    5584:	98 85       	ldd	r25, Y+8	; 0x08
    5586:	0e 94 aa 2d 	call	0x5b54	; 0x5b54 <__addsf3>
    558a:	6d 83       	std	Y+5, r22	; 0x05
    558c:	7e 83       	std	Y+6, r23	; 0x06
    558e:	8f 83       	std	Y+7, r24	; 0x07
    5590:	98 87       	std	Y+8, r25	; 0x08
				Set2+=((float) IncSet.IncSet2)/100;
    5592:	6b 81       	ldd	r22, Y+3	; 0x03
    5594:	7c 81       	ldd	r23, Y+4	; 0x04
    5596:	07 2e       	mov	r0, r23
    5598:	00 0c       	add	r0, r0
    559a:	88 0b       	sbc	r24, r24
    559c:	99 0b       	sbc	r25, r25
    559e:	0e 94 c5 2e 	call	0x5d8a	; 0x5d8a <__floatsisf>
    55a2:	20 e0       	ldi	r18, 0x00	; 0
    55a4:	30 e0       	ldi	r19, 0x00	; 0
    55a6:	48 ec       	ldi	r20, 0xC8	; 200
    55a8:	52 e4       	ldi	r21, 0x42	; 66
    55aa:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <__divsf3>
    55ae:	9b 01       	movw	r18, r22
    55b0:	ac 01       	movw	r20, r24
    55b2:	69 85       	ldd	r22, Y+9	; 0x09
    55b4:	7a 85       	ldd	r23, Y+10	; 0x0a
    55b6:	8b 85       	ldd	r24, Y+11	; 0x0b
    55b8:	9c 85       	ldd	r25, Y+12	; 0x0c
    55ba:	0e 94 aa 2d 	call	0x5b54	; 0x5b54 <__addsf3>
    55be:	69 87       	std	Y+9, r22	; 0x09
    55c0:	7a 87       	std	Y+10, r23	; 0x0a
    55c2:	8b 87       	std	Y+11, r24	; 0x0b
    55c4:	9c 87       	std	Y+12, r25	; 0x0c
    55c6:	82 cf       	rjmp	.-252    	; 0x54cc <WorkerMotorPos+0x164>
			EncoderInfo=DriverMotorGetEncoder();

			//Process reset setpoint command
			if (xSemaphoreTake(ResetSetpointSema,0)==pdPASS)
			{
				Set1=EncoderInfo.Cnt1;
    55c8:	c3 01       	movw	r24, r6
    55ca:	b2 01       	movw	r22, r4
    55cc:	0e 94 c5 2e 	call	0x5d8a	; 0x5d8a <__floatsisf>
    55d0:	6d 83       	std	Y+5, r22	; 0x05
    55d2:	7e 83       	std	Y+6, r23	; 0x06
    55d4:	8f 83       	std	Y+7, r24	; 0x07
    55d6:	98 87       	std	Y+8, r25	; 0x08
				Set2=EncoderInfo.Cnt2;
    55d8:	47 01       	movw	r8, r14
    55da:	ff 0c       	add	r15, r15
    55dc:	aa 08       	sbc	r10, r10
    55de:	bb 08       	sbc	r11, r11
    55e0:	c5 01       	movw	r24, r10
    55e2:	b4 01       	movw	r22, r8
    55e4:	0e 94 c5 2e 	call	0x5d8a	; 0x5d8a <__floatsisf>
    55e8:	69 87       	std	Y+9, r22	; 0x09
    55ea:	7a 87       	std	Y+10, r23	; 0x0a
    55ec:	8b 87       	std	Y+11, r24	; 0x0b
    55ee:	9c 87       	std	Y+12, r25	; 0x0c
    55f0:	5f cf       	rjmp	.-322    	; 0x54b0 <WorkerMotorPos+0x148>

000055f2 <EnableMotorPosTask>:
	vSemaphoreCreateBinary(ResetSetpointSema);
}

void EnableMotorPosTask()
{
	DriverMotorResetEncoder();
    55f2:	0e 94 ce 06 	call	0xd9c	; 0xd9c <DriverMotorResetEncoder>
	xSemaphoreGive(ResetSetpointSema);
    55f6:	20 e0       	ldi	r18, 0x00	; 0
    55f8:	40 e0       	ldi	r20, 0x00	; 0
    55fa:	50 e0       	ldi	r21, 0x00	; 0
    55fc:	60 e0       	ldi	r22, 0x00	; 0
    55fe:	70 e0       	ldi	r23, 0x00	; 0
    5600:	80 91 cb 26 	lds	r24, 0x26CB	; 0x8026cb <ResetSetpointSema>
    5604:	90 91 cc 26 	lds	r25, 0x26CC	; 0x8026cc <ResetSetpointSema+0x1>
    5608:	0e 94 f3 19 	call	0x33e6	; 0x33e6 <xQueueGenericSend>
	xLastWakeTime = xTaskGetTickCount();
    560c:	0e 94 1a 22 	call	0x4434	; 0x4434 <xTaskGetTickCount>
    5610:	80 93 c5 26 	sts	0x26C5, r24	; 0x8026c5 <xLastWakeTime>
    5614:	90 93 c6 26 	sts	0x26C6, r25	; 0x8026c6 <xLastWakeTime+0x1>
	vTaskResume(MotorPosTaskHandle);
    5618:	80 91 c7 26 	lds	r24, 0x26C7	; 0x8026c7 <MotorPosTaskHandle>
    561c:	90 91 c8 26 	lds	r25, 0x26C8	; 0x8026c8 <MotorPosTaskHandle+0x1>
    5620:	0c 94 8d 21 	jmp	0x431a	; 0x431a <vTaskResume>

00005624 <DisableMotorPosTask>:
}

void DisableMotorPosTask()
{
	vTaskSuspend(MotorPosTaskHandle);
    5624:	80 91 c7 26 	lds	r24, 0x26C7	; 0x8026c7 <MotorPosTaskHandle>
    5628:	90 91 c8 26 	lds	r25, 0x26C8	; 0x8026c8 <MotorPosTaskHandle+0x1>
    562c:	0e 94 10 21 	call	0x4220	; 0x4220 <vTaskSuspend>
	DriverMotorSet(0,0);
    5630:	60 e0       	ldi	r22, 0x00	; 0
    5632:	70 e0       	ldi	r23, 0x00	; 0
    5634:	80 e0       	ldi	r24, 0x00	; 0
    5636:	90 e0       	ldi	r25, 0x00	; 0
    5638:	0c 94 26 04 	jmp	0x84c	; 0x84c <DriverMotorSet>

0000563c <InitMotorPosTask>:
//Private function prototypes
void WorkerMotorPos(void *pvParameters);

//Function definitions
void InitMotorPosTask()
{
    563c:	ef 92       	push	r14
    563e:	ff 92       	push	r15
    5640:	0f 93       	push	r16
	DriverMotorInit();
    5642:	0e 94 f5 03 	call	0x7ea	; 0x7ea <DriverMotorInit>
	xTaskCreate( WorkerMotorPos, "motpos", 256, NULL, tskIDLE_PRIORITY+3, &MotorPosTaskHandle );
    5646:	87 ec       	ldi	r24, 0xC7	; 199
    5648:	e8 2e       	mov	r14, r24
    564a:	86 e2       	ldi	r24, 0x26	; 38
    564c:	f8 2e       	mov	r15, r24
    564e:	03 e0       	ldi	r16, 0x03	; 3
    5650:	20 e0       	ldi	r18, 0x00	; 0
    5652:	30 e0       	ldi	r19, 0x00	; 0
    5654:	40 e0       	ldi	r20, 0x00	; 0
    5656:	51 e0       	ldi	r21, 0x01	; 1
    5658:	6f e3       	ldi	r22, 0x3F	; 63
    565a:	71 e2       	ldi	r23, 0x21	; 33
    565c:	84 eb       	ldi	r24, 0xB4	; 180
    565e:	99 e2       	ldi	r25, 0x29	; 41
    5660:	0e 94 da 1f 	call	0x3fb4	; 0x3fb4 <xTaskCreate>
	DisableMotorPosTask(); 	
    5664:	0e 94 12 2b 	call	0x5624	; 0x5624 <DisableMotorPosTask>
	
	IncSetQueue=xQueueCreate(1,sizeof(IncSetStruct));
    5668:	40 e0       	ldi	r20, 0x00	; 0
    566a:	64 e0       	ldi	r22, 0x04	; 4
    566c:	81 e0       	ldi	r24, 0x01	; 1
    566e:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
    5672:	80 93 c9 26 	sts	0x26C9, r24	; 0x8026c9 <IncSetQueue>
    5676:	90 93 ca 26 	sts	0x26CA, r25	; 0x8026ca <IncSetQueue+0x1>
	vSemaphoreCreateBinary(ResetSetpointSema);
    567a:	43 e0       	ldi	r20, 0x03	; 3
    567c:	60 e0       	ldi	r22, 0x00	; 0
    567e:	81 e0       	ldi	r24, 0x01	; 1
    5680:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
    5684:	80 93 cb 26 	sts	0x26CB, r24	; 0x8026cb <ResetSetpointSema>
    5688:	90 93 cc 26 	sts	0x26CC, r25	; 0x8026cc <ResetSetpointSema+0x1>
    568c:	00 97       	sbiw	r24, 0x00	; 0
    568e:	51 f0       	breq	.+20     	; 0x56a4 <InitMotorPosTask+0x68>
    5690:	20 e0       	ldi	r18, 0x00	; 0
    5692:	40 e0       	ldi	r20, 0x00	; 0
    5694:	50 e0       	ldi	r21, 0x00	; 0
    5696:	60 e0       	ldi	r22, 0x00	; 0
    5698:	70 e0       	ldi	r23, 0x00	; 0
}
    569a:	0f 91       	pop	r16
    569c:	ff 90       	pop	r15
    569e:	ef 90       	pop	r14
	DriverMotorInit();
	xTaskCreate( WorkerMotorPos, "motpos", 256, NULL, tskIDLE_PRIORITY+3, &MotorPosTaskHandle );
	DisableMotorPosTask(); 	
	
	IncSetQueue=xQueueCreate(1,sizeof(IncSetStruct));
	vSemaphoreCreateBinary(ResetSetpointSema);
    56a0:	0c 94 f3 19 	jmp	0x33e6	; 0x33e6 <xQueueGenericSend>
}
    56a4:	0f 91       	pop	r16
    56a6:	ff 90       	pop	r15
    56a8:	ef 90       	pop	r14
    56aa:	08 95       	ret

000056ac <MotorPosIncSet>:
	DriverMotorSet(0,0);
}


void MotorPosIncSet(int16_t IncSet1,int16_t IncSet2)
{
    56ac:	cf 93       	push	r28
    56ae:	df 93       	push	r29
    56b0:	00 d0       	rcall	.+0      	; 0x56b2 <MotorPosIncSet+0x6>
    56b2:	1f 92       	push	r1
    56b4:	cd b7       	in	r28, 0x3d	; 61
    56b6:	de b7       	in	r29, 0x3e	; 62
	IncSetStruct IncSet;
	IncSet.IncSet1=IncSet1;
    56b8:	89 83       	std	Y+1, r24	; 0x01
    56ba:	9a 83       	std	Y+2, r25	; 0x02
	IncSet.IncSet2=IncSet2;
    56bc:	6b 83       	std	Y+3, r22	; 0x03
    56be:	7c 83       	std	Y+4, r23	; 0x04
	xQueueSend(IncSetQueue,&IncSet,portMAX_DELAY);
    56c0:	20 e0       	ldi	r18, 0x00	; 0
    56c2:	4f ef       	ldi	r20, 0xFF	; 255
    56c4:	5f ef       	ldi	r21, 0xFF	; 255
    56c6:	be 01       	movw	r22, r28
    56c8:	6f 5f       	subi	r22, 0xFF	; 255
    56ca:	7f 4f       	sbci	r23, 0xFF	; 255
    56cc:	80 91 c9 26 	lds	r24, 0x26C9	; 0x8026c9 <IncSetQueue>
    56d0:	90 91 ca 26 	lds	r25, 0x26CA	; 0x8026ca <IncSetQueue+0x1>
    56d4:	0e 94 f3 19 	call	0x33e6	; 0x33e6 <xQueueGenericSend>
}
    56d8:	24 96       	adiw	r28, 0x04	; 4
    56da:	cd bf       	out	0x3d, r28	; 61
    56dc:	de bf       	out	0x3e, r29	; 62
    56de:	df 91       	pop	r29
    56e0:	cf 91       	pop	r28
    56e2:	08 95       	ret

000056e4 <WorkerMotorSpeed>:
	xQueueOverwrite(MotorSpeedQueue,&MotorSpeed);
	
}

void WorkerMotorSpeed(void *pvParameters)
{
    56e4:	cf 93       	push	r28
    56e6:	df 93       	push	r29
    56e8:	00 d0       	rcall	.+0      	; 0x56ea <WorkerMotorSpeed+0x6>
    56ea:	1f 92       	push	r1
    56ec:	cd b7       	in	r28, 0x3d	; 61
    56ee:	de b7       	in	r29, 0x3e	; 62
	const TickType_t xPeriod = 10;
	MotorSpeedStruct MotorSpeed;

	xLastWakeTime = xTaskGetTickCount();
    56f0:	0e 94 1a 22 	call	0x4434	; 0x4434 <xTaskGetTickCount>
    56f4:	80 93 cd 26 	sts	0x26CD, r24	; 0x8026cd <xLastWakeTime>
    56f8:	90 93 ce 26 	sts	0x26CE, r25	; 0x8026ce <xLastWakeTime+0x1>
	
	while (1)
	{
			xQueuePeek(MotorSpeedQueue,&MotorSpeed,portMAX_DELAY);
    56fc:	4f ef       	ldi	r20, 0xFF	; 255
    56fe:	5f ef       	ldi	r21, 0xFF	; 255
    5700:	be 01       	movw	r22, r28
    5702:	6f 5f       	subi	r22, 0xFF	; 255
    5704:	7f 4f       	sbci	r23, 0xFF	; 255
    5706:	80 91 d1 26 	lds	r24, 0x26D1	; 0x8026d1 <MotorSpeedQueue>
    570a:	90 91 d2 26 	lds	r25, 0x26D2	; 0x8026d2 <MotorSpeedQueue+0x1>
    570e:	0e 94 41 1d 	call	0x3a82	; 0x3a82 <xQueuePeek>
			MotorPosIncSet(MotorSpeed.Speed1,MotorSpeed.Speed2);
    5712:	6b 81       	ldd	r22, Y+3	; 0x03
    5714:	7c 81       	ldd	r23, Y+4	; 0x04
    5716:	89 81       	ldd	r24, Y+1	; 0x01
    5718:	9a 81       	ldd	r25, Y+2	; 0x02
    571a:	0e 94 56 2b 	call	0x56ac	; 0x56ac <MotorPosIncSet>
			
			vTaskDelayUntil( &xLastWakeTime, xPeriod );
    571e:	6a e0       	ldi	r22, 0x0A	; 10
    5720:	70 e0       	ldi	r23, 0x00	; 0
    5722:	8d ec       	ldi	r24, 0xCD	; 205
    5724:	96 e2       	ldi	r25, 0x26	; 38
    5726:	0e 94 8d 23 	call	0x471a	; 0x471a <vTaskDelayUntil>
    572a:	e8 cf       	rjmp	.-48     	; 0x56fc <WorkerMotorSpeed+0x18>

0000572c <InitMotorSpeedTask>:
//Private function prototypes
void WorkerMotorSpeed(void *pvParameters);

//Function definitions
void InitMotorSpeedTask()
{
    572c:	ef 92       	push	r14
    572e:	ff 92       	push	r15
    5730:	0f 93       	push	r16
	xTaskCreate( WorkerMotorSpeed, "motspd", 256, NULL, tskIDLE_PRIORITY+3, &MotorSpeedTaskHandle );	
    5732:	8f ec       	ldi	r24, 0xCF	; 207
    5734:	e8 2e       	mov	r14, r24
    5736:	86 e2       	ldi	r24, 0x26	; 38
    5738:	f8 2e       	mov	r15, r24
    573a:	03 e0       	ldi	r16, 0x03	; 3
    573c:	20 e0       	ldi	r18, 0x00	; 0
    573e:	30 e0       	ldi	r19, 0x00	; 0
    5740:	40 e0       	ldi	r20, 0x00	; 0
    5742:	51 e0       	ldi	r21, 0x01	; 1
    5744:	66 e4       	ldi	r22, 0x46	; 70
    5746:	71 e2       	ldi	r23, 0x21	; 33
    5748:	82 e7       	ldi	r24, 0x72	; 114
    574a:	9b e2       	ldi	r25, 0x2B	; 43
    574c:	0e 94 da 1f 	call	0x3fb4	; 0x3fb4 <xTaskCreate>
	vTaskResume(MotorSpeedTaskHandle);
}

void DisableMotorSpeedTask()
{
	vTaskSuspend(MotorSpeedTaskHandle);
    5750:	80 91 cf 26 	lds	r24, 0x26CF	; 0x8026cf <MotorSpeedTaskHandle>
    5754:	90 91 d0 26 	lds	r25, 0x26D0	; 0x8026d0 <MotorSpeedTaskHandle+0x1>
    5758:	0e 94 10 21 	call	0x4220	; 0x4220 <vTaskSuspend>
void InitMotorSpeedTask()
{
	xTaskCreate( WorkerMotorSpeed, "motspd", 256, NULL, tskIDLE_PRIORITY+3, &MotorSpeedTaskHandle );	
	DisableMotorSpeedTask();
	
	MotorSpeedQueue=xQueueCreate(1,sizeof(MotorSpeedStruct));
    575c:	40 e0       	ldi	r20, 0x00	; 0
    575e:	64 e0       	ldi	r22, 0x04	; 4
    5760:	81 e0       	ldi	r24, 0x01	; 1
    5762:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
    5766:	80 93 d1 26 	sts	0x26D1, r24	; 0x8026d1 <MotorSpeedQueue>
    576a:	90 93 d2 26 	sts	0x26D2, r25	; 0x8026d2 <MotorSpeedQueue+0x1>
}

void MotorSpeedSet(int16_t Speed1,int16_t Speed2)
{
	
	MotorSpeed.Speed1=Speed1;
    576e:	e3 ed       	ldi	r30, 0xD3	; 211
    5770:	f6 e2       	ldi	r31, 0x26	; 38
    5772:	10 82       	st	Z, r1
    5774:	11 82       	std	Z+1, r1	; 0x01
	MotorSpeed.Speed2=Speed2;
    5776:	12 82       	std	Z+2, r1	; 0x02
    5778:	13 82       	std	Z+3, r1	; 0x03
	xQueueOverwrite(MotorSpeedQueue,&MotorSpeed);
    577a:	22 e0       	ldi	r18, 0x02	; 2
    577c:	40 e0       	ldi	r20, 0x00	; 0
    577e:	50 e0       	ldi	r21, 0x00	; 0
    5780:	bf 01       	movw	r22, r30
	xTaskCreate( WorkerMotorSpeed, "motspd", 256, NULL, tskIDLE_PRIORITY+3, &MotorSpeedTaskHandle );	
	DisableMotorSpeedTask();
	
	MotorSpeedQueue=xQueueCreate(1,sizeof(MotorSpeedStruct));
	MotorSpeedSet(0,0);
}
    5782:	0f 91       	pop	r16
    5784:	ff 90       	pop	r15
    5786:	ef 90       	pop	r14
void MotorSpeedSet(int16_t Speed1,int16_t Speed2)
{
	
	MotorSpeed.Speed1=Speed1;
	MotorSpeed.Speed2=Speed2;
	xQueueOverwrite(MotorSpeedQueue,&MotorSpeed);
    5788:	0c 94 f3 19 	jmp	0x33e6	; 0x33e6 <xQueueGenericSend>

0000578c <EnableMotorSpeedTask>:
	MotorSpeedSet(0,0);
}

void EnableMotorSpeedTask()
{
	xLastWakeTime = xTaskGetTickCount();
    578c:	0e 94 1a 22 	call	0x4434	; 0x4434 <xTaskGetTickCount>
    5790:	80 93 cd 26 	sts	0x26CD, r24	; 0x8026cd <xLastWakeTime>
    5794:	90 93 ce 26 	sts	0x26CE, r25	; 0x8026ce <xLastWakeTime+0x1>
	vTaskResume(MotorSpeedTaskHandle);
    5798:	80 91 cf 26 	lds	r24, 0x26CF	; 0x8026cf <MotorSpeedTaskHandle>
    579c:	90 91 d0 26 	lds	r25, 0x26D0	; 0x8026d0 <MotorSpeedTaskHandle+0x1>
    57a0:	0c 94 8d 21 	jmp	0x431a	; 0x431a <vTaskResume>

000057a4 <DisableMotorSpeedTask>:
}

void DisableMotorSpeedTask()
{
	vTaskSuspend(MotorSpeedTaskHandle);
    57a4:	80 91 cf 26 	lds	r24, 0x26CF	; 0x8026cf <MotorSpeedTaskHandle>
    57a8:	90 91 d0 26 	lds	r25, 0x26D0	; 0x8026d0 <MotorSpeedTaskHandle+0x1>
    57ac:	0c 94 10 21 	jmp	0x4220	; 0x4220 <vTaskSuspend>

000057b0 <MotorSpeedSet>:
}

void MotorSpeedSet(int16_t Speed1,int16_t Speed2)
{
	
	MotorSpeed.Speed1=Speed1;
    57b0:	e3 ed       	ldi	r30, 0xD3	; 211
    57b2:	f6 e2       	ldi	r31, 0x26	; 38
    57b4:	80 83       	st	Z, r24
    57b6:	91 83       	std	Z+1, r25	; 0x01
	MotorSpeed.Speed2=Speed2;
    57b8:	62 83       	std	Z+2, r22	; 0x02
    57ba:	73 83       	std	Z+3, r23	; 0x03
	xQueueOverwrite(MotorSpeedQueue,&MotorSpeed);
    57bc:	22 e0       	ldi	r18, 0x02	; 2
    57be:	40 e0       	ldi	r20, 0x00	; 0
    57c0:	50 e0       	ldi	r21, 0x00	; 0
    57c2:	bf 01       	movw	r22, r30
    57c4:	80 91 d1 26 	lds	r24, 0x26D1	; 0x8026d1 <MotorSpeedQueue>
    57c8:	90 91 d2 26 	lds	r25, 0x26D2	; 0x8026d2 <MotorSpeedQueue+0x1>
    57cc:	0c 94 f3 19 	jmp	0x33e6	; 0x33e6 <xQueueGenericSend>

000057d0 <enterSleepMode>:
		PORTB.PIN3CTRL=0b01011001; //Pull up, inverted
		PORTB.INT0MASK=0b00001000; //Interrupt on all cursor stick lines
		PORTB.INTCTRL=0b11;		   //Enable high level interrrupt
}

void enterSleepMode(void) {
    57d0:	0f 93       	push	r16
    57d2:	1f 93       	push	r17
    57d4:	cf 93       	push	r28
    57d6:	df 93       	push	r29
	// Set the sleep mode. For XMEGA, you might use SLEEP_SMODE_PDOWN_gc for power down.
	// Check the specific group configuration (gc) value for your microcontroller.
	PMIC.CTRL = 0b111;
    57d8:	00 ea       	ldi	r16, 0xA0	; 160
    57da:	10 e0       	ldi	r17, 0x00	; 0
    57dc:	87 e0       	ldi	r24, 0x07	; 7
    57de:	f8 01       	movw	r30, r16
    57e0:	82 83       	std	Z+2, r24	; 0x02

	set_sleep_mode(SLEEP_SMODE_PDOWN_gc);
    57e2:	c8 e4       	ldi	r28, 0x48	; 72
    57e4:	d0 e0       	ldi	r29, 0x00	; 0
    57e6:	88 81       	ld	r24, Y
    57e8:	81 7f       	andi	r24, 0xF1	; 241
    57ea:	84 60       	ori	r24, 0x04	; 4
    57ec:	88 83       	st	Y, r24

	// Disable any peripherals here to save power.
	// For example, power_adc_disable(); (if such function exists or equivalent)

	// Enable global interrupts so that the MCU can wake up from an interrupt.
	sei();
    57ee:	78 94       	sei
	
	vTaskDelay(2);
    57f0:	82 e0       	ldi	r24, 0x02	; 2
    57f2:	90 e0       	ldi	r25, 0x00	; 0
    57f4:	0e 94 e3 23 	call	0x47c6	; 0x47c6 <vTaskDelay>
	// Enable sleep.
	
	
	PMIC.CTRL &=0b11111100; // shut off medium and low lever interrupt
    57f8:	f8 01       	movw	r30, r16
    57fa:	82 81       	ldd	r24, Z+2	; 0x02
    57fc:	8c 7f       	andi	r24, 0xFC	; 252
    57fe:	82 83       	std	Z+2, r24	; 0x02
	DriverPowerVccAuxSet(0);
    5800:	80 e0       	ldi	r24, 0x00	; 0
    5802:	0e 94 9c 09 	call	0x1338	; 0x1338 <DriverPowerVccAuxSet>
	vTaskDelay(2);
    5806:	82 e0       	ldi	r24, 0x02	; 2
    5808:	90 e0       	ldi	r25, 0x00	; 0
    580a:	0e 94 e3 23 	call	0x47c6	; 0x47c6 <vTaskDelay>
	sleep_mode();
    580e:	88 81       	ld	r24, Y
    5810:	81 60       	ori	r24, 0x01	; 1
    5812:	88 83       	st	Y, r24
    5814:	88 95       	sleep
    5816:	88 81       	ld	r24, Y
    5818:	8e 7f       	andi	r24, 0xFE	; 254
    581a:	88 83       	st	Y, r24

	// Sleep mode will be exited upon receiving an interrupt.
	//vTaskDelay(50);
	// Disable sleep after waking up.
	//sleep_disable();
}
    581c:	df 91       	pop	r29
    581e:	cf 91       	pop	r28
    5820:	1f 91       	pop	r17
    5822:	0f 91       	pop	r16
    5824:	08 95       	ret

00005826 <WorkerRGB>:
	xQueueOverwrite(EffectQueue,&Effect);
	
}

void WorkerRGB(void *pvParameters)
{
    5826:	cf 93       	push	r28
    5828:	df 93       	push	r29
    582a:	1f 92       	push	r1
    582c:	cd b7       	in	r28, 0x3d	; 61
    582e:	de b7       	in	r29, 0x3e	; 62
    5830:	4a c0       	rjmp	.+148    	; 0x58c6 <WorkerRGB+0xa0>
		
		//Time slot 1
		if (Effect & RGB_HEADLIGHT_HIGH)
		{
			FrontRight=PL9823_RGB(255,255,255);
			FrontLeft=PL9823_RGB(255,255,255);
    5832:	66 24       	eor	r6, r6
    5834:	6a 94       	dec	r6
    5836:	77 24       	eor	r7, r7
    5838:	7a 94       	dec	r7
    583a:	88 24       	eor	r8, r8
    583c:	8a 94       	dec	r8
    583e:	91 2c       	mov	r9, r1
		}
		if (Effect & RGB_HEADLIGHT_LOW)
    5840:	80 ff       	sbrs	r24, 0
    5842:	07 c0       	rjmp	.+14     	; 0x5852 <WorkerRGB+0x2c>
		{
			FrontRight=PL9823_RGB(128,128,128);
			FrontLeft=PL9823_RGB(128,128,128);
    5844:	90 e8       	ldi	r25, 0x80	; 128
    5846:	69 2e       	mov	r6, r25
    5848:	20 e8       	ldi	r18, 0x80	; 128
    584a:	72 2e       	mov	r7, r18
    584c:	30 e8       	ldi	r19, 0x80	; 128
    584e:	83 2e       	mov	r8, r19
    5850:	91 2c       	mov	r9, r1
		}
		if (Effect & RGB_BRAKE)
    5852:	84 ff       	sbrs	r24, 4
    5854:	4b c0       	rjmp	.+150    	; 0x58ec <WorkerRGB+0xc6>
		{
			RearRight=PL9823_RED;
    5856:	22 24       	eor	r2, r2
    5858:	2a 94       	dec	r2
    585a:	31 2c       	mov	r3, r1
    585c:	41 2c       	mov	r4, r1
    585e:	51 2c       	mov	r5, r1
			RearLeft=PL9823_RED;
		}

		DriverPL9823Set(FrontLeft,FrontRight,RearRight,RearLeft);
    5860:	51 01       	movw	r10, r2
    5862:	62 01       	movw	r12, r4
    5864:	71 01       	movw	r14, r2
    5866:	82 01       	movw	r16, r4
    5868:	93 01       	movw	r18, r6
    586a:	a4 01       	movw	r20, r8
    586c:	b3 01       	movw	r22, r6
    586e:	c4 01       	movw	r24, r8
    5870:	0e 94 03 09 	call	0x1206	; 0x1206 <DriverPL9823Set>
		vTaskDelay(250); 
    5874:	8a ef       	ldi	r24, 0xFA	; 250
    5876:	90 e0       	ldi	r25, 0x00	; 0
    5878:	0e 94 e3 23 	call	0x47c6	; 0x47c6 <vTaskDelay>
		
		//Time slot 2
		if (Effect & RGB_BLINK_LEFT)
    587c:	29 81       	ldd	r18, Y+1	; 0x01
    587e:	22 ff       	sbrs	r18, 2
    5880:	3a c0       	rjmp	.+116    	; 0x58f6 <WorkerRGB+0xd0>
		{
			FrontLeft=PL9823_YELLOW;
			RearLeft=PL9823_YELLOW;
    5882:	aa 24       	eor	r10, r10
    5884:	aa 94       	dec	r10
    5886:	bb 24       	eor	r11, r11
    5888:	ba 94       	dec	r11
    588a:	c1 2c       	mov	r12, r1
    588c:	d1 2c       	mov	r13, r1
		vTaskDelay(250); 
		
		//Time slot 2
		if (Effect & RGB_BLINK_LEFT)
		{
			FrontLeft=PL9823_YELLOW;
    588e:	6f ef       	ldi	r22, 0xFF	; 255
    5890:	7f ef       	ldi	r23, 0xFF	; 255
    5892:	80 e0       	ldi	r24, 0x00	; 0
    5894:	90 e0       	ldi	r25, 0x00	; 0
			RearLeft=PL9823_YELLOW;
		}
		if (Effect & RGB_BLINK_RIGHT)
    5896:	23 ff       	sbrs	r18, 3
    5898:	0c c0       	rjmp	.+24     	; 0x58b2 <WorkerRGB+0x8c>
		{
			FrontRight=PL9823_YELLOW;
			RearRight=PL9823_YELLOW;
    589a:	22 24       	eor	r2, r2
    589c:	2a 94       	dec	r2
    589e:	33 24       	eor	r3, r3
    58a0:	3a 94       	dec	r3
    58a2:	41 2c       	mov	r4, r1
    58a4:	51 2c       	mov	r5, r1
			FrontLeft=PL9823_YELLOW;
			RearLeft=PL9823_YELLOW;
		}
		if (Effect & RGB_BLINK_RIGHT)
		{
			FrontRight=PL9823_YELLOW;
    58a6:	66 24       	eor	r6, r6
    58a8:	6a 94       	dec	r6
    58aa:	77 24       	eor	r7, r7
    58ac:	7a 94       	dec	r7
    58ae:	81 2c       	mov	r8, r1
    58b0:	91 2c       	mov	r9, r1
			RearRight=PL9823_YELLOW;
		}
		DriverPL9823Set(FrontLeft,FrontRight,RearRight,RearLeft);
    58b2:	71 01       	movw	r14, r2
    58b4:	82 01       	movw	r16, r4
    58b6:	93 01       	movw	r18, r6
    58b8:	a4 01       	movw	r20, r8
    58ba:	0e 94 03 09 	call	0x1206	; 0x1206 <DriverPL9823Set>
		vTaskDelay(250);
    58be:	8a ef       	ldi	r24, 0xFA	; 250
    58c0:	90 e0       	ldi	r25, 0x00	; 0
    58c2:	0e 94 e3 23 	call	0x47c6	; 0x47c6 <vTaskDelay>
	{
		FrontLeft=PL9823_BLANK;
		FrontRight=PL9823_BLANK;
		RearLeft=PL9823_BLANK;
		RearRight=PL9823_BLANK;	
		xQueuePeek(EffectQueue,&Effect,0);
    58c6:	40 e0       	ldi	r20, 0x00	; 0
    58c8:	50 e0       	ldi	r21, 0x00	; 0
    58ca:	be 01       	movw	r22, r28
    58cc:	6f 5f       	subi	r22, 0xFF	; 255
    58ce:	7f 4f       	sbci	r23, 0xFF	; 255
    58d0:	80 91 f1 26 	lds	r24, 0x26F1	; 0x8026f1 <EffectQueue>
    58d4:	90 91 f2 26 	lds	r25, 0x26F2	; 0x8026f2 <EffectQueue+0x1>
    58d8:	0e 94 41 1d 	call	0x3a82	; 0x3a82 <xQueuePeek>
		
		
		
		//Time slot 1
		if (Effect & RGB_HEADLIGHT_HIGH)
    58dc:	89 81       	ldd	r24, Y+1	; 0x01
    58de:	81 fd       	sbrc	r24, 1
    58e0:	a8 cf       	rjmp	.-176    	; 0x5832 <WorkerRGB+0xc>
	uint8_t Effect;
	uint32_t FrontLeft,FrontRight,RearRight,RearLeft;
	
	while(1)
	{
		FrontLeft=PL9823_BLANK;
    58e2:	61 2c       	mov	r6, r1
    58e4:	71 2c       	mov	r7, r1
    58e6:	81 2c       	mov	r8, r1
    58e8:	91 2c       	mov	r9, r1
    58ea:	aa cf       	rjmp	.-172    	; 0x5840 <WorkerRGB+0x1a>
		FrontRight=PL9823_BLANK;
		RearLeft=PL9823_BLANK;
		RearRight=PL9823_BLANK;	
    58ec:	21 2c       	mov	r2, r1
    58ee:	31 2c       	mov	r3, r1
    58f0:	41 2c       	mov	r4, r1
    58f2:	51 2c       	mov	r5, r1
    58f4:	b5 cf       	rjmp	.-150    	; 0x5860 <WorkerRGB+0x3a>
    58f6:	51 01       	movw	r10, r2
    58f8:	62 01       	movw	r12, r4
    58fa:	b3 01       	movw	r22, r6
    58fc:	c4 01       	movw	r24, r8
    58fe:	cb cf       	rjmp	.-106    	; 0x5896 <WorkerRGB+0x70>

00005900 <InitRGBTask>:
void WorkerRGB(void *pvParameters);


//Function definitions
void InitRGBTask()
{
    5900:	ef 92       	push	r14
    5902:	ff 92       	push	r15
    5904:	0f 93       	push	r16
    5906:	cf 93       	push	r28
    5908:	df 93       	push	r29
    590a:	1f 92       	push	r1
    590c:	cd b7       	in	r28, 0x3d	; 61
    590e:	de b7       	in	r29, 0x3e	; 62
	EffectQueue=xQueueCreate(1,sizeof(uint8_t));
    5910:	40 e0       	ldi	r20, 0x00	; 0
    5912:	61 e0       	ldi	r22, 0x01	; 1
    5914:	81 e0       	ldi	r24, 0x01	; 1
    5916:	0e 94 af 19 	call	0x335e	; 0x335e <xQueueGenericCreate>
    591a:	80 93 f1 26 	sts	0x26F1, r24	; 0x8026f1 <EffectQueue>
    591e:	90 93 f2 26 	sts	0x26F2, r25	; 0x8026f2 <EffectQueue+0x1>
    5922:	19 82       	std	Y+1, r1	; 0x01
	xTaskCreate( WorkerRGB, "rgb", 512, NULL, tskIDLE_PRIORITY+4, NULL );	
}

void SetRGB(uint8_t Effect)
{
	xQueueOverwrite(EffectQueue,&Effect);
    5924:	22 e0       	ldi	r18, 0x02	; 2
    5926:	40 e0       	ldi	r20, 0x00	; 0
    5928:	50 e0       	ldi	r21, 0x00	; 0
    592a:	be 01       	movw	r22, r28
    592c:	6f 5f       	subi	r22, 0xFF	; 255
    592e:	7f 4f       	sbci	r23, 0xFF	; 255
    5930:	0e 94 f3 19 	call	0x33e6	; 0x33e6 <xQueueGenericSend>
//Function definitions
void InitRGBTask()
{
	EffectQueue=xQueueCreate(1,sizeof(uint8_t));
	SetRGB(RGB_NONE);
	xTaskCreate( WorkerRGB, "rgb", 512, NULL, tskIDLE_PRIORITY+4, NULL );	
    5934:	e1 2c       	mov	r14, r1
    5936:	f1 2c       	mov	r15, r1
    5938:	04 e0       	ldi	r16, 0x04	; 4
    593a:	20 e0       	ldi	r18, 0x00	; 0
    593c:	30 e0       	ldi	r19, 0x00	; 0
    593e:	40 e0       	ldi	r20, 0x00	; 0
    5940:	52 e0       	ldi	r21, 0x02	; 2
    5942:	6d e4       	ldi	r22, 0x4D	; 77
    5944:	71 e2       	ldi	r23, 0x21	; 33
    5946:	83 e1       	ldi	r24, 0x13	; 19
    5948:	9c e2       	ldi	r25, 0x2C	; 44
    594a:	0e 94 da 1f 	call	0x3fb4	; 0x3fb4 <xTaskCreate>
}
    594e:	0f 90       	pop	r0
    5950:	df 91       	pop	r29
    5952:	cf 91       	pop	r28
    5954:	0f 91       	pop	r16
    5956:	ff 90       	pop	r15
    5958:	ef 90       	pop	r14
    595a:	08 95       	ret

0000595c <WorkerStartup>:

static void WorkerStartup(void *pvParameters)
{
	int res;
	//Voor oled helemaal af te zetten kijk naar i2c lijn
	DriverPowerVccAuxSet(1);//Enable Auxillary power line
    595c:	81 e0       	ldi	r24, 0x01	; 1
    595e:	0e 94 9c 09 	call	0x1338	; 0x1338 <DriverPowerVccAuxSet>
	DriverCursorstickInit();//Initialize cursor stick
    5962:	0e 94 8f 02 	call	0x51e	; 0x51e <DriverCursorstickInit>
	//DriverLedInit();		//Initialize LED's
	DriverUSARTInit();		//USART init and link to stdio ---ON--
    5966:	0e 94 91 0b 	call	0x1722	; 0x1722 <DriverUSARTInit>
	DriverPowerInit();		//Initialize aux power driver ---ON--
    596a:	0e 94 98 09 	call	0x1330	; 0x1330 <DriverPowerInit>
	DriverTWIMInit();		//Initialize TWI in master mode
    596e:	0e 94 c1 09 	call	0x1382	; 0x1382 <DriverTWIMInit>
	DriverPL9823Init();		//Initialize PL9823 LEDs
    5972:	0e 94 fd 08 	call	0x11fa	; 0x11fa <DriverPL9823Init>
	DriverAdcInit();		//Initialize ADC driver
    5976:	0e 94 2c 02 	call	0x458	; 0x458 <DriverAdcInit>
	
	DriverOLEDInit(2);		//Initialize OLED display
    597a:	82 e0       	ldi	r24, 0x02	; 2
    597c:	0e 94 97 07 	call	0xf2e	; 0xf2e <DriverOLEDInit>
	//DriverAdps9960Init();	//Initialize color sensor	
	DriverVL53L0XInit();	//Initialize rangefinder
    5980:	0e 94 fd 0e 	call	0x1dfa	; 0x1dfa <DriverVL53L0XInit>
	DriverOLEDSleep();
    5984:	0e 94 7d 07 	call	0xefa	; 0xefa <DriverOLEDSleep>
	vTaskDelay(50);
    5988:	82 e3       	ldi	r24, 0x32	; 50
    598a:	90 e0       	ldi	r25, 0x00	; 0
    598c:	0e 94 e3 23 	call	0x47c6	; 0x47c6 <vTaskDelay>
	
	//Enable test output (T21)
	PORTA.DIRSET=1<<5;	
    5990:	80 e2       	ldi	r24, 0x20	; 32
    5992:	80 93 01 06 	sts	0x0601, r24	; 0x800601 <__TEXT_REGION_LENGTH__+0x700601>
	//Initialize application tasks			
	
	//InitOLEDMenuTask();
	//InitADCTask();
	InitMotorPosTask(); //---ON--
    5996:	0e 94 1e 2b 	call	0x563c	; 0x563c <InitMotorPosTask>
	InitMotorSpeedTask(); //---ON--
    599a:	0e 94 96 2b 	call	0x572c	; 0x572c <InitMotorSpeedTask>
	//InitLineFollowerSpeedTask();
	//InitLineFollowerDirectTask();
	InitRGBTask();
    599e:	0e 94 80 2c 	call	0x5900	; 0x5900 <InitRGBTask>
	//InitGyroTask();
	InitTerminalTask(); //---ON--
    59a2:	0e 94 95 2d 	call	0x5b2a	; 0x5b2a <InitTerminalTask>
	InitMotionTask(); //---ON--
    59a6:	0e 94 38 29 	call	0x5270	; 0x5270 <InitMotionTask>
	
	vTaskSuspend(NULL);
    59aa:	80 e0       	ldi	r24, 0x00	; 0
    59ac:	90 e0       	ldi	r25, 0x00	; 0
    59ae:	0c 94 10 21 	jmp	0x4220	; 0x4220 <vTaskSuspend>

000059b2 <InitStartupTask>:
//Private function prototypes
static void WorkerStartup(void *pvParameters);

//Function definitions
void InitStartupTask()
{
    59b2:	ef 92       	push	r14
    59b4:	ff 92       	push	r15
    59b6:	0f 93       	push	r16
	xTaskCreate( WorkerStartup, "startup", 256, NULL, tskIDLE_PRIORITY+3, NULL );	
    59b8:	e1 2c       	mov	r14, r1
    59ba:	f1 2c       	mov	r15, r1
    59bc:	03 e0       	ldi	r16, 0x03	; 3
    59be:	20 e0       	ldi	r18, 0x00	; 0
    59c0:	30 e0       	ldi	r19, 0x00	; 0
    59c2:	40 e0       	ldi	r20, 0x00	; 0
    59c4:	51 e0       	ldi	r21, 0x01	; 1
    59c6:	61 e5       	ldi	r22, 0x51	; 81
    59c8:	71 e2       	ldi	r23, 0x21	; 33
    59ca:	8e ea       	ldi	r24, 0xAE	; 174
    59cc:	9c e2       	ldi	r25, 0x2C	; 44
    59ce:	0e 94 da 1f 	call	0x3fb4	; 0x3fb4 <xTaskCreate>
}
    59d2:	0f 91       	pop	r16
    59d4:	ff 90       	pop	r15
    59d6:	ef 90       	pop	r14
    59d8:	08 95       	ret

000059da <WorkerTerminal>:
	*/

}

static void WorkerTerminal(void *pvParameters)
{
    59da:	cf 93       	push	r28
    59dc:	df 93       	push	r29
    59de:	cd b7       	in	r28, 0x3d	; 61
    59e0:	de b7       	in	r29, 0x3e	; 62
    59e2:	c8 50       	subi	r28, 0x08	; 8
    59e4:	d1 40       	sbci	r29, 0x01	; 1
    59e6:	cd bf       	out	0x3d, r28	; 61
    59e8:	de bf       	out	0x3e, r29	; 62
		{
			//printf_P (PSTR("Command list:\r\n"));
			//printf_P (PSTR("help :this help page\r\n"));
			//printf_P (PSTR("tsklst :list FreeRTOS tasks\r\n"));
			//printf_P (PSTR("memmap :show memory map\r\n"));
			printf_P (PSTR("drvstr distance speed :Drive straight over 'distance' mm at a speed of 'speed' mm/s\r\n"));
    59ea:	8c eb       	ldi	r24, 0xBC	; 188
    59ec:	e8 2e       	mov	r14, r24
    59ee:	83 e0       	ldi	r24, 0x03	; 3
    59f0:	f8 2e       	mov	r15, r24
			printf_P (PSTR("rotctr angle speed :rotate 'angle' degrees around center of robot at a speed of 'speed' mm/s\r\n"));
    59f2:	0d e5       	ldi	r16, 0x5D	; 93
    59f4:	13 e0       	ldi	r17, 0x03	; 3
	char Cmd[64];
	uint16_t c,r,g,b;
	
	while (1)
	{
		printf ("C>\r\n");
    59f6:	89 e5       	ldi	r24, 0x59	; 89
    59f8:	91 e2       	ldi	r25, 0x21	; 33
    59fa:	0e 94 0c 37 	call	0x6e18	; 0x6e18 <puts>
		fgets(sbuf,199,stdin);
    59fe:	40 91 f7 26 	lds	r20, 0x26F7	; 0x8026f7 <__iob>
    5a02:	50 91 f8 26 	lds	r21, 0x26F8	; 0x8026f8 <__iob+0x1>
    5a06:	67 ec       	ldi	r22, 0xC7	; 199
    5a08:	70 e0       	ldi	r23, 0x00	; 0
    5a0a:	ce 01       	movw	r24, r28
    5a0c:	01 96       	adiw	r24, 0x01	; 1
    5a0e:	0e 94 62 36 	call	0x6cc4	; 0x6cc4 <fgets>
static void SplitCmd(char *Data,char *Cmd,float *Pars)
{
	uint8_t a;
	char *ss;
	
	ss=strtok(Data," ");
    5a12:	6b e2       	ldi	r22, 0x2B	; 43
    5a14:	71 e2       	ldi	r23, 0x21	; 33
    5a16:	ce 01       	movw	r24, r28
    5a18:	01 96       	adiw	r24, 0x01	; 1
    5a1a:	0e 94 fb 35 	call	0x6bf6	; 0x6bf6 <strtok>
	if (ss!=NULL) strcpy(Cmd,ss);
    5a1e:	00 97       	sbiw	r24, 0x00	; 0
    5a20:	31 f0       	breq	.+12     	; 0x5a2e <WorkerTerminal+0x54>
    5a22:	bc 01       	movw	r22, r24
    5a24:	ce 01       	movw	r24, r28
    5a26:	87 53       	subi	r24, 0x37	; 55
    5a28:	9f 4f       	sbci	r25, 0xFF	; 255
    5a2a:	0e 94 0f 36 	call	0x6c1e	; 0x6c1e <strcpy>
	for (a=0;a<MAX_PARS;a++) 
	{
		ss=strtok(NULL," ");
    5a2e:	6b e2       	ldi	r22, 0x2B	; 43
    5a30:	71 e2       	ldi	r23, 0x21	; 33
    5a32:	80 e0       	ldi	r24, 0x00	; 0
    5a34:	90 e0       	ldi	r25, 0x00	; 0
    5a36:	0e 94 fb 35 	call	0x6bf6	; 0x6bf6 <strtok>
		if (ss!=NULL)
    5a3a:	00 97       	sbiw	r24, 0x00	; 0
    5a3c:	31 f1       	breq	.+76     	; 0x5a8a <WorkerTerminal+0xb0>
		{
			Pars[a]=atof(ss);
    5a3e:	0e 94 14 35 	call	0x6a28	; 0x6a28 <atof>
    5a42:	4b 01       	movw	r8, r22
    5a44:	5c 01       	movw	r10, r24
	
	ss=strtok(Data," ");
	if (ss!=NULL) strcpy(Cmd,ss);
	for (a=0;a<MAX_PARS;a++) 
	{
		ss=strtok(NULL," ");
    5a46:	6b e2       	ldi	r22, 0x2B	; 43
    5a48:	71 e2       	ldi	r23, 0x21	; 33
    5a4a:	80 e0       	ldi	r24, 0x00	; 0
    5a4c:	90 e0       	ldi	r25, 0x00	; 0
    5a4e:	0e 94 fb 35 	call	0x6bf6	; 0x6bf6 <strtok>
		if (ss!=NULL)
    5a52:	00 97       	sbiw	r24, 0x00	; 0
    5a54:	29 f1       	breq	.+74     	; 0x5aa0 <WorkerTerminal+0xc6>
		{
			Pars[a]=atof(ss);
    5a56:	0e 94 14 35 	call	0x6a28	; 0x6a28 <atof>
    5a5a:	2b 01       	movw	r4, r22
    5a5c:	3c 01       	movw	r6, r24
		printf ("C>\r\n");
		fgets(sbuf,199,stdin);
		SplitCmd(sbuf,Cmd,Pars);
		
		//Task list command
		if (strstr(Cmd,"help"))
    5a5e:	6d e5       	ldi	r22, 0x5D	; 93
    5a60:	71 e2       	ldi	r23, 0x21	; 33
    5a62:	ce 01       	movw	r24, r28
    5a64:	87 53       	subi	r24, 0x37	; 55
    5a66:	9f 4f       	sbci	r25, 0xFF	; 255
    5a68:	0e 94 21 36 	call	0x6c42	; 0x6c42 <strstr>
    5a6c:	89 2b       	or	r24, r25
    5a6e:	e1 f0       	breq	.+56     	; 0x5aa8 <WorkerTerminal+0xce>
		{
			//printf_P (PSTR("Command list:\r\n"));
			//printf_P (PSTR("help :this help page\r\n"));
			//printf_P (PSTR("tsklst :list FreeRTOS tasks\r\n"));
			//printf_P (PSTR("memmap :show memory map\r\n"));
			printf_P (PSTR("drvstr distance speed :Drive straight over 'distance' mm at a speed of 'speed' mm/s\r\n"));
    5a70:	ff 92       	push	r15
    5a72:	ef 92       	push	r14
    5a74:	0e 94 e4 36 	call	0x6dc8	; 0x6dc8 <printf_P>
			printf_P (PSTR("rotctr angle speed :rotate 'angle' degrees around center of robot at a speed of 'speed' mm/s\r\n"));
    5a78:	1f 93       	push	r17
    5a7a:	0f 93       	push	r16
    5a7c:	0e 94 e4 36 	call	0x6dc8	; 0x6dc8 <printf_P>
    5a80:	0f 90       	pop	r0
    5a82:	0f 90       	pop	r0
    5a84:	0f 90       	pop	r0
    5a86:	0f 90       	pop	r0
    5a88:	b6 cf       	rjmp	.-148    	; 0x59f6 <WorkerTerminal+0x1c>
		if (ss!=NULL)
		{
			Pars[a]=atof(ss);
		}
		else
			Pars[a]=0.0;
    5a8a:	81 2c       	mov	r8, r1
    5a8c:	91 2c       	mov	r9, r1
    5a8e:	54 01       	movw	r10, r8
	
	ss=strtok(Data," ");
	if (ss!=NULL) strcpy(Cmd,ss);
	for (a=0;a<MAX_PARS;a++) 
	{
		ss=strtok(NULL," ");
    5a90:	6b e2       	ldi	r22, 0x2B	; 43
    5a92:	71 e2       	ldi	r23, 0x21	; 33
    5a94:	80 e0       	ldi	r24, 0x00	; 0
    5a96:	90 e0       	ldi	r25, 0x00	; 0
    5a98:	0e 94 fb 35 	call	0x6bf6	; 0x6bf6 <strtok>
		if (ss!=NULL)
    5a9c:	00 97       	sbiw	r24, 0x00	; 0
    5a9e:	d9 f6       	brne	.-74     	; 0x5a56 <WorkerTerminal+0x7c>
		{
			Pars[a]=atof(ss);
		}
		else
			Pars[a]=0.0;
    5aa0:	41 2c       	mov	r4, r1
    5aa2:	51 2c       	mov	r5, r1
    5aa4:	32 01       	movw	r6, r4
    5aa6:	db cf       	rjmp	.-74     	; 0x5a5e <WorkerTerminal+0x84>
		}
		else if (strstr(Cmd,"memmap"))
		{
			MemMap();
		} */
		else if (strstr(Cmd,"drvstr"))
    5aa8:	62 e6       	ldi	r22, 0x62	; 98
    5aaa:	71 e2       	ldi	r23, 0x21	; 33
    5aac:	ce 01       	movw	r24, r28
    5aae:	87 53       	subi	r24, 0x37	; 55
    5ab0:	9f 4f       	sbci	r25, 0xFF	; 255
    5ab2:	0e 94 21 36 	call	0x6c42	; 0x6c42 <strstr>
    5ab6:	89 2b       	or	r24, r25
    5ab8:	59 f0       	breq	.+22     	; 0x5ad0 <WorkerTerminal+0xf6>
		{
			DriveStraight(Pars[0],Pars[1]);
    5aba:	a3 01       	movw	r20, r6
    5abc:	92 01       	movw	r18, r4
    5abe:	c5 01       	movw	r24, r10
    5ac0:	b4 01       	movw	r22, r8
    5ac2:	0e 94 5e 29 	call	0x52bc	; 0x52bc <DriveStraight>
			printf ("OK\r\n");
    5ac6:	89 e6       	ldi	r24, 0x69	; 105
    5ac8:	91 e2       	ldi	r25, 0x21	; 33
    5aca:	0e 94 0c 37 	call	0x6e18	; 0x6e18 <puts>
    5ace:	93 cf       	rjmp	.-218    	; 0x59f6 <WorkerTerminal+0x1c>
		/*else if (strstr(Cmd,"drvseg"))
		{
			DriveSegment(Pars[0]);
			printf ("OK\r\n");
		}*/
		else if (strstr(Cmd,"rotctr"))
    5ad0:	6d e6       	ldi	r22, 0x6D	; 109
    5ad2:	71 e2       	ldi	r23, 0x21	; 33
    5ad4:	ce 01       	movw	r24, r28
    5ad6:	87 53       	subi	r24, 0x37	; 55
    5ad8:	9f 4f       	sbci	r25, 0xFF	; 255
    5ada:	0e 94 21 36 	call	0x6c42	; 0x6c42 <strstr>
    5ade:	89 2b       	or	r24, r25
    5ae0:	59 f0       	breq	.+22     	; 0x5af8 <WorkerTerminal+0x11e>
		{
			RotateCenter(Pars[0],Pars[1]);
    5ae2:	a3 01       	movw	r20, r6
    5ae4:	92 01       	movw	r18, r4
    5ae6:	c5 01       	movw	r24, r10
    5ae8:	b4 01       	movw	r22, r8
    5aea:	0e 94 89 29 	call	0x5312	; 0x5312 <RotateCenter>
			printf ("OK\r\n");
    5aee:	89 e6       	ldi	r24, 0x69	; 105
    5af0:	91 e2       	ldi	r25, 0x21	; 33
    5af2:	0e 94 0c 37 	call	0x6e18	; 0x6e18 <puts>
    5af6:	7f cf       	rjmp	.-258    	; 0x59f6 <WorkerTerminal+0x1c>
		else if (strstr(Cmd,"auxpwr"))
		{
			DriverPowerVccAuxSet((uint8_t) Pars[0]);
			printf ("OK\r\n");
		} */
		else if (strstr(Cmd, "sleep"))
    5af8:	64 e7       	ldi	r22, 0x74	; 116
    5afa:	71 e2       	ldi	r23, 0x21	; 33
    5afc:	ce 01       	movw	r24, r28
    5afe:	87 53       	subi	r24, 0x37	; 55
    5b00:	9f 4f       	sbci	r25, 0xFF	; 255
    5b02:	0e 94 21 36 	call	0x6c42	; 0x6c42 <strstr>
    5b06:	89 2b       	or	r24, r25
    5b08:	59 f0       	breq	.+22     	; 0x5b20 <WorkerTerminal+0x146>
		{
			printf("sleep mode\r\n");
    5b0a:	8a e7       	ldi	r24, 0x7A	; 122
    5b0c:	91 e2       	ldi	r25, 0x21	; 33
    5b0e:	0e 94 0c 37 	call	0x6e18	; 0x6e18 <puts>
			fflush(stdout);
			vTaskDelay(50/portTICK_PERIOD_MS);
    5b12:	82 e3       	ldi	r24, 0x32	; 50
    5b14:	90 e0       	ldi	r25, 0x00	; 0
    5b16:	0e 94 e3 23 	call	0x47c6	; 0x47c6 <vTaskDelay>
			enterSleepMode();
    5b1a:	0e 94 e8 2b 	call	0x57d0	; 0x57d0 <enterSleepMode>
    5b1e:	6b cf       	rjmp	.-298    	; 0x59f6 <WorkerTerminal+0x1c>
			
		}
		
		else
		printf ("Unknown command\r\n");
    5b20:	86 e8       	ldi	r24, 0x86	; 134
    5b22:	91 e2       	ldi	r25, 0x21	; 33
    5b24:	0e 94 0c 37 	call	0x6e18	; 0x6e18 <puts>
    5b28:	66 cf       	rjmp	.-308    	; 0x59f6 <WorkerTerminal+0x1c>

00005b2a <InitTerminalTask>:
static void WorkerTerminal(void *pvParameters);
static void SplitCmd(char *Data,char *Cmd,float *Pars);

//Function definitions
void InitTerminalTask()
{
    5b2a:	ef 92       	push	r14
    5b2c:	ff 92       	push	r15
    5b2e:	0f 93       	push	r16
	xTaskCreate( WorkerTerminal, "term", 1024, NULL, tskIDLE_PRIORITY+1, NULL );	
    5b30:	e1 2c       	mov	r14, r1
    5b32:	f1 2c       	mov	r15, r1
    5b34:	01 e0       	ldi	r16, 0x01	; 1
    5b36:	20 e0       	ldi	r18, 0x00	; 0
    5b38:	30 e0       	ldi	r19, 0x00	; 0
    5b3a:	40 e0       	ldi	r20, 0x00	; 0
    5b3c:	54 e0       	ldi	r21, 0x04	; 4
    5b3e:	67 e9       	ldi	r22, 0x97	; 151
    5b40:	71 e2       	ldi	r23, 0x21	; 33
    5b42:	8d ee       	ldi	r24, 0xED	; 237
    5b44:	9c e2       	ldi	r25, 0x2C	; 44
    5b46:	0e 94 da 1f 	call	0x3fb4	; 0x3fb4 <xTaskCreate>
}
    5b4a:	0f 91       	pop	r16
    5b4c:	ff 90       	pop	r15
    5b4e:	ef 90       	pop	r14
    5b50:	08 95       	ret

00005b52 <__subsf3>:
    5b52:	50 58       	subi	r21, 0x80	; 128

00005b54 <__addsf3>:
    5b54:	bb 27       	eor	r27, r27
    5b56:	aa 27       	eor	r26, r26
    5b58:	0e 94 c1 2d 	call	0x5b82	; 0x5b82 <__addsf3x>
    5b5c:	0c 94 3b 2f 	jmp	0x5e76	; 0x5e76 <__fp_round>
    5b60:	0e 94 2d 2f 	call	0x5e5a	; 0x5e5a <__fp_pscA>
    5b64:	38 f0       	brcs	.+14     	; 0x5b74 <__addsf3+0x20>
    5b66:	0e 94 34 2f 	call	0x5e68	; 0x5e68 <__fp_pscB>
    5b6a:	20 f0       	brcs	.+8      	; 0x5b74 <__addsf3+0x20>
    5b6c:	39 f4       	brne	.+14     	; 0x5b7c <__addsf3+0x28>
    5b6e:	9f 3f       	cpi	r25, 0xFF	; 255
    5b70:	19 f4       	brne	.+6      	; 0x5b78 <__addsf3+0x24>
    5b72:	26 f4       	brtc	.+8      	; 0x5b7c <__addsf3+0x28>
    5b74:	0c 94 2a 2f 	jmp	0x5e54	; 0x5e54 <__fp_nan>
    5b78:	0e f4       	brtc	.+2      	; 0x5b7c <__addsf3+0x28>
    5b7a:	e0 95       	com	r30
    5b7c:	e7 fb       	bst	r30, 7
    5b7e:	0c 94 24 2f 	jmp	0x5e48	; 0x5e48 <__fp_inf>

00005b82 <__addsf3x>:
    5b82:	e9 2f       	mov	r30, r25
    5b84:	0e 94 4c 2f 	call	0x5e98	; 0x5e98 <__fp_split3>
    5b88:	58 f3       	brcs	.-42     	; 0x5b60 <__addsf3+0xc>
    5b8a:	ba 17       	cp	r27, r26
    5b8c:	62 07       	cpc	r22, r18
    5b8e:	73 07       	cpc	r23, r19
    5b90:	84 07       	cpc	r24, r20
    5b92:	95 07       	cpc	r25, r21
    5b94:	20 f0       	brcs	.+8      	; 0x5b9e <__addsf3x+0x1c>
    5b96:	79 f4       	brne	.+30     	; 0x5bb6 <__addsf3x+0x34>
    5b98:	a6 f5       	brtc	.+104    	; 0x5c02 <__addsf3x+0x80>
    5b9a:	0c 94 6e 2f 	jmp	0x5edc	; 0x5edc <__fp_zero>
    5b9e:	0e f4       	brtc	.+2      	; 0x5ba2 <__addsf3x+0x20>
    5ba0:	e0 95       	com	r30
    5ba2:	0b 2e       	mov	r0, r27
    5ba4:	ba 2f       	mov	r27, r26
    5ba6:	a0 2d       	mov	r26, r0
    5ba8:	0b 01       	movw	r0, r22
    5baa:	b9 01       	movw	r22, r18
    5bac:	90 01       	movw	r18, r0
    5bae:	0c 01       	movw	r0, r24
    5bb0:	ca 01       	movw	r24, r20
    5bb2:	a0 01       	movw	r20, r0
    5bb4:	11 24       	eor	r1, r1
    5bb6:	ff 27       	eor	r31, r31
    5bb8:	59 1b       	sub	r21, r25
    5bba:	99 f0       	breq	.+38     	; 0x5be2 <__addsf3x+0x60>
    5bbc:	59 3f       	cpi	r21, 0xF9	; 249
    5bbe:	50 f4       	brcc	.+20     	; 0x5bd4 <__addsf3x+0x52>
    5bc0:	50 3e       	cpi	r21, 0xE0	; 224
    5bc2:	68 f1       	brcs	.+90     	; 0x5c1e <__addsf3x+0x9c>
    5bc4:	1a 16       	cp	r1, r26
    5bc6:	f0 40       	sbci	r31, 0x00	; 0
    5bc8:	a2 2f       	mov	r26, r18
    5bca:	23 2f       	mov	r18, r19
    5bcc:	34 2f       	mov	r19, r20
    5bce:	44 27       	eor	r20, r20
    5bd0:	58 5f       	subi	r21, 0xF8	; 248
    5bd2:	f3 cf       	rjmp	.-26     	; 0x5bba <__addsf3x+0x38>
    5bd4:	46 95       	lsr	r20
    5bd6:	37 95       	ror	r19
    5bd8:	27 95       	ror	r18
    5bda:	a7 95       	ror	r26
    5bdc:	f0 40       	sbci	r31, 0x00	; 0
    5bde:	53 95       	inc	r21
    5be0:	c9 f7       	brne	.-14     	; 0x5bd4 <__addsf3x+0x52>
    5be2:	7e f4       	brtc	.+30     	; 0x5c02 <__addsf3x+0x80>
    5be4:	1f 16       	cp	r1, r31
    5be6:	ba 0b       	sbc	r27, r26
    5be8:	62 0b       	sbc	r22, r18
    5bea:	73 0b       	sbc	r23, r19
    5bec:	84 0b       	sbc	r24, r20
    5bee:	ba f0       	brmi	.+46     	; 0x5c1e <__addsf3x+0x9c>
    5bf0:	91 50       	subi	r25, 0x01	; 1
    5bf2:	a1 f0       	breq	.+40     	; 0x5c1c <__addsf3x+0x9a>
    5bf4:	ff 0f       	add	r31, r31
    5bf6:	bb 1f       	adc	r27, r27
    5bf8:	66 1f       	adc	r22, r22
    5bfa:	77 1f       	adc	r23, r23
    5bfc:	88 1f       	adc	r24, r24
    5bfe:	c2 f7       	brpl	.-16     	; 0x5bf0 <__addsf3x+0x6e>
    5c00:	0e c0       	rjmp	.+28     	; 0x5c1e <__addsf3x+0x9c>
    5c02:	ba 0f       	add	r27, r26
    5c04:	62 1f       	adc	r22, r18
    5c06:	73 1f       	adc	r23, r19
    5c08:	84 1f       	adc	r24, r20
    5c0a:	48 f4       	brcc	.+18     	; 0x5c1e <__addsf3x+0x9c>
    5c0c:	87 95       	ror	r24
    5c0e:	77 95       	ror	r23
    5c10:	67 95       	ror	r22
    5c12:	b7 95       	ror	r27
    5c14:	f7 95       	ror	r31
    5c16:	9e 3f       	cpi	r25, 0xFE	; 254
    5c18:	08 f0       	brcs	.+2      	; 0x5c1c <__addsf3x+0x9a>
    5c1a:	b0 cf       	rjmp	.-160    	; 0x5b7c <__addsf3+0x28>
    5c1c:	93 95       	inc	r25
    5c1e:	88 0f       	add	r24, r24
    5c20:	08 f0       	brcs	.+2      	; 0x5c24 <__addsf3x+0xa2>
    5c22:	99 27       	eor	r25, r25
    5c24:	ee 0f       	add	r30, r30
    5c26:	97 95       	ror	r25
    5c28:	87 95       	ror	r24
    5c2a:	08 95       	ret

00005c2c <__cmpsf2>:
    5c2c:	0e 94 00 2f 	call	0x5e00	; 0x5e00 <__fp_cmp>
    5c30:	08 f4       	brcc	.+2      	; 0x5c34 <__cmpsf2+0x8>
    5c32:	81 e0       	ldi	r24, 0x01	; 1
    5c34:	08 95       	ret

00005c36 <__divsf3>:
    5c36:	0e 94 2f 2e 	call	0x5c5e	; 0x5c5e <__divsf3x>
    5c3a:	0c 94 3b 2f 	jmp	0x5e76	; 0x5e76 <__fp_round>
    5c3e:	0e 94 34 2f 	call	0x5e68	; 0x5e68 <__fp_pscB>
    5c42:	58 f0       	brcs	.+22     	; 0x5c5a <__divsf3+0x24>
    5c44:	0e 94 2d 2f 	call	0x5e5a	; 0x5e5a <__fp_pscA>
    5c48:	40 f0       	brcs	.+16     	; 0x5c5a <__divsf3+0x24>
    5c4a:	29 f4       	brne	.+10     	; 0x5c56 <__divsf3+0x20>
    5c4c:	5f 3f       	cpi	r21, 0xFF	; 255
    5c4e:	29 f0       	breq	.+10     	; 0x5c5a <__divsf3+0x24>
    5c50:	0c 94 24 2f 	jmp	0x5e48	; 0x5e48 <__fp_inf>
    5c54:	51 11       	cpse	r21, r1
    5c56:	0c 94 6f 2f 	jmp	0x5ede	; 0x5ede <__fp_szero>
    5c5a:	0c 94 2a 2f 	jmp	0x5e54	; 0x5e54 <__fp_nan>

00005c5e <__divsf3x>:
    5c5e:	0e 94 4c 2f 	call	0x5e98	; 0x5e98 <__fp_split3>
    5c62:	68 f3       	brcs	.-38     	; 0x5c3e <__divsf3+0x8>

00005c64 <__divsf3_pse>:
    5c64:	99 23       	and	r25, r25
    5c66:	b1 f3       	breq	.-20     	; 0x5c54 <__divsf3+0x1e>
    5c68:	55 23       	and	r21, r21
    5c6a:	91 f3       	breq	.-28     	; 0x5c50 <__divsf3+0x1a>
    5c6c:	95 1b       	sub	r25, r21
    5c6e:	55 0b       	sbc	r21, r21
    5c70:	bb 27       	eor	r27, r27
    5c72:	aa 27       	eor	r26, r26
    5c74:	62 17       	cp	r22, r18
    5c76:	73 07       	cpc	r23, r19
    5c78:	84 07       	cpc	r24, r20
    5c7a:	38 f0       	brcs	.+14     	; 0x5c8a <__divsf3_pse+0x26>
    5c7c:	9f 5f       	subi	r25, 0xFF	; 255
    5c7e:	5f 4f       	sbci	r21, 0xFF	; 255
    5c80:	22 0f       	add	r18, r18
    5c82:	33 1f       	adc	r19, r19
    5c84:	44 1f       	adc	r20, r20
    5c86:	aa 1f       	adc	r26, r26
    5c88:	a9 f3       	breq	.-22     	; 0x5c74 <__divsf3_pse+0x10>
    5c8a:	35 d0       	rcall	.+106    	; 0x5cf6 <__divsf3_pse+0x92>
    5c8c:	0e 2e       	mov	r0, r30
    5c8e:	3a f0       	brmi	.+14     	; 0x5c9e <__divsf3_pse+0x3a>
    5c90:	e0 e8       	ldi	r30, 0x80	; 128
    5c92:	32 d0       	rcall	.+100    	; 0x5cf8 <__divsf3_pse+0x94>
    5c94:	91 50       	subi	r25, 0x01	; 1
    5c96:	50 40       	sbci	r21, 0x00	; 0
    5c98:	e6 95       	lsr	r30
    5c9a:	00 1c       	adc	r0, r0
    5c9c:	ca f7       	brpl	.-14     	; 0x5c90 <__divsf3_pse+0x2c>
    5c9e:	2b d0       	rcall	.+86     	; 0x5cf6 <__divsf3_pse+0x92>
    5ca0:	fe 2f       	mov	r31, r30
    5ca2:	29 d0       	rcall	.+82     	; 0x5cf6 <__divsf3_pse+0x92>
    5ca4:	66 0f       	add	r22, r22
    5ca6:	77 1f       	adc	r23, r23
    5ca8:	88 1f       	adc	r24, r24
    5caa:	bb 1f       	adc	r27, r27
    5cac:	26 17       	cp	r18, r22
    5cae:	37 07       	cpc	r19, r23
    5cb0:	48 07       	cpc	r20, r24
    5cb2:	ab 07       	cpc	r26, r27
    5cb4:	b0 e8       	ldi	r27, 0x80	; 128
    5cb6:	09 f0       	breq	.+2      	; 0x5cba <__divsf3_pse+0x56>
    5cb8:	bb 0b       	sbc	r27, r27
    5cba:	80 2d       	mov	r24, r0
    5cbc:	bf 01       	movw	r22, r30
    5cbe:	ff 27       	eor	r31, r31
    5cc0:	93 58       	subi	r25, 0x83	; 131
    5cc2:	5f 4f       	sbci	r21, 0xFF	; 255
    5cc4:	3a f0       	brmi	.+14     	; 0x5cd4 <__divsf3_pse+0x70>
    5cc6:	9e 3f       	cpi	r25, 0xFE	; 254
    5cc8:	51 05       	cpc	r21, r1
    5cca:	78 f0       	brcs	.+30     	; 0x5cea <__divsf3_pse+0x86>
    5ccc:	0c 94 24 2f 	jmp	0x5e48	; 0x5e48 <__fp_inf>
    5cd0:	0c 94 6f 2f 	jmp	0x5ede	; 0x5ede <__fp_szero>
    5cd4:	5f 3f       	cpi	r21, 0xFF	; 255
    5cd6:	e4 f3       	brlt	.-8      	; 0x5cd0 <__divsf3_pse+0x6c>
    5cd8:	98 3e       	cpi	r25, 0xE8	; 232
    5cda:	d4 f3       	brlt	.-12     	; 0x5cd0 <__divsf3_pse+0x6c>
    5cdc:	86 95       	lsr	r24
    5cde:	77 95       	ror	r23
    5ce0:	67 95       	ror	r22
    5ce2:	b7 95       	ror	r27
    5ce4:	f7 95       	ror	r31
    5ce6:	9f 5f       	subi	r25, 0xFF	; 255
    5ce8:	c9 f7       	brne	.-14     	; 0x5cdc <__divsf3_pse+0x78>
    5cea:	88 0f       	add	r24, r24
    5cec:	91 1d       	adc	r25, r1
    5cee:	96 95       	lsr	r25
    5cf0:	87 95       	ror	r24
    5cf2:	97 f9       	bld	r25, 7
    5cf4:	08 95       	ret
    5cf6:	e1 e0       	ldi	r30, 0x01	; 1
    5cf8:	66 0f       	add	r22, r22
    5cfa:	77 1f       	adc	r23, r23
    5cfc:	88 1f       	adc	r24, r24
    5cfe:	bb 1f       	adc	r27, r27
    5d00:	62 17       	cp	r22, r18
    5d02:	73 07       	cpc	r23, r19
    5d04:	84 07       	cpc	r24, r20
    5d06:	ba 07       	cpc	r27, r26
    5d08:	20 f0       	brcs	.+8      	; 0x5d12 <__divsf3_pse+0xae>
    5d0a:	62 1b       	sub	r22, r18
    5d0c:	73 0b       	sbc	r23, r19
    5d0e:	84 0b       	sbc	r24, r20
    5d10:	ba 0b       	sbc	r27, r26
    5d12:	ee 1f       	adc	r30, r30
    5d14:	88 f7       	brcc	.-30     	; 0x5cf8 <__divsf3_pse+0x94>
    5d16:	e0 95       	com	r30
    5d18:	08 95       	ret

00005d1a <__fixsfsi>:
    5d1a:	0e 94 94 2e 	call	0x5d28	; 0x5d28 <__fixunssfsi>
    5d1e:	68 94       	set
    5d20:	b1 11       	cpse	r27, r1
    5d22:	0c 94 6f 2f 	jmp	0x5ede	; 0x5ede <__fp_szero>
    5d26:	08 95       	ret

00005d28 <__fixunssfsi>:
    5d28:	0e 94 54 2f 	call	0x5ea8	; 0x5ea8 <__fp_splitA>
    5d2c:	88 f0       	brcs	.+34     	; 0x5d50 <__fixunssfsi+0x28>
    5d2e:	9f 57       	subi	r25, 0x7F	; 127
    5d30:	98 f0       	brcs	.+38     	; 0x5d58 <__fixunssfsi+0x30>
    5d32:	b9 2f       	mov	r27, r25
    5d34:	99 27       	eor	r25, r25
    5d36:	b7 51       	subi	r27, 0x17	; 23
    5d38:	b0 f0       	brcs	.+44     	; 0x5d66 <__fixunssfsi+0x3e>
    5d3a:	e1 f0       	breq	.+56     	; 0x5d74 <__fixunssfsi+0x4c>
    5d3c:	66 0f       	add	r22, r22
    5d3e:	77 1f       	adc	r23, r23
    5d40:	88 1f       	adc	r24, r24
    5d42:	99 1f       	adc	r25, r25
    5d44:	1a f0       	brmi	.+6      	; 0x5d4c <__fixunssfsi+0x24>
    5d46:	ba 95       	dec	r27
    5d48:	c9 f7       	brne	.-14     	; 0x5d3c <__fixunssfsi+0x14>
    5d4a:	14 c0       	rjmp	.+40     	; 0x5d74 <__fixunssfsi+0x4c>
    5d4c:	b1 30       	cpi	r27, 0x01	; 1
    5d4e:	91 f0       	breq	.+36     	; 0x5d74 <__fixunssfsi+0x4c>
    5d50:	0e 94 6e 2f 	call	0x5edc	; 0x5edc <__fp_zero>
    5d54:	b1 e0       	ldi	r27, 0x01	; 1
    5d56:	08 95       	ret
    5d58:	0c 94 6e 2f 	jmp	0x5edc	; 0x5edc <__fp_zero>
    5d5c:	67 2f       	mov	r22, r23
    5d5e:	78 2f       	mov	r23, r24
    5d60:	88 27       	eor	r24, r24
    5d62:	b8 5f       	subi	r27, 0xF8	; 248
    5d64:	39 f0       	breq	.+14     	; 0x5d74 <__fixunssfsi+0x4c>
    5d66:	b9 3f       	cpi	r27, 0xF9	; 249
    5d68:	cc f3       	brlt	.-14     	; 0x5d5c <__fixunssfsi+0x34>
    5d6a:	86 95       	lsr	r24
    5d6c:	77 95       	ror	r23
    5d6e:	67 95       	ror	r22
    5d70:	b3 95       	inc	r27
    5d72:	d9 f7       	brne	.-10     	; 0x5d6a <__fixunssfsi+0x42>
    5d74:	3e f4       	brtc	.+14     	; 0x5d84 <__fixunssfsi+0x5c>
    5d76:	90 95       	com	r25
    5d78:	80 95       	com	r24
    5d7a:	70 95       	com	r23
    5d7c:	61 95       	neg	r22
    5d7e:	7f 4f       	sbci	r23, 0xFF	; 255
    5d80:	8f 4f       	sbci	r24, 0xFF	; 255
    5d82:	9f 4f       	sbci	r25, 0xFF	; 255
    5d84:	08 95       	ret

00005d86 <__floatunsisf>:
    5d86:	e8 94       	clt
    5d88:	09 c0       	rjmp	.+18     	; 0x5d9c <__floatsisf+0x12>

00005d8a <__floatsisf>:
    5d8a:	97 fb       	bst	r25, 7
    5d8c:	3e f4       	brtc	.+14     	; 0x5d9c <__floatsisf+0x12>
    5d8e:	90 95       	com	r25
    5d90:	80 95       	com	r24
    5d92:	70 95       	com	r23
    5d94:	61 95       	neg	r22
    5d96:	7f 4f       	sbci	r23, 0xFF	; 255
    5d98:	8f 4f       	sbci	r24, 0xFF	; 255
    5d9a:	9f 4f       	sbci	r25, 0xFF	; 255
    5d9c:	99 23       	and	r25, r25
    5d9e:	a9 f0       	breq	.+42     	; 0x5dca <__floatsisf+0x40>
    5da0:	f9 2f       	mov	r31, r25
    5da2:	96 e9       	ldi	r25, 0x96	; 150
    5da4:	bb 27       	eor	r27, r27
    5da6:	93 95       	inc	r25
    5da8:	f6 95       	lsr	r31
    5daa:	87 95       	ror	r24
    5dac:	77 95       	ror	r23
    5dae:	67 95       	ror	r22
    5db0:	b7 95       	ror	r27
    5db2:	f1 11       	cpse	r31, r1
    5db4:	f8 cf       	rjmp	.-16     	; 0x5da6 <__floatsisf+0x1c>
    5db6:	fa f4       	brpl	.+62     	; 0x5df6 <__floatsisf+0x6c>
    5db8:	bb 0f       	add	r27, r27
    5dba:	11 f4       	brne	.+4      	; 0x5dc0 <__floatsisf+0x36>
    5dbc:	60 ff       	sbrs	r22, 0
    5dbe:	1b c0       	rjmp	.+54     	; 0x5df6 <__floatsisf+0x6c>
    5dc0:	6f 5f       	subi	r22, 0xFF	; 255
    5dc2:	7f 4f       	sbci	r23, 0xFF	; 255
    5dc4:	8f 4f       	sbci	r24, 0xFF	; 255
    5dc6:	9f 4f       	sbci	r25, 0xFF	; 255
    5dc8:	16 c0       	rjmp	.+44     	; 0x5df6 <__floatsisf+0x6c>
    5dca:	88 23       	and	r24, r24
    5dcc:	11 f0       	breq	.+4      	; 0x5dd2 <__floatsisf+0x48>
    5dce:	96 e9       	ldi	r25, 0x96	; 150
    5dd0:	11 c0       	rjmp	.+34     	; 0x5df4 <__floatsisf+0x6a>
    5dd2:	77 23       	and	r23, r23
    5dd4:	21 f0       	breq	.+8      	; 0x5dde <__floatsisf+0x54>
    5dd6:	9e e8       	ldi	r25, 0x8E	; 142
    5dd8:	87 2f       	mov	r24, r23
    5dda:	76 2f       	mov	r23, r22
    5ddc:	05 c0       	rjmp	.+10     	; 0x5de8 <__floatsisf+0x5e>
    5dde:	66 23       	and	r22, r22
    5de0:	71 f0       	breq	.+28     	; 0x5dfe <__floatsisf+0x74>
    5de2:	96 e8       	ldi	r25, 0x86	; 134
    5de4:	86 2f       	mov	r24, r22
    5de6:	70 e0       	ldi	r23, 0x00	; 0
    5de8:	60 e0       	ldi	r22, 0x00	; 0
    5dea:	2a f0       	brmi	.+10     	; 0x5df6 <__floatsisf+0x6c>
    5dec:	9a 95       	dec	r25
    5dee:	66 0f       	add	r22, r22
    5df0:	77 1f       	adc	r23, r23
    5df2:	88 1f       	adc	r24, r24
    5df4:	da f7       	brpl	.-10     	; 0x5dec <__floatsisf+0x62>
    5df6:	88 0f       	add	r24, r24
    5df8:	96 95       	lsr	r25
    5dfa:	87 95       	ror	r24
    5dfc:	97 f9       	bld	r25, 7
    5dfe:	08 95       	ret

00005e00 <__fp_cmp>:
    5e00:	99 0f       	add	r25, r25
    5e02:	00 08       	sbc	r0, r0
    5e04:	55 0f       	add	r21, r21
    5e06:	aa 0b       	sbc	r26, r26
    5e08:	e0 e8       	ldi	r30, 0x80	; 128
    5e0a:	fe ef       	ldi	r31, 0xFE	; 254
    5e0c:	16 16       	cp	r1, r22
    5e0e:	17 06       	cpc	r1, r23
    5e10:	e8 07       	cpc	r30, r24
    5e12:	f9 07       	cpc	r31, r25
    5e14:	c0 f0       	brcs	.+48     	; 0x5e46 <__fp_cmp+0x46>
    5e16:	12 16       	cp	r1, r18
    5e18:	13 06       	cpc	r1, r19
    5e1a:	e4 07       	cpc	r30, r20
    5e1c:	f5 07       	cpc	r31, r21
    5e1e:	98 f0       	brcs	.+38     	; 0x5e46 <__fp_cmp+0x46>
    5e20:	62 1b       	sub	r22, r18
    5e22:	73 0b       	sbc	r23, r19
    5e24:	84 0b       	sbc	r24, r20
    5e26:	95 0b       	sbc	r25, r21
    5e28:	39 f4       	brne	.+14     	; 0x5e38 <__fp_cmp+0x38>
    5e2a:	0a 26       	eor	r0, r26
    5e2c:	61 f0       	breq	.+24     	; 0x5e46 <__fp_cmp+0x46>
    5e2e:	23 2b       	or	r18, r19
    5e30:	24 2b       	or	r18, r20
    5e32:	25 2b       	or	r18, r21
    5e34:	21 f4       	brne	.+8      	; 0x5e3e <__fp_cmp+0x3e>
    5e36:	08 95       	ret
    5e38:	0a 26       	eor	r0, r26
    5e3a:	09 f4       	brne	.+2      	; 0x5e3e <__fp_cmp+0x3e>
    5e3c:	a1 40       	sbci	r26, 0x01	; 1
    5e3e:	a6 95       	lsr	r26
    5e40:	8f ef       	ldi	r24, 0xFF	; 255
    5e42:	81 1d       	adc	r24, r1
    5e44:	81 1d       	adc	r24, r1
    5e46:	08 95       	ret

00005e48 <__fp_inf>:
    5e48:	97 f9       	bld	r25, 7
    5e4a:	9f 67       	ori	r25, 0x7F	; 127
    5e4c:	80 e8       	ldi	r24, 0x80	; 128
    5e4e:	70 e0       	ldi	r23, 0x00	; 0
    5e50:	60 e0       	ldi	r22, 0x00	; 0
    5e52:	08 95       	ret

00005e54 <__fp_nan>:
    5e54:	9f ef       	ldi	r25, 0xFF	; 255
    5e56:	80 ec       	ldi	r24, 0xC0	; 192
    5e58:	08 95       	ret

00005e5a <__fp_pscA>:
    5e5a:	00 24       	eor	r0, r0
    5e5c:	0a 94       	dec	r0
    5e5e:	16 16       	cp	r1, r22
    5e60:	17 06       	cpc	r1, r23
    5e62:	18 06       	cpc	r1, r24
    5e64:	09 06       	cpc	r0, r25
    5e66:	08 95       	ret

00005e68 <__fp_pscB>:
    5e68:	00 24       	eor	r0, r0
    5e6a:	0a 94       	dec	r0
    5e6c:	12 16       	cp	r1, r18
    5e6e:	13 06       	cpc	r1, r19
    5e70:	14 06       	cpc	r1, r20
    5e72:	05 06       	cpc	r0, r21
    5e74:	08 95       	ret

00005e76 <__fp_round>:
    5e76:	09 2e       	mov	r0, r25
    5e78:	03 94       	inc	r0
    5e7a:	00 0c       	add	r0, r0
    5e7c:	11 f4       	brne	.+4      	; 0x5e82 <__fp_round+0xc>
    5e7e:	88 23       	and	r24, r24
    5e80:	52 f0       	brmi	.+20     	; 0x5e96 <__fp_round+0x20>
    5e82:	bb 0f       	add	r27, r27
    5e84:	40 f4       	brcc	.+16     	; 0x5e96 <__fp_round+0x20>
    5e86:	bf 2b       	or	r27, r31
    5e88:	11 f4       	brne	.+4      	; 0x5e8e <__fp_round+0x18>
    5e8a:	60 ff       	sbrs	r22, 0
    5e8c:	04 c0       	rjmp	.+8      	; 0x5e96 <__fp_round+0x20>
    5e8e:	6f 5f       	subi	r22, 0xFF	; 255
    5e90:	7f 4f       	sbci	r23, 0xFF	; 255
    5e92:	8f 4f       	sbci	r24, 0xFF	; 255
    5e94:	9f 4f       	sbci	r25, 0xFF	; 255
    5e96:	08 95       	ret

00005e98 <__fp_split3>:
    5e98:	57 fd       	sbrc	r21, 7
    5e9a:	90 58       	subi	r25, 0x80	; 128
    5e9c:	44 0f       	add	r20, r20
    5e9e:	55 1f       	adc	r21, r21
    5ea0:	59 f0       	breq	.+22     	; 0x5eb8 <__fp_splitA+0x10>
    5ea2:	5f 3f       	cpi	r21, 0xFF	; 255
    5ea4:	71 f0       	breq	.+28     	; 0x5ec2 <__fp_splitA+0x1a>
    5ea6:	47 95       	ror	r20

00005ea8 <__fp_splitA>:
    5ea8:	88 0f       	add	r24, r24
    5eaa:	97 fb       	bst	r25, 7
    5eac:	99 1f       	adc	r25, r25
    5eae:	61 f0       	breq	.+24     	; 0x5ec8 <__fp_splitA+0x20>
    5eb0:	9f 3f       	cpi	r25, 0xFF	; 255
    5eb2:	79 f0       	breq	.+30     	; 0x5ed2 <__fp_splitA+0x2a>
    5eb4:	87 95       	ror	r24
    5eb6:	08 95       	ret
    5eb8:	12 16       	cp	r1, r18
    5eba:	13 06       	cpc	r1, r19
    5ebc:	14 06       	cpc	r1, r20
    5ebe:	55 1f       	adc	r21, r21
    5ec0:	f2 cf       	rjmp	.-28     	; 0x5ea6 <__fp_split3+0xe>
    5ec2:	46 95       	lsr	r20
    5ec4:	f1 df       	rcall	.-30     	; 0x5ea8 <__fp_splitA>
    5ec6:	08 c0       	rjmp	.+16     	; 0x5ed8 <__fp_splitA+0x30>
    5ec8:	16 16       	cp	r1, r22
    5eca:	17 06       	cpc	r1, r23
    5ecc:	18 06       	cpc	r1, r24
    5ece:	99 1f       	adc	r25, r25
    5ed0:	f1 cf       	rjmp	.-30     	; 0x5eb4 <__fp_splitA+0xc>
    5ed2:	86 95       	lsr	r24
    5ed4:	71 05       	cpc	r23, r1
    5ed6:	61 05       	cpc	r22, r1
    5ed8:	08 94       	sec
    5eda:	08 95       	ret

00005edc <__fp_zero>:
    5edc:	e8 94       	clt

00005ede <__fp_szero>:
    5ede:	bb 27       	eor	r27, r27
    5ee0:	66 27       	eor	r22, r22
    5ee2:	77 27       	eor	r23, r23
    5ee4:	cb 01       	movw	r24, r22
    5ee6:	97 f9       	bld	r25, 7
    5ee8:	08 95       	ret

00005eea <__gesf2>:
    5eea:	0e 94 00 2f 	call	0x5e00	; 0x5e00 <__fp_cmp>
    5eee:	08 f4       	brcc	.+2      	; 0x5ef2 <__gesf2+0x8>
    5ef0:	8f ef       	ldi	r24, 0xFF	; 255
    5ef2:	08 95       	ret

00005ef4 <__mulsf3>:
    5ef4:	0e 94 8d 2f 	call	0x5f1a	; 0x5f1a <__mulsf3x>
    5ef8:	0c 94 3b 2f 	jmp	0x5e76	; 0x5e76 <__fp_round>
    5efc:	0e 94 2d 2f 	call	0x5e5a	; 0x5e5a <__fp_pscA>
    5f00:	38 f0       	brcs	.+14     	; 0x5f10 <__mulsf3+0x1c>
    5f02:	0e 94 34 2f 	call	0x5e68	; 0x5e68 <__fp_pscB>
    5f06:	20 f0       	brcs	.+8      	; 0x5f10 <__mulsf3+0x1c>
    5f08:	95 23       	and	r25, r21
    5f0a:	11 f0       	breq	.+4      	; 0x5f10 <__mulsf3+0x1c>
    5f0c:	0c 94 24 2f 	jmp	0x5e48	; 0x5e48 <__fp_inf>
    5f10:	0c 94 2a 2f 	jmp	0x5e54	; 0x5e54 <__fp_nan>
    5f14:	11 24       	eor	r1, r1
    5f16:	0c 94 6f 2f 	jmp	0x5ede	; 0x5ede <__fp_szero>

00005f1a <__mulsf3x>:
    5f1a:	0e 94 4c 2f 	call	0x5e98	; 0x5e98 <__fp_split3>
    5f1e:	70 f3       	brcs	.-36     	; 0x5efc <__mulsf3+0x8>

00005f20 <__mulsf3_pse>:
    5f20:	95 9f       	mul	r25, r21
    5f22:	c1 f3       	breq	.-16     	; 0x5f14 <__mulsf3+0x20>
    5f24:	95 0f       	add	r25, r21
    5f26:	50 e0       	ldi	r21, 0x00	; 0
    5f28:	55 1f       	adc	r21, r21
    5f2a:	62 9f       	mul	r22, r18
    5f2c:	f0 01       	movw	r30, r0
    5f2e:	72 9f       	mul	r23, r18
    5f30:	bb 27       	eor	r27, r27
    5f32:	f0 0d       	add	r31, r0
    5f34:	b1 1d       	adc	r27, r1
    5f36:	63 9f       	mul	r22, r19
    5f38:	aa 27       	eor	r26, r26
    5f3a:	f0 0d       	add	r31, r0
    5f3c:	b1 1d       	adc	r27, r1
    5f3e:	aa 1f       	adc	r26, r26
    5f40:	64 9f       	mul	r22, r20
    5f42:	66 27       	eor	r22, r22
    5f44:	b0 0d       	add	r27, r0
    5f46:	a1 1d       	adc	r26, r1
    5f48:	66 1f       	adc	r22, r22
    5f4a:	82 9f       	mul	r24, r18
    5f4c:	22 27       	eor	r18, r18
    5f4e:	b0 0d       	add	r27, r0
    5f50:	a1 1d       	adc	r26, r1
    5f52:	62 1f       	adc	r22, r18
    5f54:	73 9f       	mul	r23, r19
    5f56:	b0 0d       	add	r27, r0
    5f58:	a1 1d       	adc	r26, r1
    5f5a:	62 1f       	adc	r22, r18
    5f5c:	83 9f       	mul	r24, r19
    5f5e:	a0 0d       	add	r26, r0
    5f60:	61 1d       	adc	r22, r1
    5f62:	22 1f       	adc	r18, r18
    5f64:	74 9f       	mul	r23, r20
    5f66:	33 27       	eor	r19, r19
    5f68:	a0 0d       	add	r26, r0
    5f6a:	61 1d       	adc	r22, r1
    5f6c:	23 1f       	adc	r18, r19
    5f6e:	84 9f       	mul	r24, r20
    5f70:	60 0d       	add	r22, r0
    5f72:	21 1d       	adc	r18, r1
    5f74:	82 2f       	mov	r24, r18
    5f76:	76 2f       	mov	r23, r22
    5f78:	6a 2f       	mov	r22, r26
    5f7a:	11 24       	eor	r1, r1
    5f7c:	9f 57       	subi	r25, 0x7F	; 127
    5f7e:	50 40       	sbci	r21, 0x00	; 0
    5f80:	9a f0       	brmi	.+38     	; 0x5fa8 <__mulsf3_pse+0x88>
    5f82:	f1 f0       	breq	.+60     	; 0x5fc0 <__mulsf3_pse+0xa0>
    5f84:	88 23       	and	r24, r24
    5f86:	4a f0       	brmi	.+18     	; 0x5f9a <__mulsf3_pse+0x7a>
    5f88:	ee 0f       	add	r30, r30
    5f8a:	ff 1f       	adc	r31, r31
    5f8c:	bb 1f       	adc	r27, r27
    5f8e:	66 1f       	adc	r22, r22
    5f90:	77 1f       	adc	r23, r23
    5f92:	88 1f       	adc	r24, r24
    5f94:	91 50       	subi	r25, 0x01	; 1
    5f96:	50 40       	sbci	r21, 0x00	; 0
    5f98:	a9 f7       	brne	.-22     	; 0x5f84 <__mulsf3_pse+0x64>
    5f9a:	9e 3f       	cpi	r25, 0xFE	; 254
    5f9c:	51 05       	cpc	r21, r1
    5f9e:	80 f0       	brcs	.+32     	; 0x5fc0 <__mulsf3_pse+0xa0>
    5fa0:	0c 94 24 2f 	jmp	0x5e48	; 0x5e48 <__fp_inf>
    5fa4:	0c 94 6f 2f 	jmp	0x5ede	; 0x5ede <__fp_szero>
    5fa8:	5f 3f       	cpi	r21, 0xFF	; 255
    5faa:	e4 f3       	brlt	.-8      	; 0x5fa4 <__mulsf3_pse+0x84>
    5fac:	98 3e       	cpi	r25, 0xE8	; 232
    5fae:	d4 f3       	brlt	.-12     	; 0x5fa4 <__mulsf3_pse+0x84>
    5fb0:	86 95       	lsr	r24
    5fb2:	77 95       	ror	r23
    5fb4:	67 95       	ror	r22
    5fb6:	b7 95       	ror	r27
    5fb8:	f7 95       	ror	r31
    5fba:	e7 95       	ror	r30
    5fbc:	9f 5f       	subi	r25, 0xFF	; 255
    5fbe:	c1 f7       	brne	.-16     	; 0x5fb0 <__mulsf3_pse+0x90>
    5fc0:	fe 2b       	or	r31, r30
    5fc2:	88 0f       	add	r24, r24
    5fc4:	91 1d       	adc	r25, r1
    5fc6:	96 95       	lsr	r25
    5fc8:	87 95       	ror	r24
    5fca:	97 f9       	bld	r25, 7
    5fcc:	08 95       	ret

00005fce <vfprintf>:
    5fce:	2f 92       	push	r2
    5fd0:	3f 92       	push	r3
    5fd2:	4f 92       	push	r4
    5fd4:	5f 92       	push	r5
    5fd6:	6f 92       	push	r6
    5fd8:	7f 92       	push	r7
    5fda:	8f 92       	push	r8
    5fdc:	9f 92       	push	r9
    5fde:	af 92       	push	r10
    5fe0:	bf 92       	push	r11
    5fe2:	cf 92       	push	r12
    5fe4:	df 92       	push	r13
    5fe6:	ef 92       	push	r14
    5fe8:	ff 92       	push	r15
    5fea:	0f 93       	push	r16
    5fec:	1f 93       	push	r17
    5fee:	cf 93       	push	r28
    5ff0:	df 93       	push	r29
    5ff2:	cd b7       	in	r28, 0x3d	; 61
    5ff4:	de b7       	in	r29, 0x3e	; 62
    5ff6:	60 97       	sbiw	r28, 0x10	; 16
    5ff8:	cd bf       	out	0x3d, r28	; 61
    5ffa:	de bf       	out	0x3e, r29	; 62
    5ffc:	7c 01       	movw	r14, r24
    5ffe:	1b 01       	movw	r2, r22
    6000:	6a 01       	movw	r12, r20
    6002:	fc 01       	movw	r30, r24
    6004:	16 82       	std	Z+6, r1	; 0x06
    6006:	17 82       	std	Z+7, r1	; 0x07
    6008:	83 81       	ldd	r24, Z+3	; 0x03
    600a:	81 ff       	sbrs	r24, 1
    600c:	44 c3       	rjmp	.+1672   	; 0x6696 <vfprintf+0x6c8>
    600e:	9e 01       	movw	r18, r28
    6010:	2f 5f       	subi	r18, 0xFF	; 255
    6012:	3f 4f       	sbci	r19, 0xFF	; 255
    6014:	39 01       	movw	r6, r18
    6016:	f7 01       	movw	r30, r14
    6018:	93 81       	ldd	r25, Z+3	; 0x03
    601a:	f1 01       	movw	r30, r2
    601c:	93 fd       	sbrc	r25, 3
    601e:	85 91       	lpm	r24, Z+
    6020:	93 ff       	sbrs	r25, 3
    6022:	81 91       	ld	r24, Z+
    6024:	1f 01       	movw	r2, r30
    6026:	88 23       	and	r24, r24
    6028:	09 f4       	brne	.+2      	; 0x602c <vfprintf+0x5e>
    602a:	31 c3       	rjmp	.+1634   	; 0x668e <vfprintf+0x6c0>
    602c:	85 32       	cpi	r24, 0x25	; 37
    602e:	39 f4       	brne	.+14     	; 0x603e <vfprintf+0x70>
    6030:	93 fd       	sbrc	r25, 3
    6032:	85 91       	lpm	r24, Z+
    6034:	93 ff       	sbrs	r25, 3
    6036:	81 91       	ld	r24, Z+
    6038:	1f 01       	movw	r2, r30
    603a:	85 32       	cpi	r24, 0x25	; 37
    603c:	39 f4       	brne	.+14     	; 0x604c <vfprintf+0x7e>
    603e:	b7 01       	movw	r22, r14
    6040:	90 e0       	ldi	r25, 0x00	; 0
    6042:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    6046:	56 01       	movw	r10, r12
    6048:	65 01       	movw	r12, r10
    604a:	e5 cf       	rjmp	.-54     	; 0x6016 <vfprintf+0x48>
    604c:	10 e0       	ldi	r17, 0x00	; 0
    604e:	51 2c       	mov	r5, r1
    6050:	91 2c       	mov	r9, r1
    6052:	ff e1       	ldi	r31, 0x1F	; 31
    6054:	f9 15       	cp	r31, r9
    6056:	d8 f0       	brcs	.+54     	; 0x608e <vfprintf+0xc0>
    6058:	8b 32       	cpi	r24, 0x2B	; 43
    605a:	79 f0       	breq	.+30     	; 0x607a <vfprintf+0xac>
    605c:	38 f4       	brcc	.+14     	; 0x606c <vfprintf+0x9e>
    605e:	80 32       	cpi	r24, 0x20	; 32
    6060:	79 f0       	breq	.+30     	; 0x6080 <vfprintf+0xb2>
    6062:	83 32       	cpi	r24, 0x23	; 35
    6064:	a1 f4       	brne	.+40     	; 0x608e <vfprintf+0xc0>
    6066:	f9 2d       	mov	r31, r9
    6068:	f0 61       	ori	r31, 0x10	; 16
    606a:	2e c0       	rjmp	.+92     	; 0x60c8 <vfprintf+0xfa>
    606c:	8d 32       	cpi	r24, 0x2D	; 45
    606e:	61 f0       	breq	.+24     	; 0x6088 <vfprintf+0xba>
    6070:	80 33       	cpi	r24, 0x30	; 48
    6072:	69 f4       	brne	.+26     	; 0x608e <vfprintf+0xc0>
    6074:	29 2d       	mov	r18, r9
    6076:	21 60       	ori	r18, 0x01	; 1
    6078:	2d c0       	rjmp	.+90     	; 0x60d4 <vfprintf+0x106>
    607a:	39 2d       	mov	r19, r9
    607c:	32 60       	ori	r19, 0x02	; 2
    607e:	93 2e       	mov	r9, r19
    6080:	89 2d       	mov	r24, r9
    6082:	84 60       	ori	r24, 0x04	; 4
    6084:	98 2e       	mov	r9, r24
    6086:	2a c0       	rjmp	.+84     	; 0x60dc <vfprintf+0x10e>
    6088:	e9 2d       	mov	r30, r9
    608a:	e8 60       	ori	r30, 0x08	; 8
    608c:	15 c0       	rjmp	.+42     	; 0x60b8 <vfprintf+0xea>
    608e:	97 fc       	sbrc	r9, 7
    6090:	2d c0       	rjmp	.+90     	; 0x60ec <vfprintf+0x11e>
    6092:	20 ed       	ldi	r18, 0xD0	; 208
    6094:	28 0f       	add	r18, r24
    6096:	2a 30       	cpi	r18, 0x0A	; 10
    6098:	88 f4       	brcc	.+34     	; 0x60bc <vfprintf+0xee>
    609a:	96 fe       	sbrs	r9, 6
    609c:	06 c0       	rjmp	.+12     	; 0x60aa <vfprintf+0xdc>
    609e:	3a e0       	ldi	r19, 0x0A	; 10
    60a0:	13 9f       	mul	r17, r19
    60a2:	20 0d       	add	r18, r0
    60a4:	11 24       	eor	r1, r1
    60a6:	12 2f       	mov	r17, r18
    60a8:	19 c0       	rjmp	.+50     	; 0x60dc <vfprintf+0x10e>
    60aa:	8a e0       	ldi	r24, 0x0A	; 10
    60ac:	58 9e       	mul	r5, r24
    60ae:	20 0d       	add	r18, r0
    60b0:	11 24       	eor	r1, r1
    60b2:	52 2e       	mov	r5, r18
    60b4:	e9 2d       	mov	r30, r9
    60b6:	e0 62       	ori	r30, 0x20	; 32
    60b8:	9e 2e       	mov	r9, r30
    60ba:	10 c0       	rjmp	.+32     	; 0x60dc <vfprintf+0x10e>
    60bc:	8e 32       	cpi	r24, 0x2E	; 46
    60be:	31 f4       	brne	.+12     	; 0x60cc <vfprintf+0xfe>
    60c0:	96 fc       	sbrc	r9, 6
    60c2:	e5 c2       	rjmp	.+1482   	; 0x668e <vfprintf+0x6c0>
    60c4:	f9 2d       	mov	r31, r9
    60c6:	f0 64       	ori	r31, 0x40	; 64
    60c8:	9f 2e       	mov	r9, r31
    60ca:	08 c0       	rjmp	.+16     	; 0x60dc <vfprintf+0x10e>
    60cc:	8c 36       	cpi	r24, 0x6C	; 108
    60ce:	21 f4       	brne	.+8      	; 0x60d8 <vfprintf+0x10a>
    60d0:	29 2d       	mov	r18, r9
    60d2:	20 68       	ori	r18, 0x80	; 128
    60d4:	92 2e       	mov	r9, r18
    60d6:	02 c0       	rjmp	.+4      	; 0x60dc <vfprintf+0x10e>
    60d8:	88 36       	cpi	r24, 0x68	; 104
    60da:	41 f4       	brne	.+16     	; 0x60ec <vfprintf+0x11e>
    60dc:	f1 01       	movw	r30, r2
    60de:	93 fd       	sbrc	r25, 3
    60e0:	85 91       	lpm	r24, Z+
    60e2:	93 ff       	sbrs	r25, 3
    60e4:	81 91       	ld	r24, Z+
    60e6:	1f 01       	movw	r2, r30
    60e8:	81 11       	cpse	r24, r1
    60ea:	b3 cf       	rjmp	.-154    	; 0x6052 <vfprintf+0x84>
    60ec:	9b eb       	ldi	r25, 0xBB	; 187
    60ee:	98 0f       	add	r25, r24
    60f0:	93 30       	cpi	r25, 0x03	; 3
    60f2:	20 f4       	brcc	.+8      	; 0x60fc <vfprintf+0x12e>
    60f4:	99 2d       	mov	r25, r9
    60f6:	90 61       	ori	r25, 0x10	; 16
    60f8:	80 5e       	subi	r24, 0xE0	; 224
    60fa:	07 c0       	rjmp	.+14     	; 0x610a <vfprintf+0x13c>
    60fc:	9b e9       	ldi	r25, 0x9B	; 155
    60fe:	98 0f       	add	r25, r24
    6100:	93 30       	cpi	r25, 0x03	; 3
    6102:	08 f0       	brcs	.+2      	; 0x6106 <vfprintf+0x138>
    6104:	66 c1       	rjmp	.+716    	; 0x63d2 <vfprintf+0x404>
    6106:	99 2d       	mov	r25, r9
    6108:	9f 7e       	andi	r25, 0xEF	; 239
    610a:	96 ff       	sbrs	r25, 6
    610c:	16 e0       	ldi	r17, 0x06	; 6
    610e:	9f 73       	andi	r25, 0x3F	; 63
    6110:	99 2e       	mov	r9, r25
    6112:	85 36       	cpi	r24, 0x65	; 101
    6114:	19 f4       	brne	.+6      	; 0x611c <vfprintf+0x14e>
    6116:	90 64       	ori	r25, 0x40	; 64
    6118:	99 2e       	mov	r9, r25
    611a:	08 c0       	rjmp	.+16     	; 0x612c <vfprintf+0x15e>
    611c:	86 36       	cpi	r24, 0x66	; 102
    611e:	21 f4       	brne	.+8      	; 0x6128 <vfprintf+0x15a>
    6120:	39 2f       	mov	r19, r25
    6122:	30 68       	ori	r19, 0x80	; 128
    6124:	93 2e       	mov	r9, r19
    6126:	02 c0       	rjmp	.+4      	; 0x612c <vfprintf+0x15e>
    6128:	11 11       	cpse	r17, r1
    612a:	11 50       	subi	r17, 0x01	; 1
    612c:	97 fe       	sbrs	r9, 7
    612e:	07 c0       	rjmp	.+14     	; 0x613e <vfprintf+0x170>
    6130:	1c 33       	cpi	r17, 0x3C	; 60
    6132:	50 f4       	brcc	.+20     	; 0x6148 <vfprintf+0x17a>
    6134:	44 24       	eor	r4, r4
    6136:	43 94       	inc	r4
    6138:	41 0e       	add	r4, r17
    613a:	27 e0       	ldi	r18, 0x07	; 7
    613c:	0b c0       	rjmp	.+22     	; 0x6154 <vfprintf+0x186>
    613e:	18 30       	cpi	r17, 0x08	; 8
    6140:	38 f0       	brcs	.+14     	; 0x6150 <vfprintf+0x182>
    6142:	27 e0       	ldi	r18, 0x07	; 7
    6144:	17 e0       	ldi	r17, 0x07	; 7
    6146:	05 c0       	rjmp	.+10     	; 0x6152 <vfprintf+0x184>
    6148:	27 e0       	ldi	r18, 0x07	; 7
    614a:	9c e3       	ldi	r25, 0x3C	; 60
    614c:	49 2e       	mov	r4, r25
    614e:	02 c0       	rjmp	.+4      	; 0x6154 <vfprintf+0x186>
    6150:	21 2f       	mov	r18, r17
    6152:	41 2c       	mov	r4, r1
    6154:	56 01       	movw	r10, r12
    6156:	84 e0       	ldi	r24, 0x04	; 4
    6158:	a8 0e       	add	r10, r24
    615a:	b1 1c       	adc	r11, r1
    615c:	f6 01       	movw	r30, r12
    615e:	60 81       	ld	r22, Z
    6160:	71 81       	ldd	r23, Z+1	; 0x01
    6162:	82 81       	ldd	r24, Z+2	; 0x02
    6164:	93 81       	ldd	r25, Z+3	; 0x03
    6166:	04 2d       	mov	r16, r4
    6168:	a3 01       	movw	r20, r6
    616a:	0e 94 18 35 	call	0x6a30	; 0x6a30 <__ftoa_engine>
    616e:	6c 01       	movw	r12, r24
    6170:	f9 81       	ldd	r31, Y+1	; 0x01
    6172:	fc 87       	std	Y+12, r31	; 0x0c
    6174:	f0 ff       	sbrs	r31, 0
    6176:	02 c0       	rjmp	.+4      	; 0x617c <vfprintf+0x1ae>
    6178:	f3 ff       	sbrs	r31, 3
    617a:	06 c0       	rjmp	.+12     	; 0x6188 <vfprintf+0x1ba>
    617c:	91 fc       	sbrc	r9, 1
    617e:	06 c0       	rjmp	.+12     	; 0x618c <vfprintf+0x1be>
    6180:	92 fe       	sbrs	r9, 2
    6182:	06 c0       	rjmp	.+12     	; 0x6190 <vfprintf+0x1c2>
    6184:	00 e2       	ldi	r16, 0x20	; 32
    6186:	05 c0       	rjmp	.+10     	; 0x6192 <vfprintf+0x1c4>
    6188:	0d e2       	ldi	r16, 0x2D	; 45
    618a:	03 c0       	rjmp	.+6      	; 0x6192 <vfprintf+0x1c4>
    618c:	0b e2       	ldi	r16, 0x2B	; 43
    618e:	01 c0       	rjmp	.+2      	; 0x6192 <vfprintf+0x1c4>
    6190:	00 e0       	ldi	r16, 0x00	; 0
    6192:	8c 85       	ldd	r24, Y+12	; 0x0c
    6194:	8c 70       	andi	r24, 0x0C	; 12
    6196:	19 f0       	breq	.+6      	; 0x619e <vfprintf+0x1d0>
    6198:	01 11       	cpse	r16, r1
    619a:	5a c2       	rjmp	.+1204   	; 0x6650 <vfprintf+0x682>
    619c:	9b c2       	rjmp	.+1334   	; 0x66d4 <vfprintf+0x706>
    619e:	97 fe       	sbrs	r9, 7
    61a0:	10 c0       	rjmp	.+32     	; 0x61c2 <vfprintf+0x1f4>
    61a2:	4c 0c       	add	r4, r12
    61a4:	fc 85       	ldd	r31, Y+12	; 0x0c
    61a6:	f4 ff       	sbrs	r31, 4
    61a8:	04 c0       	rjmp	.+8      	; 0x61b2 <vfprintf+0x1e4>
    61aa:	8a 81       	ldd	r24, Y+2	; 0x02
    61ac:	81 33       	cpi	r24, 0x31	; 49
    61ae:	09 f4       	brne	.+2      	; 0x61b2 <vfprintf+0x1e4>
    61b0:	4a 94       	dec	r4
    61b2:	14 14       	cp	r1, r4
    61b4:	74 f5       	brge	.+92     	; 0x6212 <vfprintf+0x244>
    61b6:	28 e0       	ldi	r18, 0x08	; 8
    61b8:	24 15       	cp	r18, r4
    61ba:	78 f5       	brcc	.+94     	; 0x621a <vfprintf+0x24c>
    61bc:	88 e0       	ldi	r24, 0x08	; 8
    61be:	48 2e       	mov	r4, r24
    61c0:	2c c0       	rjmp	.+88     	; 0x621a <vfprintf+0x24c>
    61c2:	96 fc       	sbrc	r9, 6
    61c4:	2a c0       	rjmp	.+84     	; 0x621a <vfprintf+0x24c>
    61c6:	81 2f       	mov	r24, r17
    61c8:	90 e0       	ldi	r25, 0x00	; 0
    61ca:	8c 15       	cp	r24, r12
    61cc:	9d 05       	cpc	r25, r13
    61ce:	9c f0       	brlt	.+38     	; 0x61f6 <vfprintf+0x228>
    61d0:	3c ef       	ldi	r19, 0xFC	; 252
    61d2:	c3 16       	cp	r12, r19
    61d4:	3f ef       	ldi	r19, 0xFF	; 255
    61d6:	d3 06       	cpc	r13, r19
    61d8:	74 f0       	brlt	.+28     	; 0x61f6 <vfprintf+0x228>
    61da:	89 2d       	mov	r24, r9
    61dc:	80 68       	ori	r24, 0x80	; 128
    61de:	98 2e       	mov	r9, r24
    61e0:	0a c0       	rjmp	.+20     	; 0x61f6 <vfprintf+0x228>
    61e2:	e2 e0       	ldi	r30, 0x02	; 2
    61e4:	f0 e0       	ldi	r31, 0x00	; 0
    61e6:	ec 0f       	add	r30, r28
    61e8:	fd 1f       	adc	r31, r29
    61ea:	e1 0f       	add	r30, r17
    61ec:	f1 1d       	adc	r31, r1
    61ee:	80 81       	ld	r24, Z
    61f0:	80 33       	cpi	r24, 0x30	; 48
    61f2:	19 f4       	brne	.+6      	; 0x61fa <vfprintf+0x22c>
    61f4:	11 50       	subi	r17, 0x01	; 1
    61f6:	11 11       	cpse	r17, r1
    61f8:	f4 cf       	rjmp	.-24     	; 0x61e2 <vfprintf+0x214>
    61fa:	97 fe       	sbrs	r9, 7
    61fc:	0e c0       	rjmp	.+28     	; 0x621a <vfprintf+0x24c>
    61fe:	44 24       	eor	r4, r4
    6200:	43 94       	inc	r4
    6202:	41 0e       	add	r4, r17
    6204:	81 2f       	mov	r24, r17
    6206:	90 e0       	ldi	r25, 0x00	; 0
    6208:	c8 16       	cp	r12, r24
    620a:	d9 06       	cpc	r13, r25
    620c:	2c f4       	brge	.+10     	; 0x6218 <vfprintf+0x24a>
    620e:	1c 19       	sub	r17, r12
    6210:	04 c0       	rjmp	.+8      	; 0x621a <vfprintf+0x24c>
    6212:	44 24       	eor	r4, r4
    6214:	43 94       	inc	r4
    6216:	01 c0       	rjmp	.+2      	; 0x621a <vfprintf+0x24c>
    6218:	10 e0       	ldi	r17, 0x00	; 0
    621a:	97 fe       	sbrs	r9, 7
    621c:	06 c0       	rjmp	.+12     	; 0x622a <vfprintf+0x25c>
    621e:	1c 14       	cp	r1, r12
    6220:	1d 04       	cpc	r1, r13
    6222:	34 f4       	brge	.+12     	; 0x6230 <vfprintf+0x262>
    6224:	c6 01       	movw	r24, r12
    6226:	01 96       	adiw	r24, 0x01	; 1
    6228:	05 c0       	rjmp	.+10     	; 0x6234 <vfprintf+0x266>
    622a:	85 e0       	ldi	r24, 0x05	; 5
    622c:	90 e0       	ldi	r25, 0x00	; 0
    622e:	02 c0       	rjmp	.+4      	; 0x6234 <vfprintf+0x266>
    6230:	81 e0       	ldi	r24, 0x01	; 1
    6232:	90 e0       	ldi	r25, 0x00	; 0
    6234:	01 11       	cpse	r16, r1
    6236:	01 96       	adiw	r24, 0x01	; 1
    6238:	11 23       	and	r17, r17
    623a:	31 f0       	breq	.+12     	; 0x6248 <vfprintf+0x27a>
    623c:	21 2f       	mov	r18, r17
    623e:	30 e0       	ldi	r19, 0x00	; 0
    6240:	2f 5f       	subi	r18, 0xFF	; 255
    6242:	3f 4f       	sbci	r19, 0xFF	; 255
    6244:	82 0f       	add	r24, r18
    6246:	93 1f       	adc	r25, r19
    6248:	25 2d       	mov	r18, r5
    624a:	30 e0       	ldi	r19, 0x00	; 0
    624c:	82 17       	cp	r24, r18
    624e:	93 07       	cpc	r25, r19
    6250:	14 f4       	brge	.+4      	; 0x6256 <vfprintf+0x288>
    6252:	58 1a       	sub	r5, r24
    6254:	01 c0       	rjmp	.+2      	; 0x6258 <vfprintf+0x28a>
    6256:	51 2c       	mov	r5, r1
    6258:	89 2d       	mov	r24, r9
    625a:	89 70       	andi	r24, 0x09	; 9
    625c:	49 f4       	brne	.+18     	; 0x6270 <vfprintf+0x2a2>
    625e:	55 20       	and	r5, r5
    6260:	39 f0       	breq	.+14     	; 0x6270 <vfprintf+0x2a2>
    6262:	b7 01       	movw	r22, r14
    6264:	80 e2       	ldi	r24, 0x20	; 32
    6266:	90 e0       	ldi	r25, 0x00	; 0
    6268:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    626c:	5a 94       	dec	r5
    626e:	f7 cf       	rjmp	.-18     	; 0x625e <vfprintf+0x290>
    6270:	00 23       	and	r16, r16
    6272:	29 f0       	breq	.+10     	; 0x627e <vfprintf+0x2b0>
    6274:	b7 01       	movw	r22, r14
    6276:	80 2f       	mov	r24, r16
    6278:	90 e0       	ldi	r25, 0x00	; 0
    627a:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    627e:	93 fc       	sbrc	r9, 3
    6280:	09 c0       	rjmp	.+18     	; 0x6294 <vfprintf+0x2c6>
    6282:	55 20       	and	r5, r5
    6284:	39 f0       	breq	.+14     	; 0x6294 <vfprintf+0x2c6>
    6286:	b7 01       	movw	r22, r14
    6288:	80 e3       	ldi	r24, 0x30	; 48
    628a:	90 e0       	ldi	r25, 0x00	; 0
    628c:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    6290:	5a 94       	dec	r5
    6292:	f7 cf       	rjmp	.-18     	; 0x6282 <vfprintf+0x2b4>
    6294:	97 fe       	sbrs	r9, 7
    6296:	4c c0       	rjmp	.+152    	; 0x6330 <vfprintf+0x362>
    6298:	46 01       	movw	r8, r12
    629a:	d7 fe       	sbrs	r13, 7
    629c:	02 c0       	rjmp	.+4      	; 0x62a2 <vfprintf+0x2d4>
    629e:	81 2c       	mov	r8, r1
    62a0:	91 2c       	mov	r9, r1
    62a2:	c6 01       	movw	r24, r12
    62a4:	88 19       	sub	r24, r8
    62a6:	99 09       	sbc	r25, r9
    62a8:	f3 01       	movw	r30, r6
    62aa:	e8 0f       	add	r30, r24
    62ac:	f9 1f       	adc	r31, r25
    62ae:	ed 87       	std	Y+13, r30	; 0x0d
    62b0:	fe 87       	std	Y+14, r31	; 0x0e
    62b2:	96 01       	movw	r18, r12
    62b4:	24 19       	sub	r18, r4
    62b6:	31 09       	sbc	r19, r1
    62b8:	2f 87       	std	Y+15, r18	; 0x0f
    62ba:	38 8b       	std	Y+16, r19	; 0x10
    62bc:	01 2f       	mov	r16, r17
    62be:	10 e0       	ldi	r17, 0x00	; 0
    62c0:	11 95       	neg	r17
    62c2:	01 95       	neg	r16
    62c4:	11 09       	sbc	r17, r1
    62c6:	3f ef       	ldi	r19, 0xFF	; 255
    62c8:	83 16       	cp	r8, r19
    62ca:	93 06       	cpc	r9, r19
    62cc:	29 f4       	brne	.+10     	; 0x62d8 <vfprintf+0x30a>
    62ce:	b7 01       	movw	r22, r14
    62d0:	8e e2       	ldi	r24, 0x2E	; 46
    62d2:	90 e0       	ldi	r25, 0x00	; 0
    62d4:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    62d8:	c8 14       	cp	r12, r8
    62da:	d9 04       	cpc	r13, r9
    62dc:	4c f0       	brlt	.+18     	; 0x62f0 <vfprintf+0x322>
    62de:	8f 85       	ldd	r24, Y+15	; 0x0f
    62e0:	98 89       	ldd	r25, Y+16	; 0x10
    62e2:	88 15       	cp	r24, r8
    62e4:	99 05       	cpc	r25, r9
    62e6:	24 f4       	brge	.+8      	; 0x62f0 <vfprintf+0x322>
    62e8:	ed 85       	ldd	r30, Y+13	; 0x0d
    62ea:	fe 85       	ldd	r31, Y+14	; 0x0e
    62ec:	81 81       	ldd	r24, Z+1	; 0x01
    62ee:	01 c0       	rjmp	.+2      	; 0x62f2 <vfprintf+0x324>
    62f0:	80 e3       	ldi	r24, 0x30	; 48
    62f2:	f1 e0       	ldi	r31, 0x01	; 1
    62f4:	8f 1a       	sub	r8, r31
    62f6:	91 08       	sbc	r9, r1
    62f8:	2d 85       	ldd	r18, Y+13	; 0x0d
    62fa:	3e 85       	ldd	r19, Y+14	; 0x0e
    62fc:	2f 5f       	subi	r18, 0xFF	; 255
    62fe:	3f 4f       	sbci	r19, 0xFF	; 255
    6300:	2d 87       	std	Y+13, r18	; 0x0d
    6302:	3e 87       	std	Y+14, r19	; 0x0e
    6304:	80 16       	cp	r8, r16
    6306:	91 06       	cpc	r9, r17
    6308:	2c f0       	brlt	.+10     	; 0x6314 <vfprintf+0x346>
    630a:	b7 01       	movw	r22, r14
    630c:	90 e0       	ldi	r25, 0x00	; 0
    630e:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    6312:	d9 cf       	rjmp	.-78     	; 0x62c6 <vfprintf+0x2f8>
    6314:	c8 14       	cp	r12, r8
    6316:	d9 04       	cpc	r13, r9
    6318:	41 f4       	brne	.+16     	; 0x632a <vfprintf+0x35c>
    631a:	9a 81       	ldd	r25, Y+2	; 0x02
    631c:	96 33       	cpi	r25, 0x36	; 54
    631e:	20 f4       	brcc	.+8      	; 0x6328 <vfprintf+0x35a>
    6320:	95 33       	cpi	r25, 0x35	; 53
    6322:	19 f4       	brne	.+6      	; 0x632a <vfprintf+0x35c>
    6324:	3c 85       	ldd	r19, Y+12	; 0x0c
    6326:	34 ff       	sbrs	r19, 4
    6328:	81 e3       	ldi	r24, 0x31	; 49
    632a:	b7 01       	movw	r22, r14
    632c:	90 e0       	ldi	r25, 0x00	; 0
    632e:	4e c0       	rjmp	.+156    	; 0x63cc <vfprintf+0x3fe>
    6330:	8a 81       	ldd	r24, Y+2	; 0x02
    6332:	81 33       	cpi	r24, 0x31	; 49
    6334:	19 f0       	breq	.+6      	; 0x633c <vfprintf+0x36e>
    6336:	9c 85       	ldd	r25, Y+12	; 0x0c
    6338:	9f 7e       	andi	r25, 0xEF	; 239
    633a:	9c 87       	std	Y+12, r25	; 0x0c
    633c:	b7 01       	movw	r22, r14
    633e:	90 e0       	ldi	r25, 0x00	; 0
    6340:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    6344:	11 11       	cpse	r17, r1
    6346:	05 c0       	rjmp	.+10     	; 0x6352 <vfprintf+0x384>
    6348:	94 fc       	sbrc	r9, 4
    634a:	18 c0       	rjmp	.+48     	; 0x637c <vfprintf+0x3ae>
    634c:	85 e6       	ldi	r24, 0x65	; 101
    634e:	90 e0       	ldi	r25, 0x00	; 0
    6350:	17 c0       	rjmp	.+46     	; 0x6380 <vfprintf+0x3b2>
    6352:	b7 01       	movw	r22, r14
    6354:	8e e2       	ldi	r24, 0x2E	; 46
    6356:	90 e0       	ldi	r25, 0x00	; 0
    6358:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    635c:	1e 5f       	subi	r17, 0xFE	; 254
    635e:	82 e0       	ldi	r24, 0x02	; 2
    6360:	01 e0       	ldi	r16, 0x01	; 1
    6362:	08 0f       	add	r16, r24
    6364:	f3 01       	movw	r30, r6
    6366:	e8 0f       	add	r30, r24
    6368:	f1 1d       	adc	r31, r1
    636a:	80 81       	ld	r24, Z
    636c:	b7 01       	movw	r22, r14
    636e:	90 e0       	ldi	r25, 0x00	; 0
    6370:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    6374:	80 2f       	mov	r24, r16
    6376:	01 13       	cpse	r16, r17
    6378:	f3 cf       	rjmp	.-26     	; 0x6360 <vfprintf+0x392>
    637a:	e6 cf       	rjmp	.-52     	; 0x6348 <vfprintf+0x37a>
    637c:	85 e4       	ldi	r24, 0x45	; 69
    637e:	90 e0       	ldi	r25, 0x00	; 0
    6380:	b7 01       	movw	r22, r14
    6382:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    6386:	d7 fc       	sbrc	r13, 7
    6388:	06 c0       	rjmp	.+12     	; 0x6396 <vfprintf+0x3c8>
    638a:	c1 14       	cp	r12, r1
    638c:	d1 04       	cpc	r13, r1
    638e:	41 f4       	brne	.+16     	; 0x63a0 <vfprintf+0x3d2>
    6390:	ec 85       	ldd	r30, Y+12	; 0x0c
    6392:	e4 ff       	sbrs	r30, 4
    6394:	05 c0       	rjmp	.+10     	; 0x63a0 <vfprintf+0x3d2>
    6396:	d1 94       	neg	r13
    6398:	c1 94       	neg	r12
    639a:	d1 08       	sbc	r13, r1
    639c:	8d e2       	ldi	r24, 0x2D	; 45
    639e:	01 c0       	rjmp	.+2      	; 0x63a2 <vfprintf+0x3d4>
    63a0:	8b e2       	ldi	r24, 0x2B	; 43
    63a2:	b7 01       	movw	r22, r14
    63a4:	90 e0       	ldi	r25, 0x00	; 0
    63a6:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    63aa:	80 e3       	ldi	r24, 0x30	; 48
    63ac:	2a e0       	ldi	r18, 0x0A	; 10
    63ae:	c2 16       	cp	r12, r18
    63b0:	d1 04       	cpc	r13, r1
    63b2:	2c f0       	brlt	.+10     	; 0x63be <vfprintf+0x3f0>
    63b4:	8f 5f       	subi	r24, 0xFF	; 255
    63b6:	fa e0       	ldi	r31, 0x0A	; 10
    63b8:	cf 1a       	sub	r12, r31
    63ba:	d1 08       	sbc	r13, r1
    63bc:	f7 cf       	rjmp	.-18     	; 0x63ac <vfprintf+0x3de>
    63be:	b7 01       	movw	r22, r14
    63c0:	90 e0       	ldi	r25, 0x00	; 0
    63c2:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    63c6:	b7 01       	movw	r22, r14
    63c8:	c6 01       	movw	r24, r12
    63ca:	c0 96       	adiw	r24, 0x30	; 48
    63cc:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    63d0:	54 c1       	rjmp	.+680    	; 0x667a <vfprintf+0x6ac>
    63d2:	83 36       	cpi	r24, 0x63	; 99
    63d4:	31 f0       	breq	.+12     	; 0x63e2 <vfprintf+0x414>
    63d6:	83 37       	cpi	r24, 0x73	; 115
    63d8:	79 f0       	breq	.+30     	; 0x63f8 <vfprintf+0x42a>
    63da:	83 35       	cpi	r24, 0x53	; 83
    63dc:	09 f0       	breq	.+2      	; 0x63e0 <vfprintf+0x412>
    63de:	56 c0       	rjmp	.+172    	; 0x648c <vfprintf+0x4be>
    63e0:	20 c0       	rjmp	.+64     	; 0x6422 <vfprintf+0x454>
    63e2:	56 01       	movw	r10, r12
    63e4:	32 e0       	ldi	r19, 0x02	; 2
    63e6:	a3 0e       	add	r10, r19
    63e8:	b1 1c       	adc	r11, r1
    63ea:	f6 01       	movw	r30, r12
    63ec:	80 81       	ld	r24, Z
    63ee:	89 83       	std	Y+1, r24	; 0x01
    63f0:	01 e0       	ldi	r16, 0x01	; 1
    63f2:	10 e0       	ldi	r17, 0x00	; 0
    63f4:	63 01       	movw	r12, r6
    63f6:	12 c0       	rjmp	.+36     	; 0x641c <vfprintf+0x44e>
    63f8:	56 01       	movw	r10, r12
    63fa:	f2 e0       	ldi	r31, 0x02	; 2
    63fc:	af 0e       	add	r10, r31
    63fe:	b1 1c       	adc	r11, r1
    6400:	f6 01       	movw	r30, r12
    6402:	c0 80       	ld	r12, Z
    6404:	d1 80       	ldd	r13, Z+1	; 0x01
    6406:	96 fe       	sbrs	r9, 6
    6408:	03 c0       	rjmp	.+6      	; 0x6410 <vfprintf+0x442>
    640a:	61 2f       	mov	r22, r17
    640c:	70 e0       	ldi	r23, 0x00	; 0
    640e:	02 c0       	rjmp	.+4      	; 0x6414 <vfprintf+0x446>
    6410:	6f ef       	ldi	r22, 0xFF	; 255
    6412:	7f ef       	ldi	r23, 0xFF	; 255
    6414:	c6 01       	movw	r24, r12
    6416:	0e 94 16 36 	call	0x6c2c	; 0x6c2c <strnlen>
    641a:	8c 01       	movw	r16, r24
    641c:	f9 2d       	mov	r31, r9
    641e:	ff 77       	andi	r31, 0x7F	; 127
    6420:	14 c0       	rjmp	.+40     	; 0x644a <vfprintf+0x47c>
    6422:	56 01       	movw	r10, r12
    6424:	22 e0       	ldi	r18, 0x02	; 2
    6426:	a2 0e       	add	r10, r18
    6428:	b1 1c       	adc	r11, r1
    642a:	f6 01       	movw	r30, r12
    642c:	c0 80       	ld	r12, Z
    642e:	d1 80       	ldd	r13, Z+1	; 0x01
    6430:	96 fe       	sbrs	r9, 6
    6432:	03 c0       	rjmp	.+6      	; 0x643a <vfprintf+0x46c>
    6434:	61 2f       	mov	r22, r17
    6436:	70 e0       	ldi	r23, 0x00	; 0
    6438:	02 c0       	rjmp	.+4      	; 0x643e <vfprintf+0x470>
    643a:	6f ef       	ldi	r22, 0xFF	; 255
    643c:	7f ef       	ldi	r23, 0xFF	; 255
    643e:	c6 01       	movw	r24, r12
    6440:	0e 94 f0 35 	call	0x6be0	; 0x6be0 <strnlen_P>
    6444:	8c 01       	movw	r16, r24
    6446:	f9 2d       	mov	r31, r9
    6448:	f0 68       	ori	r31, 0x80	; 128
    644a:	9f 2e       	mov	r9, r31
    644c:	f3 fd       	sbrc	r31, 3
    644e:	1a c0       	rjmp	.+52     	; 0x6484 <vfprintf+0x4b6>
    6450:	85 2d       	mov	r24, r5
    6452:	90 e0       	ldi	r25, 0x00	; 0
    6454:	08 17       	cp	r16, r24
    6456:	19 07       	cpc	r17, r25
    6458:	a8 f4       	brcc	.+42     	; 0x6484 <vfprintf+0x4b6>
    645a:	b7 01       	movw	r22, r14
    645c:	80 e2       	ldi	r24, 0x20	; 32
    645e:	90 e0       	ldi	r25, 0x00	; 0
    6460:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    6464:	5a 94       	dec	r5
    6466:	f4 cf       	rjmp	.-24     	; 0x6450 <vfprintf+0x482>
    6468:	f6 01       	movw	r30, r12
    646a:	97 fc       	sbrc	r9, 7
    646c:	85 91       	lpm	r24, Z+
    646e:	97 fe       	sbrs	r9, 7
    6470:	81 91       	ld	r24, Z+
    6472:	6f 01       	movw	r12, r30
    6474:	b7 01       	movw	r22, r14
    6476:	90 e0       	ldi	r25, 0x00	; 0
    6478:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    647c:	51 10       	cpse	r5, r1
    647e:	5a 94       	dec	r5
    6480:	01 50       	subi	r16, 0x01	; 1
    6482:	11 09       	sbc	r17, r1
    6484:	01 15       	cp	r16, r1
    6486:	11 05       	cpc	r17, r1
    6488:	79 f7       	brne	.-34     	; 0x6468 <vfprintf+0x49a>
    648a:	f7 c0       	rjmp	.+494    	; 0x667a <vfprintf+0x6ac>
    648c:	84 36       	cpi	r24, 0x64	; 100
    648e:	11 f0       	breq	.+4      	; 0x6494 <vfprintf+0x4c6>
    6490:	89 36       	cpi	r24, 0x69	; 105
    6492:	61 f5       	brne	.+88     	; 0x64ec <vfprintf+0x51e>
    6494:	56 01       	movw	r10, r12
    6496:	97 fe       	sbrs	r9, 7
    6498:	09 c0       	rjmp	.+18     	; 0x64ac <vfprintf+0x4de>
    649a:	24 e0       	ldi	r18, 0x04	; 4
    649c:	a2 0e       	add	r10, r18
    649e:	b1 1c       	adc	r11, r1
    64a0:	f6 01       	movw	r30, r12
    64a2:	60 81       	ld	r22, Z
    64a4:	71 81       	ldd	r23, Z+1	; 0x01
    64a6:	82 81       	ldd	r24, Z+2	; 0x02
    64a8:	93 81       	ldd	r25, Z+3	; 0x03
    64aa:	0a c0       	rjmp	.+20     	; 0x64c0 <vfprintf+0x4f2>
    64ac:	f2 e0       	ldi	r31, 0x02	; 2
    64ae:	af 0e       	add	r10, r31
    64b0:	b1 1c       	adc	r11, r1
    64b2:	f6 01       	movw	r30, r12
    64b4:	60 81       	ld	r22, Z
    64b6:	71 81       	ldd	r23, Z+1	; 0x01
    64b8:	07 2e       	mov	r0, r23
    64ba:	00 0c       	add	r0, r0
    64bc:	88 0b       	sbc	r24, r24
    64be:	99 0b       	sbc	r25, r25
    64c0:	f9 2d       	mov	r31, r9
    64c2:	ff 76       	andi	r31, 0x6F	; 111
    64c4:	9f 2e       	mov	r9, r31
    64c6:	97 ff       	sbrs	r25, 7
    64c8:	09 c0       	rjmp	.+18     	; 0x64dc <vfprintf+0x50e>
    64ca:	90 95       	com	r25
    64cc:	80 95       	com	r24
    64ce:	70 95       	com	r23
    64d0:	61 95       	neg	r22
    64d2:	7f 4f       	sbci	r23, 0xFF	; 255
    64d4:	8f 4f       	sbci	r24, 0xFF	; 255
    64d6:	9f 4f       	sbci	r25, 0xFF	; 255
    64d8:	f0 68       	ori	r31, 0x80	; 128
    64da:	9f 2e       	mov	r9, r31
    64dc:	2a e0       	ldi	r18, 0x0A	; 10
    64de:	30 e0       	ldi	r19, 0x00	; 0
    64e0:	a3 01       	movw	r20, r6
    64e2:	0e 94 3c 37 	call	0x6e78	; 0x6e78 <__ultoa_invert>
    64e6:	c8 2e       	mov	r12, r24
    64e8:	c6 18       	sub	r12, r6
    64ea:	3f c0       	rjmp	.+126    	; 0x656a <vfprintf+0x59c>
    64ec:	09 2d       	mov	r16, r9
    64ee:	85 37       	cpi	r24, 0x75	; 117
    64f0:	21 f4       	brne	.+8      	; 0x64fa <vfprintf+0x52c>
    64f2:	0f 7e       	andi	r16, 0xEF	; 239
    64f4:	2a e0       	ldi	r18, 0x0A	; 10
    64f6:	30 e0       	ldi	r19, 0x00	; 0
    64f8:	1d c0       	rjmp	.+58     	; 0x6534 <vfprintf+0x566>
    64fa:	09 7f       	andi	r16, 0xF9	; 249
    64fc:	8f 36       	cpi	r24, 0x6F	; 111
    64fe:	91 f0       	breq	.+36     	; 0x6524 <vfprintf+0x556>
    6500:	18 f4       	brcc	.+6      	; 0x6508 <vfprintf+0x53a>
    6502:	88 35       	cpi	r24, 0x58	; 88
    6504:	59 f0       	breq	.+22     	; 0x651c <vfprintf+0x54e>
    6506:	c3 c0       	rjmp	.+390    	; 0x668e <vfprintf+0x6c0>
    6508:	80 37       	cpi	r24, 0x70	; 112
    650a:	19 f0       	breq	.+6      	; 0x6512 <vfprintf+0x544>
    650c:	88 37       	cpi	r24, 0x78	; 120
    650e:	11 f0       	breq	.+4      	; 0x6514 <vfprintf+0x546>
    6510:	be c0       	rjmp	.+380    	; 0x668e <vfprintf+0x6c0>
    6512:	00 61       	ori	r16, 0x10	; 16
    6514:	04 ff       	sbrs	r16, 4
    6516:	09 c0       	rjmp	.+18     	; 0x652a <vfprintf+0x55c>
    6518:	04 60       	ori	r16, 0x04	; 4
    651a:	07 c0       	rjmp	.+14     	; 0x652a <vfprintf+0x55c>
    651c:	94 fe       	sbrs	r9, 4
    651e:	08 c0       	rjmp	.+16     	; 0x6530 <vfprintf+0x562>
    6520:	06 60       	ori	r16, 0x06	; 6
    6522:	06 c0       	rjmp	.+12     	; 0x6530 <vfprintf+0x562>
    6524:	28 e0       	ldi	r18, 0x08	; 8
    6526:	30 e0       	ldi	r19, 0x00	; 0
    6528:	05 c0       	rjmp	.+10     	; 0x6534 <vfprintf+0x566>
    652a:	20 e1       	ldi	r18, 0x10	; 16
    652c:	30 e0       	ldi	r19, 0x00	; 0
    652e:	02 c0       	rjmp	.+4      	; 0x6534 <vfprintf+0x566>
    6530:	20 e1       	ldi	r18, 0x10	; 16
    6532:	32 e0       	ldi	r19, 0x02	; 2
    6534:	56 01       	movw	r10, r12
    6536:	07 ff       	sbrs	r16, 7
    6538:	09 c0       	rjmp	.+18     	; 0x654c <vfprintf+0x57e>
    653a:	84 e0       	ldi	r24, 0x04	; 4
    653c:	a8 0e       	add	r10, r24
    653e:	b1 1c       	adc	r11, r1
    6540:	f6 01       	movw	r30, r12
    6542:	60 81       	ld	r22, Z
    6544:	71 81       	ldd	r23, Z+1	; 0x01
    6546:	82 81       	ldd	r24, Z+2	; 0x02
    6548:	93 81       	ldd	r25, Z+3	; 0x03
    654a:	08 c0       	rjmp	.+16     	; 0x655c <vfprintf+0x58e>
    654c:	f2 e0       	ldi	r31, 0x02	; 2
    654e:	af 0e       	add	r10, r31
    6550:	b1 1c       	adc	r11, r1
    6552:	f6 01       	movw	r30, r12
    6554:	60 81       	ld	r22, Z
    6556:	71 81       	ldd	r23, Z+1	; 0x01
    6558:	80 e0       	ldi	r24, 0x00	; 0
    655a:	90 e0       	ldi	r25, 0x00	; 0
    655c:	a3 01       	movw	r20, r6
    655e:	0e 94 3c 37 	call	0x6e78	; 0x6e78 <__ultoa_invert>
    6562:	c8 2e       	mov	r12, r24
    6564:	c6 18       	sub	r12, r6
    6566:	0f 77       	andi	r16, 0x7F	; 127
    6568:	90 2e       	mov	r9, r16
    656a:	96 fe       	sbrs	r9, 6
    656c:	0b c0       	rjmp	.+22     	; 0x6584 <vfprintf+0x5b6>
    656e:	09 2d       	mov	r16, r9
    6570:	0e 7f       	andi	r16, 0xFE	; 254
    6572:	c1 16       	cp	r12, r17
    6574:	50 f4       	brcc	.+20     	; 0x658a <vfprintf+0x5bc>
    6576:	94 fe       	sbrs	r9, 4
    6578:	0a c0       	rjmp	.+20     	; 0x658e <vfprintf+0x5c0>
    657a:	92 fc       	sbrc	r9, 2
    657c:	08 c0       	rjmp	.+16     	; 0x658e <vfprintf+0x5c0>
    657e:	09 2d       	mov	r16, r9
    6580:	0e 7e       	andi	r16, 0xEE	; 238
    6582:	05 c0       	rjmp	.+10     	; 0x658e <vfprintf+0x5c0>
    6584:	dc 2c       	mov	r13, r12
    6586:	09 2d       	mov	r16, r9
    6588:	03 c0       	rjmp	.+6      	; 0x6590 <vfprintf+0x5c2>
    658a:	dc 2c       	mov	r13, r12
    658c:	01 c0       	rjmp	.+2      	; 0x6590 <vfprintf+0x5c2>
    658e:	d1 2e       	mov	r13, r17
    6590:	04 ff       	sbrs	r16, 4
    6592:	0d c0       	rjmp	.+26     	; 0x65ae <vfprintf+0x5e0>
    6594:	fe 01       	movw	r30, r28
    6596:	ec 0d       	add	r30, r12
    6598:	f1 1d       	adc	r31, r1
    659a:	80 81       	ld	r24, Z
    659c:	80 33       	cpi	r24, 0x30	; 48
    659e:	11 f4       	brne	.+4      	; 0x65a4 <vfprintf+0x5d6>
    65a0:	09 7e       	andi	r16, 0xE9	; 233
    65a2:	09 c0       	rjmp	.+18     	; 0x65b6 <vfprintf+0x5e8>
    65a4:	02 ff       	sbrs	r16, 2
    65a6:	06 c0       	rjmp	.+12     	; 0x65b4 <vfprintf+0x5e6>
    65a8:	d3 94       	inc	r13
    65aa:	d3 94       	inc	r13
    65ac:	04 c0       	rjmp	.+8      	; 0x65b6 <vfprintf+0x5e8>
    65ae:	80 2f       	mov	r24, r16
    65b0:	86 78       	andi	r24, 0x86	; 134
    65b2:	09 f0       	breq	.+2      	; 0x65b6 <vfprintf+0x5e8>
    65b4:	d3 94       	inc	r13
    65b6:	03 fd       	sbrc	r16, 3
    65b8:	11 c0       	rjmp	.+34     	; 0x65dc <vfprintf+0x60e>
    65ba:	00 ff       	sbrs	r16, 0
    65bc:	06 c0       	rjmp	.+12     	; 0x65ca <vfprintf+0x5fc>
    65be:	1c 2d       	mov	r17, r12
    65c0:	d5 14       	cp	r13, r5
    65c2:	80 f4       	brcc	.+32     	; 0x65e4 <vfprintf+0x616>
    65c4:	15 0d       	add	r17, r5
    65c6:	1d 19       	sub	r17, r13
    65c8:	0d c0       	rjmp	.+26     	; 0x65e4 <vfprintf+0x616>
    65ca:	d5 14       	cp	r13, r5
    65cc:	58 f4       	brcc	.+22     	; 0x65e4 <vfprintf+0x616>
    65ce:	b7 01       	movw	r22, r14
    65d0:	80 e2       	ldi	r24, 0x20	; 32
    65d2:	90 e0       	ldi	r25, 0x00	; 0
    65d4:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    65d8:	d3 94       	inc	r13
    65da:	f7 cf       	rjmp	.-18     	; 0x65ca <vfprintf+0x5fc>
    65dc:	d5 14       	cp	r13, r5
    65de:	10 f4       	brcc	.+4      	; 0x65e4 <vfprintf+0x616>
    65e0:	5d 18       	sub	r5, r13
    65e2:	01 c0       	rjmp	.+2      	; 0x65e6 <vfprintf+0x618>
    65e4:	51 2c       	mov	r5, r1
    65e6:	04 ff       	sbrs	r16, 4
    65e8:	10 c0       	rjmp	.+32     	; 0x660a <vfprintf+0x63c>
    65ea:	b7 01       	movw	r22, r14
    65ec:	80 e3       	ldi	r24, 0x30	; 48
    65ee:	90 e0       	ldi	r25, 0x00	; 0
    65f0:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    65f4:	02 ff       	sbrs	r16, 2
    65f6:	17 c0       	rjmp	.+46     	; 0x6626 <vfprintf+0x658>
    65f8:	01 fd       	sbrc	r16, 1
    65fa:	03 c0       	rjmp	.+6      	; 0x6602 <vfprintf+0x634>
    65fc:	88 e7       	ldi	r24, 0x78	; 120
    65fe:	90 e0       	ldi	r25, 0x00	; 0
    6600:	02 c0       	rjmp	.+4      	; 0x6606 <vfprintf+0x638>
    6602:	88 e5       	ldi	r24, 0x58	; 88
    6604:	90 e0       	ldi	r25, 0x00	; 0
    6606:	b7 01       	movw	r22, r14
    6608:	0c c0       	rjmp	.+24     	; 0x6622 <vfprintf+0x654>
    660a:	80 2f       	mov	r24, r16
    660c:	86 78       	andi	r24, 0x86	; 134
    660e:	59 f0       	breq	.+22     	; 0x6626 <vfprintf+0x658>
    6610:	01 ff       	sbrs	r16, 1
    6612:	02 c0       	rjmp	.+4      	; 0x6618 <vfprintf+0x64a>
    6614:	8b e2       	ldi	r24, 0x2B	; 43
    6616:	01 c0       	rjmp	.+2      	; 0x661a <vfprintf+0x64c>
    6618:	80 e2       	ldi	r24, 0x20	; 32
    661a:	07 fd       	sbrc	r16, 7
    661c:	8d e2       	ldi	r24, 0x2D	; 45
    661e:	b7 01       	movw	r22, r14
    6620:	90 e0       	ldi	r25, 0x00	; 0
    6622:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    6626:	c1 16       	cp	r12, r17
    6628:	38 f4       	brcc	.+14     	; 0x6638 <vfprintf+0x66a>
    662a:	b7 01       	movw	r22, r14
    662c:	80 e3       	ldi	r24, 0x30	; 48
    662e:	90 e0       	ldi	r25, 0x00	; 0
    6630:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    6634:	11 50       	subi	r17, 0x01	; 1
    6636:	f7 cf       	rjmp	.-18     	; 0x6626 <vfprintf+0x658>
    6638:	ca 94       	dec	r12
    663a:	f3 01       	movw	r30, r6
    663c:	ec 0d       	add	r30, r12
    663e:	f1 1d       	adc	r31, r1
    6640:	80 81       	ld	r24, Z
    6642:	b7 01       	movw	r22, r14
    6644:	90 e0       	ldi	r25, 0x00	; 0
    6646:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    664a:	c1 10       	cpse	r12, r1
    664c:	f5 cf       	rjmp	.-22     	; 0x6638 <vfprintf+0x66a>
    664e:	15 c0       	rjmp	.+42     	; 0x667a <vfprintf+0x6ac>
    6650:	f4 e0       	ldi	r31, 0x04	; 4
    6652:	f5 15       	cp	r31, r5
    6654:	60 f5       	brcc	.+88     	; 0x66ae <vfprintf+0x6e0>
    6656:	84 e0       	ldi	r24, 0x04	; 4
    6658:	58 1a       	sub	r5, r24
    665a:	93 fe       	sbrs	r9, 3
    665c:	1f c0       	rjmp	.+62     	; 0x669c <vfprintf+0x6ce>
    665e:	01 11       	cpse	r16, r1
    6660:	27 c0       	rjmp	.+78     	; 0x66b0 <vfprintf+0x6e2>
    6662:	2c 85       	ldd	r18, Y+12	; 0x0c
    6664:	23 ff       	sbrs	r18, 3
    6666:	2a c0       	rjmp	.+84     	; 0x66bc <vfprintf+0x6ee>
    6668:	00 e2       	ldi	r16, 0x20	; 32
    666a:	12 e0       	ldi	r17, 0x02	; 2
    666c:	39 2d       	mov	r19, r9
    666e:	30 71       	andi	r19, 0x10	; 16
    6670:	93 2e       	mov	r9, r19
    6672:	f8 01       	movw	r30, r16
    6674:	84 91       	lpm	r24, Z
    6676:	81 11       	cpse	r24, r1
    6678:	24 c0       	rjmp	.+72     	; 0x66c2 <vfprintf+0x6f4>
    667a:	55 20       	and	r5, r5
    667c:	09 f4       	brne	.+2      	; 0x6680 <vfprintf+0x6b2>
    667e:	e4 cc       	rjmp	.-1592   	; 0x6048 <vfprintf+0x7a>
    6680:	b7 01       	movw	r22, r14
    6682:	80 e2       	ldi	r24, 0x20	; 32
    6684:	90 e0       	ldi	r25, 0x00	; 0
    6686:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    668a:	5a 94       	dec	r5
    668c:	f6 cf       	rjmp	.-20     	; 0x667a <vfprintf+0x6ac>
    668e:	f7 01       	movw	r30, r14
    6690:	86 81       	ldd	r24, Z+6	; 0x06
    6692:	97 81       	ldd	r25, Z+7	; 0x07
    6694:	26 c0       	rjmp	.+76     	; 0x66e2 <vfprintf+0x714>
    6696:	8f ef       	ldi	r24, 0xFF	; 255
    6698:	9f ef       	ldi	r25, 0xFF	; 255
    669a:	23 c0       	rjmp	.+70     	; 0x66e2 <vfprintf+0x714>
    669c:	b7 01       	movw	r22, r14
    669e:	80 e2       	ldi	r24, 0x20	; 32
    66a0:	90 e0       	ldi	r25, 0x00	; 0
    66a2:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    66a6:	5a 94       	dec	r5
    66a8:	51 10       	cpse	r5, r1
    66aa:	f8 cf       	rjmp	.-16     	; 0x669c <vfprintf+0x6ce>
    66ac:	d8 cf       	rjmp	.-80     	; 0x665e <vfprintf+0x690>
    66ae:	51 2c       	mov	r5, r1
    66b0:	b7 01       	movw	r22, r14
    66b2:	80 2f       	mov	r24, r16
    66b4:	90 e0       	ldi	r25, 0x00	; 0
    66b6:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    66ba:	d3 cf       	rjmp	.-90     	; 0x6662 <vfprintf+0x694>
    66bc:	04 e2       	ldi	r16, 0x24	; 36
    66be:	12 e0       	ldi	r17, 0x02	; 2
    66c0:	d5 cf       	rjmp	.-86     	; 0x666c <vfprintf+0x69e>
    66c2:	91 10       	cpse	r9, r1
    66c4:	80 52       	subi	r24, 0x20	; 32
    66c6:	b7 01       	movw	r22, r14
    66c8:	90 e0       	ldi	r25, 0x00	; 0
    66ca:	0e 94 94 36 	call	0x6d28	; 0x6d28 <fputc>
    66ce:	0f 5f       	subi	r16, 0xFF	; 255
    66d0:	1f 4f       	sbci	r17, 0xFF	; 255
    66d2:	cf cf       	rjmp	.-98     	; 0x6672 <vfprintf+0x6a4>
    66d4:	23 e0       	ldi	r18, 0x03	; 3
    66d6:	25 15       	cp	r18, r5
    66d8:	10 f4       	brcc	.+4      	; 0x66de <vfprintf+0x710>
    66da:	83 e0       	ldi	r24, 0x03	; 3
    66dc:	bd cf       	rjmp	.-134    	; 0x6658 <vfprintf+0x68a>
    66de:	51 2c       	mov	r5, r1
    66e0:	c0 cf       	rjmp	.-128    	; 0x6662 <vfprintf+0x694>
    66e2:	60 96       	adiw	r28, 0x10	; 16
    66e4:	cd bf       	out	0x3d, r28	; 61
    66e6:	de bf       	out	0x3e, r29	; 62
    66e8:	df 91       	pop	r29
    66ea:	cf 91       	pop	r28
    66ec:	1f 91       	pop	r17
    66ee:	0f 91       	pop	r16
    66f0:	ff 90       	pop	r15
    66f2:	ef 90       	pop	r14
    66f4:	df 90       	pop	r13
    66f6:	cf 90       	pop	r12
    66f8:	bf 90       	pop	r11
    66fa:	af 90       	pop	r10
    66fc:	9f 90       	pop	r9
    66fe:	8f 90       	pop	r8
    6700:	7f 90       	pop	r7
    6702:	6f 90       	pop	r6
    6704:	5f 90       	pop	r5
    6706:	4f 90       	pop	r4
    6708:	3f 90       	pop	r3
    670a:	2f 90       	pop	r2
    670c:	08 95       	ret

0000670e <__udivmodhi4>:
    670e:	aa 1b       	sub	r26, r26
    6710:	bb 1b       	sub	r27, r27
    6712:	51 e1       	ldi	r21, 0x11	; 17
    6714:	07 c0       	rjmp	.+14     	; 0x6724 <__udivmodhi4_ep>

00006716 <__udivmodhi4_loop>:
    6716:	aa 1f       	adc	r26, r26
    6718:	bb 1f       	adc	r27, r27
    671a:	a6 17       	cp	r26, r22
    671c:	b7 07       	cpc	r27, r23
    671e:	10 f0       	brcs	.+4      	; 0x6724 <__udivmodhi4_ep>
    6720:	a6 1b       	sub	r26, r22
    6722:	b7 0b       	sbc	r27, r23

00006724 <__udivmodhi4_ep>:
    6724:	88 1f       	adc	r24, r24
    6726:	99 1f       	adc	r25, r25
    6728:	5a 95       	dec	r21
    672a:	a9 f7       	brne	.-22     	; 0x6716 <__udivmodhi4_loop>
    672c:	80 95       	com	r24
    672e:	90 95       	com	r25
    6730:	bc 01       	movw	r22, r24
    6732:	cd 01       	movw	r24, r26
    6734:	08 95       	ret

00006736 <__divmodhi4>:
    6736:	97 fb       	bst	r25, 7
    6738:	07 2e       	mov	r0, r23
    673a:	16 f4       	brtc	.+4      	; 0x6740 <__divmodhi4+0xa>
    673c:	00 94       	com	r0
    673e:	07 d0       	rcall	.+14     	; 0x674e <__divmodhi4_neg1>
    6740:	77 fd       	sbrc	r23, 7
    6742:	09 d0       	rcall	.+18     	; 0x6756 <__divmodhi4_neg2>
    6744:	0e 94 87 33 	call	0x670e	; 0x670e <__udivmodhi4>
    6748:	07 fc       	sbrc	r0, 7
    674a:	05 d0       	rcall	.+10     	; 0x6756 <__divmodhi4_neg2>
    674c:	3e f4       	brtc	.+14     	; 0x675c <__divmodhi4_exit>

0000674e <__divmodhi4_neg1>:
    674e:	90 95       	com	r25
    6750:	81 95       	neg	r24
    6752:	9f 4f       	sbci	r25, 0xFF	; 255
    6754:	08 95       	ret

00006756 <__divmodhi4_neg2>:
    6756:	70 95       	com	r23
    6758:	61 95       	neg	r22
    675a:	7f 4f       	sbci	r23, 0xFF	; 255

0000675c <__divmodhi4_exit>:
    675c:	08 95       	ret

0000675e <__udivmodsi4>:
    675e:	a1 e2       	ldi	r26, 0x21	; 33
    6760:	1a 2e       	mov	r1, r26
    6762:	aa 1b       	sub	r26, r26
    6764:	bb 1b       	sub	r27, r27
    6766:	fd 01       	movw	r30, r26
    6768:	0d c0       	rjmp	.+26     	; 0x6784 <__udivmodsi4_ep>

0000676a <__udivmodsi4_loop>:
    676a:	aa 1f       	adc	r26, r26
    676c:	bb 1f       	adc	r27, r27
    676e:	ee 1f       	adc	r30, r30
    6770:	ff 1f       	adc	r31, r31
    6772:	a2 17       	cp	r26, r18
    6774:	b3 07       	cpc	r27, r19
    6776:	e4 07       	cpc	r30, r20
    6778:	f5 07       	cpc	r31, r21
    677a:	20 f0       	brcs	.+8      	; 0x6784 <__udivmodsi4_ep>
    677c:	a2 1b       	sub	r26, r18
    677e:	b3 0b       	sbc	r27, r19
    6780:	e4 0b       	sbc	r30, r20
    6782:	f5 0b       	sbc	r31, r21

00006784 <__udivmodsi4_ep>:
    6784:	66 1f       	adc	r22, r22
    6786:	77 1f       	adc	r23, r23
    6788:	88 1f       	adc	r24, r24
    678a:	99 1f       	adc	r25, r25
    678c:	1a 94       	dec	r1
    678e:	69 f7       	brne	.-38     	; 0x676a <__udivmodsi4_loop>
    6790:	60 95       	com	r22
    6792:	70 95       	com	r23
    6794:	80 95       	com	r24
    6796:	90 95       	com	r25
    6798:	9b 01       	movw	r18, r22
    679a:	ac 01       	movw	r20, r24
    679c:	bd 01       	movw	r22, r26
    679e:	cf 01       	movw	r24, r30
    67a0:	08 95       	ret

000067a2 <__umulhisi3>:
    67a2:	a2 9f       	mul	r26, r18
    67a4:	b0 01       	movw	r22, r0
    67a6:	b3 9f       	mul	r27, r19
    67a8:	c0 01       	movw	r24, r0
    67aa:	a3 9f       	mul	r26, r19
    67ac:	70 0d       	add	r23, r0
    67ae:	81 1d       	adc	r24, r1
    67b0:	11 24       	eor	r1, r1
    67b2:	91 1d       	adc	r25, r1
    67b4:	b2 9f       	mul	r27, r18
    67b6:	70 0d       	add	r23, r0
    67b8:	81 1d       	adc	r24, r1
    67ba:	11 24       	eor	r1, r1
    67bc:	91 1d       	adc	r25, r1
    67be:	08 95       	ret

000067c0 <__muluhisi3>:
    67c0:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <__umulhisi3>
    67c4:	a5 9f       	mul	r26, r21
    67c6:	90 0d       	add	r25, r0
    67c8:	b4 9f       	mul	r27, r20
    67ca:	90 0d       	add	r25, r0
    67cc:	a4 9f       	mul	r26, r20
    67ce:	80 0d       	add	r24, r0
    67d0:	91 1d       	adc	r25, r1
    67d2:	11 24       	eor	r1, r1
    67d4:	08 95       	ret

000067d6 <__mulshisi3>:
    67d6:	b7 ff       	sbrs	r27, 7
    67d8:	0c 94 e0 33 	jmp	0x67c0	; 0x67c0 <__muluhisi3>

000067dc <__mulohisi3>:
    67dc:	0e 94 e0 33 	call	0x67c0	; 0x67c0 <__muluhisi3>
    67e0:	82 1b       	sub	r24, r18
    67e2:	93 0b       	sbc	r25, r19
    67e4:	08 95       	ret

000067e6 <malloc>:
    67e6:	0f 93       	push	r16
    67e8:	1f 93       	push	r17
    67ea:	cf 93       	push	r28
    67ec:	df 93       	push	r29
    67ee:	82 30       	cpi	r24, 0x02	; 2
    67f0:	91 05       	cpc	r25, r1
    67f2:	10 f4       	brcc	.+4      	; 0x67f8 <malloc+0x12>
    67f4:	82 e0       	ldi	r24, 0x02	; 2
    67f6:	90 e0       	ldi	r25, 0x00	; 0
    67f8:	e0 91 f5 26 	lds	r30, 0x26F5	; 0x8026f5 <__flp>
    67fc:	f0 91 f6 26 	lds	r31, 0x26F6	; 0x8026f6 <__flp+0x1>
    6800:	20 e0       	ldi	r18, 0x00	; 0
    6802:	30 e0       	ldi	r19, 0x00	; 0
    6804:	a0 e0       	ldi	r26, 0x00	; 0
    6806:	b0 e0       	ldi	r27, 0x00	; 0
    6808:	30 97       	sbiw	r30, 0x00	; 0
    680a:	19 f1       	breq	.+70     	; 0x6852 <malloc+0x6c>
    680c:	40 81       	ld	r20, Z
    680e:	51 81       	ldd	r21, Z+1	; 0x01
    6810:	02 81       	ldd	r16, Z+2	; 0x02
    6812:	13 81       	ldd	r17, Z+3	; 0x03
    6814:	48 17       	cp	r20, r24
    6816:	59 07       	cpc	r21, r25
    6818:	c8 f0       	brcs	.+50     	; 0x684c <malloc+0x66>
    681a:	84 17       	cp	r24, r20
    681c:	95 07       	cpc	r25, r21
    681e:	69 f4       	brne	.+26     	; 0x683a <malloc+0x54>
    6820:	10 97       	sbiw	r26, 0x00	; 0
    6822:	31 f0       	breq	.+12     	; 0x6830 <malloc+0x4a>
    6824:	12 96       	adiw	r26, 0x02	; 2
    6826:	0c 93       	st	X, r16
    6828:	12 97       	sbiw	r26, 0x02	; 2
    682a:	13 96       	adiw	r26, 0x03	; 3
    682c:	1c 93       	st	X, r17
    682e:	27 c0       	rjmp	.+78     	; 0x687e <malloc+0x98>
    6830:	00 93 f5 26 	sts	0x26F5, r16	; 0x8026f5 <__flp>
    6834:	10 93 f6 26 	sts	0x26F6, r17	; 0x8026f6 <__flp+0x1>
    6838:	22 c0       	rjmp	.+68     	; 0x687e <malloc+0x98>
    683a:	21 15       	cp	r18, r1
    683c:	31 05       	cpc	r19, r1
    683e:	19 f0       	breq	.+6      	; 0x6846 <malloc+0x60>
    6840:	42 17       	cp	r20, r18
    6842:	53 07       	cpc	r21, r19
    6844:	18 f4       	brcc	.+6      	; 0x684c <malloc+0x66>
    6846:	9a 01       	movw	r18, r20
    6848:	bd 01       	movw	r22, r26
    684a:	ef 01       	movw	r28, r30
    684c:	df 01       	movw	r26, r30
    684e:	f8 01       	movw	r30, r16
    6850:	db cf       	rjmp	.-74     	; 0x6808 <malloc+0x22>
    6852:	21 15       	cp	r18, r1
    6854:	31 05       	cpc	r19, r1
    6856:	f9 f0       	breq	.+62     	; 0x6896 <malloc+0xb0>
    6858:	28 1b       	sub	r18, r24
    685a:	39 0b       	sbc	r19, r25
    685c:	24 30       	cpi	r18, 0x04	; 4
    685e:	31 05       	cpc	r19, r1
    6860:	80 f4       	brcc	.+32     	; 0x6882 <malloc+0x9c>
    6862:	8a 81       	ldd	r24, Y+2	; 0x02
    6864:	9b 81       	ldd	r25, Y+3	; 0x03
    6866:	61 15       	cp	r22, r1
    6868:	71 05       	cpc	r23, r1
    686a:	21 f0       	breq	.+8      	; 0x6874 <malloc+0x8e>
    686c:	fb 01       	movw	r30, r22
    686e:	82 83       	std	Z+2, r24	; 0x02
    6870:	93 83       	std	Z+3, r25	; 0x03
    6872:	04 c0       	rjmp	.+8      	; 0x687c <malloc+0x96>
    6874:	80 93 f5 26 	sts	0x26F5, r24	; 0x8026f5 <__flp>
    6878:	90 93 f6 26 	sts	0x26F6, r25	; 0x8026f6 <__flp+0x1>
    687c:	fe 01       	movw	r30, r28
    687e:	32 96       	adiw	r30, 0x02	; 2
    6880:	44 c0       	rjmp	.+136    	; 0x690a <malloc+0x124>
    6882:	fe 01       	movw	r30, r28
    6884:	e2 0f       	add	r30, r18
    6886:	f3 1f       	adc	r31, r19
    6888:	81 93       	st	Z+, r24
    688a:	91 93       	st	Z+, r25
    688c:	22 50       	subi	r18, 0x02	; 2
    688e:	31 09       	sbc	r19, r1
    6890:	28 83       	st	Y, r18
    6892:	39 83       	std	Y+1, r19	; 0x01
    6894:	3a c0       	rjmp	.+116    	; 0x690a <malloc+0x124>
    6896:	20 91 f3 26 	lds	r18, 0x26F3	; 0x8026f3 <__brkval>
    689a:	30 91 f4 26 	lds	r19, 0x26F4	; 0x8026f4 <__brkval+0x1>
    689e:	23 2b       	or	r18, r19
    68a0:	41 f4       	brne	.+16     	; 0x68b2 <malloc+0xcc>
    68a2:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    68a6:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    68aa:	20 93 f3 26 	sts	0x26F3, r18	; 0x8026f3 <__brkval>
    68ae:	30 93 f4 26 	sts	0x26F4, r19	; 0x8026f4 <__brkval+0x1>
    68b2:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
    68b6:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
    68ba:	21 15       	cp	r18, r1
    68bc:	31 05       	cpc	r19, r1
    68be:	41 f4       	brne	.+16     	; 0x68d0 <malloc+0xea>
    68c0:	2d b7       	in	r18, 0x3d	; 61
    68c2:	3e b7       	in	r19, 0x3e	; 62
    68c4:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    68c8:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    68cc:	24 1b       	sub	r18, r20
    68ce:	35 0b       	sbc	r19, r21
    68d0:	e0 91 f3 26 	lds	r30, 0x26F3	; 0x8026f3 <__brkval>
    68d4:	f0 91 f4 26 	lds	r31, 0x26F4	; 0x8026f4 <__brkval+0x1>
    68d8:	e2 17       	cp	r30, r18
    68da:	f3 07       	cpc	r31, r19
    68dc:	a0 f4       	brcc	.+40     	; 0x6906 <malloc+0x120>
    68de:	2e 1b       	sub	r18, r30
    68e0:	3f 0b       	sbc	r19, r31
    68e2:	28 17       	cp	r18, r24
    68e4:	39 07       	cpc	r19, r25
    68e6:	78 f0       	brcs	.+30     	; 0x6906 <malloc+0x120>
    68e8:	ac 01       	movw	r20, r24
    68ea:	4e 5f       	subi	r20, 0xFE	; 254
    68ec:	5f 4f       	sbci	r21, 0xFF	; 255
    68ee:	24 17       	cp	r18, r20
    68f0:	35 07       	cpc	r19, r21
    68f2:	48 f0       	brcs	.+18     	; 0x6906 <malloc+0x120>
    68f4:	4e 0f       	add	r20, r30
    68f6:	5f 1f       	adc	r21, r31
    68f8:	40 93 f3 26 	sts	0x26F3, r20	; 0x8026f3 <__brkval>
    68fc:	50 93 f4 26 	sts	0x26F4, r21	; 0x8026f4 <__brkval+0x1>
    6900:	81 93       	st	Z+, r24
    6902:	91 93       	st	Z+, r25
    6904:	02 c0       	rjmp	.+4      	; 0x690a <malloc+0x124>
    6906:	e0 e0       	ldi	r30, 0x00	; 0
    6908:	f0 e0       	ldi	r31, 0x00	; 0
    690a:	cf 01       	movw	r24, r30
    690c:	df 91       	pop	r29
    690e:	cf 91       	pop	r28
    6910:	1f 91       	pop	r17
    6912:	0f 91       	pop	r16
    6914:	08 95       	ret

00006916 <free>:
    6916:	cf 93       	push	r28
    6918:	df 93       	push	r29
    691a:	00 97       	sbiw	r24, 0x00	; 0
    691c:	09 f4       	brne	.+2      	; 0x6920 <free+0xa>
    691e:	81 c0       	rjmp	.+258    	; 0x6a22 <free+0x10c>
    6920:	fc 01       	movw	r30, r24
    6922:	32 97       	sbiw	r30, 0x02	; 2
    6924:	12 82       	std	Z+2, r1	; 0x02
    6926:	13 82       	std	Z+3, r1	; 0x03
    6928:	a0 91 f5 26 	lds	r26, 0x26F5	; 0x8026f5 <__flp>
    692c:	b0 91 f6 26 	lds	r27, 0x26F6	; 0x8026f6 <__flp+0x1>
    6930:	10 97       	sbiw	r26, 0x00	; 0
    6932:	81 f4       	brne	.+32     	; 0x6954 <free+0x3e>
    6934:	20 81       	ld	r18, Z
    6936:	31 81       	ldd	r19, Z+1	; 0x01
    6938:	82 0f       	add	r24, r18
    693a:	93 1f       	adc	r25, r19
    693c:	20 91 f3 26 	lds	r18, 0x26F3	; 0x8026f3 <__brkval>
    6940:	30 91 f4 26 	lds	r19, 0x26F4	; 0x8026f4 <__brkval+0x1>
    6944:	28 17       	cp	r18, r24
    6946:	39 07       	cpc	r19, r25
    6948:	51 f5       	brne	.+84     	; 0x699e <free+0x88>
    694a:	e0 93 f3 26 	sts	0x26F3, r30	; 0x8026f3 <__brkval>
    694e:	f0 93 f4 26 	sts	0x26F4, r31	; 0x8026f4 <__brkval+0x1>
    6952:	67 c0       	rjmp	.+206    	; 0x6a22 <free+0x10c>
    6954:	ed 01       	movw	r28, r26
    6956:	20 e0       	ldi	r18, 0x00	; 0
    6958:	30 e0       	ldi	r19, 0x00	; 0
    695a:	ce 17       	cp	r28, r30
    695c:	df 07       	cpc	r29, r31
    695e:	40 f4       	brcc	.+16     	; 0x6970 <free+0x5a>
    6960:	4a 81       	ldd	r20, Y+2	; 0x02
    6962:	5b 81       	ldd	r21, Y+3	; 0x03
    6964:	9e 01       	movw	r18, r28
    6966:	41 15       	cp	r20, r1
    6968:	51 05       	cpc	r21, r1
    696a:	f1 f0       	breq	.+60     	; 0x69a8 <free+0x92>
    696c:	ea 01       	movw	r28, r20
    696e:	f5 cf       	rjmp	.-22     	; 0x695a <free+0x44>
    6970:	c2 83       	std	Z+2, r28	; 0x02
    6972:	d3 83       	std	Z+3, r29	; 0x03
    6974:	40 81       	ld	r20, Z
    6976:	51 81       	ldd	r21, Z+1	; 0x01
    6978:	84 0f       	add	r24, r20
    697a:	95 1f       	adc	r25, r21
    697c:	c8 17       	cp	r28, r24
    697e:	d9 07       	cpc	r29, r25
    6980:	59 f4       	brne	.+22     	; 0x6998 <free+0x82>
    6982:	88 81       	ld	r24, Y
    6984:	99 81       	ldd	r25, Y+1	; 0x01
    6986:	84 0f       	add	r24, r20
    6988:	95 1f       	adc	r25, r21
    698a:	02 96       	adiw	r24, 0x02	; 2
    698c:	80 83       	st	Z, r24
    698e:	91 83       	std	Z+1, r25	; 0x01
    6990:	8a 81       	ldd	r24, Y+2	; 0x02
    6992:	9b 81       	ldd	r25, Y+3	; 0x03
    6994:	82 83       	std	Z+2, r24	; 0x02
    6996:	93 83       	std	Z+3, r25	; 0x03
    6998:	21 15       	cp	r18, r1
    699a:	31 05       	cpc	r19, r1
    699c:	29 f4       	brne	.+10     	; 0x69a8 <free+0x92>
    699e:	e0 93 f5 26 	sts	0x26F5, r30	; 0x8026f5 <__flp>
    69a2:	f0 93 f6 26 	sts	0x26F6, r31	; 0x8026f6 <__flp+0x1>
    69a6:	3d c0       	rjmp	.+122    	; 0x6a22 <free+0x10c>
    69a8:	e9 01       	movw	r28, r18
    69aa:	ea 83       	std	Y+2, r30	; 0x02
    69ac:	fb 83       	std	Y+3, r31	; 0x03
    69ae:	49 91       	ld	r20, Y+
    69b0:	59 91       	ld	r21, Y+
    69b2:	c4 0f       	add	r28, r20
    69b4:	d5 1f       	adc	r29, r21
    69b6:	ec 17       	cp	r30, r28
    69b8:	fd 07       	cpc	r31, r29
    69ba:	61 f4       	brne	.+24     	; 0x69d4 <free+0xbe>
    69bc:	80 81       	ld	r24, Z
    69be:	91 81       	ldd	r25, Z+1	; 0x01
    69c0:	84 0f       	add	r24, r20
    69c2:	95 1f       	adc	r25, r21
    69c4:	02 96       	adiw	r24, 0x02	; 2
    69c6:	e9 01       	movw	r28, r18
    69c8:	88 83       	st	Y, r24
    69ca:	99 83       	std	Y+1, r25	; 0x01
    69cc:	82 81       	ldd	r24, Z+2	; 0x02
    69ce:	93 81       	ldd	r25, Z+3	; 0x03
    69d0:	8a 83       	std	Y+2, r24	; 0x02
    69d2:	9b 83       	std	Y+3, r25	; 0x03
    69d4:	e0 e0       	ldi	r30, 0x00	; 0
    69d6:	f0 e0       	ldi	r31, 0x00	; 0
    69d8:	12 96       	adiw	r26, 0x02	; 2
    69da:	8d 91       	ld	r24, X+
    69dc:	9c 91       	ld	r25, X
    69de:	13 97       	sbiw	r26, 0x03	; 3
    69e0:	00 97       	sbiw	r24, 0x00	; 0
    69e2:	19 f0       	breq	.+6      	; 0x69ea <free+0xd4>
    69e4:	fd 01       	movw	r30, r26
    69e6:	dc 01       	movw	r26, r24
    69e8:	f7 cf       	rjmp	.-18     	; 0x69d8 <free+0xc2>
    69ea:	8d 91       	ld	r24, X+
    69ec:	9c 91       	ld	r25, X
    69ee:	11 97       	sbiw	r26, 0x01	; 1
    69f0:	9d 01       	movw	r18, r26
    69f2:	2e 5f       	subi	r18, 0xFE	; 254
    69f4:	3f 4f       	sbci	r19, 0xFF	; 255
    69f6:	82 0f       	add	r24, r18
    69f8:	93 1f       	adc	r25, r19
    69fa:	20 91 f3 26 	lds	r18, 0x26F3	; 0x8026f3 <__brkval>
    69fe:	30 91 f4 26 	lds	r19, 0x26F4	; 0x8026f4 <__brkval+0x1>
    6a02:	28 17       	cp	r18, r24
    6a04:	39 07       	cpc	r19, r25
    6a06:	69 f4       	brne	.+26     	; 0x6a22 <free+0x10c>
    6a08:	30 97       	sbiw	r30, 0x00	; 0
    6a0a:	29 f4       	brne	.+10     	; 0x6a16 <free+0x100>
    6a0c:	10 92 f5 26 	sts	0x26F5, r1	; 0x8026f5 <__flp>
    6a10:	10 92 f6 26 	sts	0x26F6, r1	; 0x8026f6 <__flp+0x1>
    6a14:	02 c0       	rjmp	.+4      	; 0x6a1a <free+0x104>
    6a16:	12 82       	std	Z+2, r1	; 0x02
    6a18:	13 82       	std	Z+3, r1	; 0x03
    6a1a:	a0 93 f3 26 	sts	0x26F3, r26	; 0x8026f3 <__brkval>
    6a1e:	b0 93 f4 26 	sts	0x26F4, r27	; 0x8026f4 <__brkval+0x1>
    6a22:	df 91       	pop	r29
    6a24:	cf 91       	pop	r28
    6a26:	08 95       	ret

00006a28 <atof>:
    6a28:	66 27       	eor	r22, r22
    6a2a:	77 27       	eor	r23, r23
    6a2c:	0c 94 9a 37 	jmp	0x6f34	; 0x6f34 <strtod>

00006a30 <__ftoa_engine>:
    6a30:	28 30       	cpi	r18, 0x08	; 8
    6a32:	08 f0       	brcs	.+2      	; 0x6a36 <__ftoa_engine+0x6>
    6a34:	27 e0       	ldi	r18, 0x07	; 7
    6a36:	33 27       	eor	r19, r19
    6a38:	da 01       	movw	r26, r20
    6a3a:	99 0f       	add	r25, r25
    6a3c:	31 1d       	adc	r19, r1
    6a3e:	87 fd       	sbrc	r24, 7
    6a40:	91 60       	ori	r25, 0x01	; 1
    6a42:	00 96       	adiw	r24, 0x00	; 0
    6a44:	61 05       	cpc	r22, r1
    6a46:	71 05       	cpc	r23, r1
    6a48:	39 f4       	brne	.+14     	; 0x6a58 <__ftoa_engine+0x28>
    6a4a:	32 60       	ori	r19, 0x02	; 2
    6a4c:	2e 5f       	subi	r18, 0xFE	; 254
    6a4e:	3d 93       	st	X+, r19
    6a50:	30 e3       	ldi	r19, 0x30	; 48
    6a52:	2a 95       	dec	r18
    6a54:	e1 f7       	brne	.-8      	; 0x6a4e <__ftoa_engine+0x1e>
    6a56:	08 95       	ret
    6a58:	9f 3f       	cpi	r25, 0xFF	; 255
    6a5a:	30 f0       	brcs	.+12     	; 0x6a68 <__ftoa_engine+0x38>
    6a5c:	80 38       	cpi	r24, 0x80	; 128
    6a5e:	71 05       	cpc	r23, r1
    6a60:	61 05       	cpc	r22, r1
    6a62:	09 f0       	breq	.+2      	; 0x6a66 <__ftoa_engine+0x36>
    6a64:	3c 5f       	subi	r19, 0xFC	; 252
    6a66:	3c 5f       	subi	r19, 0xFC	; 252
    6a68:	3d 93       	st	X+, r19
    6a6a:	91 30       	cpi	r25, 0x01	; 1
    6a6c:	08 f0       	brcs	.+2      	; 0x6a70 <__ftoa_engine+0x40>
    6a6e:	80 68       	ori	r24, 0x80	; 128
    6a70:	91 1d       	adc	r25, r1
    6a72:	df 93       	push	r29
    6a74:	cf 93       	push	r28
    6a76:	1f 93       	push	r17
    6a78:	0f 93       	push	r16
    6a7a:	ff 92       	push	r15
    6a7c:	ef 92       	push	r14
    6a7e:	19 2f       	mov	r17, r25
    6a80:	98 7f       	andi	r25, 0xF8	; 248
    6a82:	96 95       	lsr	r25
    6a84:	e9 2f       	mov	r30, r25
    6a86:	96 95       	lsr	r25
    6a88:	96 95       	lsr	r25
    6a8a:	e9 0f       	add	r30, r25
    6a8c:	ff 27       	eor	r31, r31
    6a8e:	ee 57       	subi	r30, 0x7E	; 126
    6a90:	fd 4f       	sbci	r31, 0xFD	; 253
    6a92:	99 27       	eor	r25, r25
    6a94:	33 27       	eor	r19, r19
    6a96:	ee 24       	eor	r14, r14
    6a98:	ff 24       	eor	r15, r15
    6a9a:	a7 01       	movw	r20, r14
    6a9c:	e7 01       	movw	r28, r14
    6a9e:	05 90       	lpm	r0, Z+
    6aa0:	08 94       	sec
    6aa2:	07 94       	ror	r0
    6aa4:	28 f4       	brcc	.+10     	; 0x6ab0 <__ftoa_engine+0x80>
    6aa6:	36 0f       	add	r19, r22
    6aa8:	e7 1e       	adc	r14, r23
    6aaa:	f8 1e       	adc	r15, r24
    6aac:	49 1f       	adc	r20, r25
    6aae:	51 1d       	adc	r21, r1
    6ab0:	66 0f       	add	r22, r22
    6ab2:	77 1f       	adc	r23, r23
    6ab4:	88 1f       	adc	r24, r24
    6ab6:	99 1f       	adc	r25, r25
    6ab8:	06 94       	lsr	r0
    6aba:	a1 f7       	brne	.-24     	; 0x6aa4 <__ftoa_engine+0x74>
    6abc:	05 90       	lpm	r0, Z+
    6abe:	07 94       	ror	r0
    6ac0:	28 f4       	brcc	.+10     	; 0x6acc <__ftoa_engine+0x9c>
    6ac2:	e7 0e       	add	r14, r23
    6ac4:	f8 1e       	adc	r15, r24
    6ac6:	49 1f       	adc	r20, r25
    6ac8:	56 1f       	adc	r21, r22
    6aca:	c1 1d       	adc	r28, r1
    6acc:	77 0f       	add	r23, r23
    6ace:	88 1f       	adc	r24, r24
    6ad0:	99 1f       	adc	r25, r25
    6ad2:	66 1f       	adc	r22, r22
    6ad4:	06 94       	lsr	r0
    6ad6:	a1 f7       	brne	.-24     	; 0x6ac0 <__ftoa_engine+0x90>
    6ad8:	05 90       	lpm	r0, Z+
    6ada:	07 94       	ror	r0
    6adc:	28 f4       	brcc	.+10     	; 0x6ae8 <__ftoa_engine+0xb8>
    6ade:	f8 0e       	add	r15, r24
    6ae0:	49 1f       	adc	r20, r25
    6ae2:	56 1f       	adc	r21, r22
    6ae4:	c7 1f       	adc	r28, r23
    6ae6:	d1 1d       	adc	r29, r1
    6ae8:	88 0f       	add	r24, r24
    6aea:	99 1f       	adc	r25, r25
    6aec:	66 1f       	adc	r22, r22
    6aee:	77 1f       	adc	r23, r23
    6af0:	06 94       	lsr	r0
    6af2:	a1 f7       	brne	.-24     	; 0x6adc <__ftoa_engine+0xac>
    6af4:	05 90       	lpm	r0, Z+
    6af6:	07 94       	ror	r0
    6af8:	20 f4       	brcc	.+8      	; 0x6b02 <__ftoa_engine+0xd2>
    6afa:	49 0f       	add	r20, r25
    6afc:	56 1f       	adc	r21, r22
    6afe:	c7 1f       	adc	r28, r23
    6b00:	d8 1f       	adc	r29, r24
    6b02:	99 0f       	add	r25, r25
    6b04:	66 1f       	adc	r22, r22
    6b06:	77 1f       	adc	r23, r23
    6b08:	88 1f       	adc	r24, r24
    6b0a:	06 94       	lsr	r0
    6b0c:	a9 f7       	brne	.-22     	; 0x6af8 <__ftoa_engine+0xc8>
    6b0e:	84 91       	lpm	r24, Z
    6b10:	10 95       	com	r17
    6b12:	17 70       	andi	r17, 0x07	; 7
    6b14:	41 f0       	breq	.+16     	; 0x6b26 <__ftoa_engine+0xf6>
    6b16:	d6 95       	lsr	r29
    6b18:	c7 95       	ror	r28
    6b1a:	57 95       	ror	r21
    6b1c:	47 95       	ror	r20
    6b1e:	f7 94       	ror	r15
    6b20:	e7 94       	ror	r14
    6b22:	1a 95       	dec	r17
    6b24:	c1 f7       	brne	.-16     	; 0x6b16 <__ftoa_engine+0xe6>
    6b26:	e8 e2       	ldi	r30, 0x28	; 40
    6b28:	f2 e0       	ldi	r31, 0x02	; 2
    6b2a:	68 94       	set
    6b2c:	15 90       	lpm	r1, Z+
    6b2e:	15 91       	lpm	r17, Z+
    6b30:	35 91       	lpm	r19, Z+
    6b32:	65 91       	lpm	r22, Z+
    6b34:	95 91       	lpm	r25, Z+
    6b36:	05 90       	lpm	r0, Z+
    6b38:	7f e2       	ldi	r23, 0x2F	; 47
    6b3a:	73 95       	inc	r23
    6b3c:	e1 18       	sub	r14, r1
    6b3e:	f1 0a       	sbc	r15, r17
    6b40:	43 0b       	sbc	r20, r19
    6b42:	56 0b       	sbc	r21, r22
    6b44:	c9 0b       	sbc	r28, r25
    6b46:	d0 09       	sbc	r29, r0
    6b48:	c0 f7       	brcc	.-16     	; 0x6b3a <__ftoa_engine+0x10a>
    6b4a:	e1 0c       	add	r14, r1
    6b4c:	f1 1e       	adc	r15, r17
    6b4e:	43 1f       	adc	r20, r19
    6b50:	56 1f       	adc	r21, r22
    6b52:	c9 1f       	adc	r28, r25
    6b54:	d0 1d       	adc	r29, r0
    6b56:	7e f4       	brtc	.+30     	; 0x6b76 <__ftoa_engine+0x146>
    6b58:	70 33       	cpi	r23, 0x30	; 48
    6b5a:	11 f4       	brne	.+4      	; 0x6b60 <__ftoa_engine+0x130>
    6b5c:	8a 95       	dec	r24
    6b5e:	e6 cf       	rjmp	.-52     	; 0x6b2c <__ftoa_engine+0xfc>
    6b60:	e8 94       	clt
    6b62:	01 50       	subi	r16, 0x01	; 1
    6b64:	30 f0       	brcs	.+12     	; 0x6b72 <__ftoa_engine+0x142>
    6b66:	08 0f       	add	r16, r24
    6b68:	0a f4       	brpl	.+2      	; 0x6b6c <__ftoa_engine+0x13c>
    6b6a:	00 27       	eor	r16, r16
    6b6c:	02 17       	cp	r16, r18
    6b6e:	08 f4       	brcc	.+2      	; 0x6b72 <__ftoa_engine+0x142>
    6b70:	20 2f       	mov	r18, r16
    6b72:	23 95       	inc	r18
    6b74:	02 2f       	mov	r16, r18
    6b76:	7a 33       	cpi	r23, 0x3A	; 58
    6b78:	28 f0       	brcs	.+10     	; 0x6b84 <__ftoa_engine+0x154>
    6b7a:	79 e3       	ldi	r23, 0x39	; 57
    6b7c:	7d 93       	st	X+, r23
    6b7e:	2a 95       	dec	r18
    6b80:	e9 f7       	brne	.-6      	; 0x6b7c <__ftoa_engine+0x14c>
    6b82:	10 c0       	rjmp	.+32     	; 0x6ba4 <__ftoa_engine+0x174>
    6b84:	7d 93       	st	X+, r23
    6b86:	2a 95       	dec	r18
    6b88:	89 f6       	brne	.-94     	; 0x6b2c <__ftoa_engine+0xfc>
    6b8a:	06 94       	lsr	r0
    6b8c:	97 95       	ror	r25
    6b8e:	67 95       	ror	r22
    6b90:	37 95       	ror	r19
    6b92:	17 95       	ror	r17
    6b94:	17 94       	ror	r1
    6b96:	e1 18       	sub	r14, r1
    6b98:	f1 0a       	sbc	r15, r17
    6b9a:	43 0b       	sbc	r20, r19
    6b9c:	56 0b       	sbc	r21, r22
    6b9e:	c9 0b       	sbc	r28, r25
    6ba0:	d0 09       	sbc	r29, r0
    6ba2:	98 f0       	brcs	.+38     	; 0x6bca <__ftoa_engine+0x19a>
    6ba4:	23 95       	inc	r18
    6ba6:	7e 91       	ld	r23, -X
    6ba8:	73 95       	inc	r23
    6baa:	7a 33       	cpi	r23, 0x3A	; 58
    6bac:	08 f0       	brcs	.+2      	; 0x6bb0 <__ftoa_engine+0x180>
    6bae:	70 e3       	ldi	r23, 0x30	; 48
    6bb0:	7c 93       	st	X, r23
    6bb2:	20 13       	cpse	r18, r16
    6bb4:	b8 f7       	brcc	.-18     	; 0x6ba4 <__ftoa_engine+0x174>
    6bb6:	7e 91       	ld	r23, -X
    6bb8:	70 61       	ori	r23, 0x10	; 16
    6bba:	7d 93       	st	X+, r23
    6bbc:	30 f0       	brcs	.+12     	; 0x6bca <__ftoa_engine+0x19a>
    6bbe:	83 95       	inc	r24
    6bc0:	71 e3       	ldi	r23, 0x31	; 49
    6bc2:	7d 93       	st	X+, r23
    6bc4:	70 e3       	ldi	r23, 0x30	; 48
    6bc6:	2a 95       	dec	r18
    6bc8:	e1 f7       	brne	.-8      	; 0x6bc2 <__ftoa_engine+0x192>
    6bca:	11 24       	eor	r1, r1
    6bcc:	ef 90       	pop	r14
    6bce:	ff 90       	pop	r15
    6bd0:	0f 91       	pop	r16
    6bd2:	1f 91       	pop	r17
    6bd4:	cf 91       	pop	r28
    6bd6:	df 91       	pop	r29
    6bd8:	99 27       	eor	r25, r25
    6bda:	87 fd       	sbrc	r24, 7
    6bdc:	90 95       	com	r25
    6bde:	08 95       	ret

00006be0 <strnlen_P>:
    6be0:	fc 01       	movw	r30, r24
    6be2:	05 90       	lpm	r0, Z+
    6be4:	61 50       	subi	r22, 0x01	; 1
    6be6:	70 40       	sbci	r23, 0x00	; 0
    6be8:	01 10       	cpse	r0, r1
    6bea:	d8 f7       	brcc	.-10     	; 0x6be2 <strnlen_P+0x2>
    6bec:	80 95       	com	r24
    6bee:	90 95       	com	r25
    6bf0:	8e 0f       	add	r24, r30
    6bf2:	9f 1f       	adc	r25, r31
    6bf4:	08 95       	ret

00006bf6 <strtok>:
    6bf6:	4c e9       	ldi	r20, 0x9C	; 156
    6bf8:	51 e2       	ldi	r21, 0x21	; 33
    6bfa:	0c 94 3b 36 	jmp	0x6c76	; 0x6c76 <strtok_r>

00006bfe <memcpy>:
    6bfe:	fb 01       	movw	r30, r22
    6c00:	dc 01       	movw	r26, r24
    6c02:	02 c0       	rjmp	.+4      	; 0x6c08 <memcpy+0xa>
    6c04:	01 90       	ld	r0, Z+
    6c06:	0d 92       	st	X+, r0
    6c08:	41 50       	subi	r20, 0x01	; 1
    6c0a:	50 40       	sbci	r21, 0x00	; 0
    6c0c:	d8 f7       	brcc	.-10     	; 0x6c04 <memcpy+0x6>
    6c0e:	08 95       	ret

00006c10 <memset>:
    6c10:	dc 01       	movw	r26, r24
    6c12:	01 c0       	rjmp	.+2      	; 0x6c16 <memset+0x6>
    6c14:	6d 93       	st	X+, r22
    6c16:	41 50       	subi	r20, 0x01	; 1
    6c18:	50 40       	sbci	r21, 0x00	; 0
    6c1a:	e0 f7       	brcc	.-8      	; 0x6c14 <memset+0x4>
    6c1c:	08 95       	ret

00006c1e <strcpy>:
    6c1e:	fb 01       	movw	r30, r22
    6c20:	dc 01       	movw	r26, r24
    6c22:	01 90       	ld	r0, Z+
    6c24:	0d 92       	st	X+, r0
    6c26:	00 20       	and	r0, r0
    6c28:	e1 f7       	brne	.-8      	; 0x6c22 <strcpy+0x4>
    6c2a:	08 95       	ret

00006c2c <strnlen>:
    6c2c:	fc 01       	movw	r30, r24
    6c2e:	61 50       	subi	r22, 0x01	; 1
    6c30:	70 40       	sbci	r23, 0x00	; 0
    6c32:	01 90       	ld	r0, Z+
    6c34:	01 10       	cpse	r0, r1
    6c36:	d8 f7       	brcc	.-10     	; 0x6c2e <strnlen+0x2>
    6c38:	80 95       	com	r24
    6c3a:	90 95       	com	r25
    6c3c:	8e 0f       	add	r24, r30
    6c3e:	9f 1f       	adc	r25, r31
    6c40:	08 95       	ret

00006c42 <strstr>:
    6c42:	fb 01       	movw	r30, r22
    6c44:	51 91       	ld	r21, Z+
    6c46:	55 23       	and	r21, r21
    6c48:	a9 f0       	breq	.+42     	; 0x6c74 <strstr+0x32>
    6c4a:	bf 01       	movw	r22, r30
    6c4c:	dc 01       	movw	r26, r24
    6c4e:	4d 91       	ld	r20, X+
    6c50:	45 17       	cp	r20, r21
    6c52:	41 11       	cpse	r20, r1
    6c54:	e1 f7       	brne	.-8      	; 0x6c4e <strstr+0xc>
    6c56:	59 f4       	brne	.+22     	; 0x6c6e <strstr+0x2c>
    6c58:	cd 01       	movw	r24, r26
    6c5a:	01 90       	ld	r0, Z+
    6c5c:	00 20       	and	r0, r0
    6c5e:	49 f0       	breq	.+18     	; 0x6c72 <strstr+0x30>
    6c60:	4d 91       	ld	r20, X+
    6c62:	40 15       	cp	r20, r0
    6c64:	41 11       	cpse	r20, r1
    6c66:	c9 f3       	breq	.-14     	; 0x6c5a <strstr+0x18>
    6c68:	fb 01       	movw	r30, r22
    6c6a:	41 11       	cpse	r20, r1
    6c6c:	ef cf       	rjmp	.-34     	; 0x6c4c <strstr+0xa>
    6c6e:	81 e0       	ldi	r24, 0x01	; 1
    6c70:	90 e0       	ldi	r25, 0x00	; 0
    6c72:	01 97       	sbiw	r24, 0x01	; 1
    6c74:	08 95       	ret

00006c76 <strtok_r>:
    6c76:	fa 01       	movw	r30, r20
    6c78:	a1 91       	ld	r26, Z+
    6c7a:	b0 81       	ld	r27, Z
    6c7c:	00 97       	sbiw	r24, 0x00	; 0
    6c7e:	19 f4       	brne	.+6      	; 0x6c86 <strtok_r+0x10>
    6c80:	10 97       	sbiw	r26, 0x00	; 0
    6c82:	e1 f0       	breq	.+56     	; 0x6cbc <strtok_r+0x46>
    6c84:	cd 01       	movw	r24, r26
    6c86:	dc 01       	movw	r26, r24
    6c88:	cd 01       	movw	r24, r26
    6c8a:	0d 90       	ld	r0, X+
    6c8c:	00 20       	and	r0, r0
    6c8e:	11 f4       	brne	.+4      	; 0x6c94 <strtok_r+0x1e>
    6c90:	c0 01       	movw	r24, r0
    6c92:	13 c0       	rjmp	.+38     	; 0x6cba <strtok_r+0x44>
    6c94:	fb 01       	movw	r30, r22
    6c96:	21 91       	ld	r18, Z+
    6c98:	22 23       	and	r18, r18
    6c9a:	19 f0       	breq	.+6      	; 0x6ca2 <strtok_r+0x2c>
    6c9c:	20 15       	cp	r18, r0
    6c9e:	d9 f7       	brne	.-10     	; 0x6c96 <strtok_r+0x20>
    6ca0:	f3 cf       	rjmp	.-26     	; 0x6c88 <strtok_r+0x12>
    6ca2:	fb 01       	movw	r30, r22
    6ca4:	21 91       	ld	r18, Z+
    6ca6:	20 15       	cp	r18, r0
    6ca8:	19 f4       	brne	.+6      	; 0x6cb0 <strtok_r+0x3a>
    6caa:	1e 92       	st	-X, r1
    6cac:	11 96       	adiw	r26, 0x01	; 1
    6cae:	06 c0       	rjmp	.+12     	; 0x6cbc <strtok_r+0x46>
    6cb0:	22 23       	and	r18, r18
    6cb2:	c1 f7       	brne	.-16     	; 0x6ca4 <strtok_r+0x2e>
    6cb4:	0d 90       	ld	r0, X+
    6cb6:	00 20       	and	r0, r0
    6cb8:	a1 f7       	brne	.-24     	; 0x6ca2 <strtok_r+0x2c>
    6cba:	d0 01       	movw	r26, r0
    6cbc:	fa 01       	movw	r30, r20
    6cbe:	a1 93       	st	Z+, r26
    6cc0:	b0 83       	st	Z, r27
    6cc2:	08 95       	ret

00006cc4 <fgets>:
    6cc4:	cf 92       	push	r12
    6cc6:	df 92       	push	r13
    6cc8:	ef 92       	push	r14
    6cca:	ff 92       	push	r15
    6ccc:	0f 93       	push	r16
    6cce:	1f 93       	push	r17
    6cd0:	cf 93       	push	r28
    6cd2:	df 93       	push	r29
    6cd4:	fa 01       	movw	r30, r20
    6cd6:	23 81       	ldd	r18, Z+3	; 0x03
    6cd8:	20 fd       	sbrc	r18, 0
    6cda:	03 c0       	rjmp	.+6      	; 0x6ce2 <fgets+0x1e>
    6cdc:	80 e0       	ldi	r24, 0x00	; 0
    6cde:	90 e0       	ldi	r25, 0x00	; 0
    6ce0:	1a c0       	rjmp	.+52     	; 0x6d16 <fgets+0x52>
    6ce2:	16 16       	cp	r1, r22
    6ce4:	17 06       	cpc	r1, r23
    6ce6:	d4 f7       	brge	.-12     	; 0x6cdc <fgets+0x18>
    6ce8:	7a 01       	movw	r14, r20
    6cea:	8c 01       	movw	r16, r24
    6cec:	eb 01       	movw	r28, r22
    6cee:	6c 01       	movw	r12, r24
    6cf0:	c1 30       	cpi	r28, 0x01	; 1
    6cf2:	d1 05       	cpc	r29, r1
    6cf4:	69 f0       	breq	.+26     	; 0x6d10 <fgets+0x4c>
    6cf6:	c7 01       	movw	r24, r14
    6cf8:	0e 94 17 39 	call	0x722e	; 0x722e <fgetc>
    6cfc:	8f 3f       	cpi	r24, 0xFF	; 255
    6cfe:	ff ef       	ldi	r31, 0xFF	; 255
    6d00:	9f 07       	cpc	r25, r31
    6d02:	61 f3       	breq	.-40     	; 0x6cdc <fgets+0x18>
    6d04:	f6 01       	movw	r30, r12
    6d06:	81 93       	st	Z+, r24
    6d08:	6f 01       	movw	r12, r30
    6d0a:	21 97       	sbiw	r28, 0x01	; 1
    6d0c:	0a 97       	sbiw	r24, 0x0a	; 10
    6d0e:	81 f7       	brne	.-32     	; 0x6cf0 <fgets+0x2c>
    6d10:	f6 01       	movw	r30, r12
    6d12:	10 82       	st	Z, r1
    6d14:	c8 01       	movw	r24, r16
    6d16:	df 91       	pop	r29
    6d18:	cf 91       	pop	r28
    6d1a:	1f 91       	pop	r17
    6d1c:	0f 91       	pop	r16
    6d1e:	ff 90       	pop	r15
    6d20:	ef 90       	pop	r14
    6d22:	df 90       	pop	r13
    6d24:	cf 90       	pop	r12
    6d26:	08 95       	ret

00006d28 <fputc>:
    6d28:	0f 93       	push	r16
    6d2a:	1f 93       	push	r17
    6d2c:	cf 93       	push	r28
    6d2e:	df 93       	push	r29
    6d30:	fb 01       	movw	r30, r22
    6d32:	23 81       	ldd	r18, Z+3	; 0x03
    6d34:	21 fd       	sbrc	r18, 1
    6d36:	03 c0       	rjmp	.+6      	; 0x6d3e <fputc+0x16>
    6d38:	8f ef       	ldi	r24, 0xFF	; 255
    6d3a:	9f ef       	ldi	r25, 0xFF	; 255
    6d3c:	2c c0       	rjmp	.+88     	; 0x6d96 <fputc+0x6e>
    6d3e:	22 ff       	sbrs	r18, 2
    6d40:	16 c0       	rjmp	.+44     	; 0x6d6e <fputc+0x46>
    6d42:	46 81       	ldd	r20, Z+6	; 0x06
    6d44:	57 81       	ldd	r21, Z+7	; 0x07
    6d46:	24 81       	ldd	r18, Z+4	; 0x04
    6d48:	35 81       	ldd	r19, Z+5	; 0x05
    6d4a:	42 17       	cp	r20, r18
    6d4c:	53 07       	cpc	r21, r19
    6d4e:	44 f4       	brge	.+16     	; 0x6d60 <fputc+0x38>
    6d50:	a0 81       	ld	r26, Z
    6d52:	b1 81       	ldd	r27, Z+1	; 0x01
    6d54:	9d 01       	movw	r18, r26
    6d56:	2f 5f       	subi	r18, 0xFF	; 255
    6d58:	3f 4f       	sbci	r19, 0xFF	; 255
    6d5a:	20 83       	st	Z, r18
    6d5c:	31 83       	std	Z+1, r19	; 0x01
    6d5e:	8c 93       	st	X, r24
    6d60:	26 81       	ldd	r18, Z+6	; 0x06
    6d62:	37 81       	ldd	r19, Z+7	; 0x07
    6d64:	2f 5f       	subi	r18, 0xFF	; 255
    6d66:	3f 4f       	sbci	r19, 0xFF	; 255
    6d68:	26 83       	std	Z+6, r18	; 0x06
    6d6a:	37 83       	std	Z+7, r19	; 0x07
    6d6c:	14 c0       	rjmp	.+40     	; 0x6d96 <fputc+0x6e>
    6d6e:	8b 01       	movw	r16, r22
    6d70:	ec 01       	movw	r28, r24
    6d72:	fb 01       	movw	r30, r22
    6d74:	00 84       	ldd	r0, Z+8	; 0x08
    6d76:	f1 85       	ldd	r31, Z+9	; 0x09
    6d78:	e0 2d       	mov	r30, r0
    6d7a:	19 95       	eicall
    6d7c:	89 2b       	or	r24, r25
    6d7e:	e1 f6       	brne	.-72     	; 0x6d38 <fputc+0x10>
    6d80:	d8 01       	movw	r26, r16
    6d82:	16 96       	adiw	r26, 0x06	; 6
    6d84:	8d 91       	ld	r24, X+
    6d86:	9c 91       	ld	r25, X
    6d88:	17 97       	sbiw	r26, 0x07	; 7
    6d8a:	01 96       	adiw	r24, 0x01	; 1
    6d8c:	16 96       	adiw	r26, 0x06	; 6
    6d8e:	8d 93       	st	X+, r24
    6d90:	9c 93       	st	X, r25
    6d92:	17 97       	sbiw	r26, 0x07	; 7
    6d94:	ce 01       	movw	r24, r28
    6d96:	df 91       	pop	r29
    6d98:	cf 91       	pop	r28
    6d9a:	1f 91       	pop	r17
    6d9c:	0f 91       	pop	r16
    6d9e:	08 95       	ret

00006da0 <printf>:
    6da0:	cf 93       	push	r28
    6da2:	df 93       	push	r29
    6da4:	cd b7       	in	r28, 0x3d	; 61
    6da6:	de b7       	in	r29, 0x3e	; 62
    6da8:	ae 01       	movw	r20, r28
    6daa:	4a 5f       	subi	r20, 0xFA	; 250
    6dac:	5f 4f       	sbci	r21, 0xFF	; 255
    6dae:	fa 01       	movw	r30, r20
    6db0:	61 91       	ld	r22, Z+
    6db2:	71 91       	ld	r23, Z+
    6db4:	af 01       	movw	r20, r30
    6db6:	80 91 f9 26 	lds	r24, 0x26F9	; 0x8026f9 <__iob+0x2>
    6dba:	90 91 fa 26 	lds	r25, 0x26FA	; 0x8026fa <__iob+0x3>
    6dbe:	0e 94 e7 2f 	call	0x5fce	; 0x5fce <vfprintf>
    6dc2:	df 91       	pop	r29
    6dc4:	cf 91       	pop	r28
    6dc6:	08 95       	ret

00006dc8 <printf_P>:
    6dc8:	0f 93       	push	r16
    6dca:	1f 93       	push	r17
    6dcc:	cf 93       	push	r28
    6dce:	df 93       	push	r29
    6dd0:	cd b7       	in	r28, 0x3d	; 61
    6dd2:	de b7       	in	r29, 0x3e	; 62
    6dd4:	ae 01       	movw	r20, r28
    6dd6:	48 5f       	subi	r20, 0xF8	; 248
    6dd8:	5f 4f       	sbci	r21, 0xFF	; 255
    6dda:	da 01       	movw	r26, r20
    6ddc:	6d 91       	ld	r22, X+
    6dde:	7d 91       	ld	r23, X+
    6de0:	ad 01       	movw	r20, r26
    6de2:	07 ef       	ldi	r16, 0xF7	; 247
    6de4:	16 e2       	ldi	r17, 0x26	; 38
    6de6:	f8 01       	movw	r30, r16
    6de8:	82 81       	ldd	r24, Z+2	; 0x02
    6dea:	93 81       	ldd	r25, Z+3	; 0x03
    6dec:	dc 01       	movw	r26, r24
    6dee:	13 96       	adiw	r26, 0x03	; 3
    6df0:	2c 91       	ld	r18, X
    6df2:	13 97       	sbiw	r26, 0x03	; 3
    6df4:	28 60       	ori	r18, 0x08	; 8
    6df6:	13 96       	adiw	r26, 0x03	; 3
    6df8:	2c 93       	st	X, r18
    6dfa:	0e 94 e7 2f 	call	0x5fce	; 0x5fce <vfprintf>
    6dfe:	d8 01       	movw	r26, r16
    6e00:	12 96       	adiw	r26, 0x02	; 2
    6e02:	ed 91       	ld	r30, X+
    6e04:	fc 91       	ld	r31, X
    6e06:	13 97       	sbiw	r26, 0x03	; 3
    6e08:	23 81       	ldd	r18, Z+3	; 0x03
    6e0a:	27 7f       	andi	r18, 0xF7	; 247
    6e0c:	23 83       	std	Z+3, r18	; 0x03
    6e0e:	df 91       	pop	r29
    6e10:	cf 91       	pop	r28
    6e12:	1f 91       	pop	r17
    6e14:	0f 91       	pop	r16
    6e16:	08 95       	ret

00006e18 <puts>:
    6e18:	0f 93       	push	r16
    6e1a:	1f 93       	push	r17
    6e1c:	cf 93       	push	r28
    6e1e:	df 93       	push	r29
    6e20:	e0 91 f9 26 	lds	r30, 0x26F9	; 0x8026f9 <__iob+0x2>
    6e24:	f0 91 fa 26 	lds	r31, 0x26FA	; 0x8026fa <__iob+0x3>
    6e28:	23 81       	ldd	r18, Z+3	; 0x03
    6e2a:	21 ff       	sbrs	r18, 1
    6e2c:	1b c0       	rjmp	.+54     	; 0x6e64 <puts+0x4c>
    6e2e:	8c 01       	movw	r16, r24
    6e30:	d0 e0       	ldi	r29, 0x00	; 0
    6e32:	c0 e0       	ldi	r28, 0x00	; 0
    6e34:	f8 01       	movw	r30, r16
    6e36:	81 91       	ld	r24, Z+
    6e38:	8f 01       	movw	r16, r30
    6e3a:	60 91 f9 26 	lds	r22, 0x26F9	; 0x8026f9 <__iob+0x2>
    6e3e:	70 91 fa 26 	lds	r23, 0x26FA	; 0x8026fa <__iob+0x3>
    6e42:	db 01       	movw	r26, r22
    6e44:	18 96       	adiw	r26, 0x08	; 8
    6e46:	ed 91       	ld	r30, X+
    6e48:	fc 91       	ld	r31, X
    6e4a:	19 97       	sbiw	r26, 0x09	; 9
    6e4c:	88 23       	and	r24, r24
    6e4e:	31 f0       	breq	.+12     	; 0x6e5c <puts+0x44>
    6e50:	19 95       	eicall
    6e52:	89 2b       	or	r24, r25
    6e54:	79 f3       	breq	.-34     	; 0x6e34 <puts+0x1c>
    6e56:	df ef       	ldi	r29, 0xFF	; 255
    6e58:	cf ef       	ldi	r28, 0xFF	; 255
    6e5a:	ec cf       	rjmp	.-40     	; 0x6e34 <puts+0x1c>
    6e5c:	8a e0       	ldi	r24, 0x0A	; 10
    6e5e:	19 95       	eicall
    6e60:	89 2b       	or	r24, r25
    6e62:	19 f0       	breq	.+6      	; 0x6e6a <puts+0x52>
    6e64:	8f ef       	ldi	r24, 0xFF	; 255
    6e66:	9f ef       	ldi	r25, 0xFF	; 255
    6e68:	02 c0       	rjmp	.+4      	; 0x6e6e <puts+0x56>
    6e6a:	8d 2f       	mov	r24, r29
    6e6c:	9c 2f       	mov	r25, r28
    6e6e:	df 91       	pop	r29
    6e70:	cf 91       	pop	r28
    6e72:	1f 91       	pop	r17
    6e74:	0f 91       	pop	r16
    6e76:	08 95       	ret

00006e78 <__ultoa_invert>:
    6e78:	fa 01       	movw	r30, r20
    6e7a:	aa 27       	eor	r26, r26
    6e7c:	28 30       	cpi	r18, 0x08	; 8
    6e7e:	51 f1       	breq	.+84     	; 0x6ed4 <__ultoa_invert+0x5c>
    6e80:	20 31       	cpi	r18, 0x10	; 16
    6e82:	81 f1       	breq	.+96     	; 0x6ee4 <__ultoa_invert+0x6c>
    6e84:	e8 94       	clt
    6e86:	6f 93       	push	r22
    6e88:	6e 7f       	andi	r22, 0xFE	; 254
    6e8a:	6e 5f       	subi	r22, 0xFE	; 254
    6e8c:	7f 4f       	sbci	r23, 0xFF	; 255
    6e8e:	8f 4f       	sbci	r24, 0xFF	; 255
    6e90:	9f 4f       	sbci	r25, 0xFF	; 255
    6e92:	af 4f       	sbci	r26, 0xFF	; 255
    6e94:	b1 e0       	ldi	r27, 0x01	; 1
    6e96:	3e d0       	rcall	.+124    	; 0x6f14 <__ultoa_invert+0x9c>
    6e98:	b4 e0       	ldi	r27, 0x04	; 4
    6e9a:	3c d0       	rcall	.+120    	; 0x6f14 <__ultoa_invert+0x9c>
    6e9c:	67 0f       	add	r22, r23
    6e9e:	78 1f       	adc	r23, r24
    6ea0:	89 1f       	adc	r24, r25
    6ea2:	9a 1f       	adc	r25, r26
    6ea4:	a1 1d       	adc	r26, r1
    6ea6:	68 0f       	add	r22, r24
    6ea8:	79 1f       	adc	r23, r25
    6eaa:	8a 1f       	adc	r24, r26
    6eac:	91 1d       	adc	r25, r1
    6eae:	a1 1d       	adc	r26, r1
    6eb0:	6a 0f       	add	r22, r26
    6eb2:	71 1d       	adc	r23, r1
    6eb4:	81 1d       	adc	r24, r1
    6eb6:	91 1d       	adc	r25, r1
    6eb8:	a1 1d       	adc	r26, r1
    6eba:	20 d0       	rcall	.+64     	; 0x6efc <__ultoa_invert+0x84>
    6ebc:	09 f4       	brne	.+2      	; 0x6ec0 <__ultoa_invert+0x48>
    6ebe:	68 94       	set
    6ec0:	3f 91       	pop	r19
    6ec2:	2a e0       	ldi	r18, 0x0A	; 10
    6ec4:	26 9f       	mul	r18, r22
    6ec6:	11 24       	eor	r1, r1
    6ec8:	30 19       	sub	r19, r0
    6eca:	30 5d       	subi	r19, 0xD0	; 208
    6ecc:	31 93       	st	Z+, r19
    6ece:	de f6       	brtc	.-74     	; 0x6e86 <__ultoa_invert+0xe>
    6ed0:	cf 01       	movw	r24, r30
    6ed2:	08 95       	ret
    6ed4:	46 2f       	mov	r20, r22
    6ed6:	47 70       	andi	r20, 0x07	; 7
    6ed8:	40 5d       	subi	r20, 0xD0	; 208
    6eda:	41 93       	st	Z+, r20
    6edc:	b3 e0       	ldi	r27, 0x03	; 3
    6ede:	0f d0       	rcall	.+30     	; 0x6efe <__ultoa_invert+0x86>
    6ee0:	c9 f7       	brne	.-14     	; 0x6ed4 <__ultoa_invert+0x5c>
    6ee2:	f6 cf       	rjmp	.-20     	; 0x6ed0 <__ultoa_invert+0x58>
    6ee4:	46 2f       	mov	r20, r22
    6ee6:	4f 70       	andi	r20, 0x0F	; 15
    6ee8:	40 5d       	subi	r20, 0xD0	; 208
    6eea:	4a 33       	cpi	r20, 0x3A	; 58
    6eec:	18 f0       	brcs	.+6      	; 0x6ef4 <__ultoa_invert+0x7c>
    6eee:	49 5d       	subi	r20, 0xD9	; 217
    6ef0:	31 fd       	sbrc	r19, 1
    6ef2:	40 52       	subi	r20, 0x20	; 32
    6ef4:	41 93       	st	Z+, r20
    6ef6:	02 d0       	rcall	.+4      	; 0x6efc <__ultoa_invert+0x84>
    6ef8:	a9 f7       	brne	.-22     	; 0x6ee4 <__ultoa_invert+0x6c>
    6efa:	ea cf       	rjmp	.-44     	; 0x6ed0 <__ultoa_invert+0x58>
    6efc:	b4 e0       	ldi	r27, 0x04	; 4
    6efe:	a6 95       	lsr	r26
    6f00:	97 95       	ror	r25
    6f02:	87 95       	ror	r24
    6f04:	77 95       	ror	r23
    6f06:	67 95       	ror	r22
    6f08:	ba 95       	dec	r27
    6f0a:	c9 f7       	brne	.-14     	; 0x6efe <__ultoa_invert+0x86>
    6f0c:	00 97       	sbiw	r24, 0x00	; 0
    6f0e:	61 05       	cpc	r22, r1
    6f10:	71 05       	cpc	r23, r1
    6f12:	08 95       	ret
    6f14:	9b 01       	movw	r18, r22
    6f16:	ac 01       	movw	r20, r24
    6f18:	0a 2e       	mov	r0, r26
    6f1a:	06 94       	lsr	r0
    6f1c:	57 95       	ror	r21
    6f1e:	47 95       	ror	r20
    6f20:	37 95       	ror	r19
    6f22:	27 95       	ror	r18
    6f24:	ba 95       	dec	r27
    6f26:	c9 f7       	brne	.-14     	; 0x6f1a <__ultoa_invert+0xa2>
    6f28:	62 0f       	add	r22, r18
    6f2a:	73 1f       	adc	r23, r19
    6f2c:	84 1f       	adc	r24, r20
    6f2e:	95 1f       	adc	r25, r21
    6f30:	a0 1d       	adc	r26, r0
    6f32:	08 95       	ret

00006f34 <strtod>:
    6f34:	8f 92       	push	r8
    6f36:	9f 92       	push	r9
    6f38:	af 92       	push	r10
    6f3a:	bf 92       	push	r11
    6f3c:	cf 92       	push	r12
    6f3e:	df 92       	push	r13
    6f40:	ef 92       	push	r14
    6f42:	ff 92       	push	r15
    6f44:	0f 93       	push	r16
    6f46:	1f 93       	push	r17
    6f48:	cf 93       	push	r28
    6f4a:	df 93       	push	r29
    6f4c:	ec 01       	movw	r28, r24
    6f4e:	6b 01       	movw	r12, r22
    6f50:	61 15       	cp	r22, r1
    6f52:	71 05       	cpc	r23, r1
    6f54:	19 f0       	breq	.+6      	; 0x6f5c <strtod+0x28>
    6f56:	fb 01       	movw	r30, r22
    6f58:	80 83       	st	Z, r24
    6f5a:	91 83       	std	Z+1, r25	; 0x01
    6f5c:	7e 01       	movw	r14, r28
    6f5e:	ff ef       	ldi	r31, 0xFF	; 255
    6f60:	ef 1a       	sub	r14, r31
    6f62:	ff 0a       	sbc	r15, r31
    6f64:	08 81       	ld	r16, Y
    6f66:	80 2f       	mov	r24, r16
    6f68:	90 e0       	ldi	r25, 0x00	; 0
    6f6a:	0e 94 f6 38 	call	0x71ec	; 0x71ec <isspace>
    6f6e:	89 2b       	or	r24, r25
    6f70:	11 f0       	breq	.+4      	; 0x6f76 <strtod+0x42>
    6f72:	e7 01       	movw	r28, r14
    6f74:	f3 cf       	rjmp	.-26     	; 0x6f5c <strtod+0x28>
    6f76:	0d 32       	cpi	r16, 0x2D	; 45
    6f78:	39 f4       	brne	.+14     	; 0x6f88 <strtod+0x54>
    6f7a:	7e 01       	movw	r14, r28
    6f7c:	82 e0       	ldi	r24, 0x02	; 2
    6f7e:	e8 0e       	add	r14, r24
    6f80:	f1 1c       	adc	r15, r1
    6f82:	09 81       	ldd	r16, Y+1	; 0x01
    6f84:	11 e0       	ldi	r17, 0x01	; 1
    6f86:	08 c0       	rjmp	.+16     	; 0x6f98 <strtod+0x64>
    6f88:	0b 32       	cpi	r16, 0x2B	; 43
    6f8a:	29 f4       	brne	.+10     	; 0x6f96 <strtod+0x62>
    6f8c:	7e 01       	movw	r14, r28
    6f8e:	92 e0       	ldi	r25, 0x02	; 2
    6f90:	e9 0e       	add	r14, r25
    6f92:	f1 1c       	adc	r15, r1
    6f94:	09 81       	ldd	r16, Y+1	; 0x01
    6f96:	10 e0       	ldi	r17, 0x00	; 0
    6f98:	e7 01       	movw	r28, r14
    6f9a:	21 97       	sbiw	r28, 0x01	; 1
    6f9c:	43 e0       	ldi	r20, 0x03	; 3
    6f9e:	50 e0       	ldi	r21, 0x00	; 0
    6fa0:	6a e2       	ldi	r22, 0x2A	; 42
    6fa2:	73 e0       	ldi	r23, 0x03	; 3
    6fa4:	ce 01       	movw	r24, r28
    6fa6:	0e 94 ff 38 	call	0x71fe	; 0x71fe <strncasecmp_P>
    6faa:	89 2b       	or	r24, r25
    6fac:	c1 f4       	brne	.+48     	; 0x6fde <strtod+0xaa>
    6fae:	23 96       	adiw	r28, 0x03	; 3
    6fb0:	45 e0       	ldi	r20, 0x05	; 5
    6fb2:	50 e0       	ldi	r21, 0x00	; 0
    6fb4:	65 e2       	ldi	r22, 0x25	; 37
    6fb6:	73 e0       	ldi	r23, 0x03	; 3
    6fb8:	ce 01       	movw	r24, r28
    6fba:	0e 94 ff 38 	call	0x71fe	; 0x71fe <strncasecmp_P>
    6fbe:	89 2b       	or	r24, r25
    6fc0:	09 f4       	brne	.+2      	; 0x6fc4 <strtod+0x90>
    6fc2:	25 96       	adiw	r28, 0x05	; 5
    6fc4:	c1 14       	cp	r12, r1
    6fc6:	d1 04       	cpc	r13, r1
    6fc8:	19 f0       	breq	.+6      	; 0x6fd0 <strtod+0x9c>
    6fca:	f6 01       	movw	r30, r12
    6fcc:	c0 83       	st	Z, r28
    6fce:	d1 83       	std	Z+1, r29	; 0x01
    6fd0:	11 11       	cpse	r17, r1
    6fd2:	f6 c0       	rjmp	.+492    	; 0x71c0 <strtod+0x28c>
    6fd4:	60 e0       	ldi	r22, 0x00	; 0
    6fd6:	70 e0       	ldi	r23, 0x00	; 0
    6fd8:	80 e8       	ldi	r24, 0x80	; 128
    6fda:	9f e7       	ldi	r25, 0x7F	; 127
    6fdc:	fa c0       	rjmp	.+500    	; 0x71d2 <strtod+0x29e>
    6fde:	43 e0       	ldi	r20, 0x03	; 3
    6fe0:	50 e0       	ldi	r21, 0x00	; 0
    6fe2:	62 e2       	ldi	r22, 0x22	; 34
    6fe4:	73 e0       	ldi	r23, 0x03	; 3
    6fe6:	ce 01       	movw	r24, r28
    6fe8:	0e 94 ff 38 	call	0x71fe	; 0x71fe <strncasecmp_P>
    6fec:	89 2b       	or	r24, r25
    6fee:	59 f4       	brne	.+22     	; 0x7006 <strtod+0xd2>
    6ff0:	c1 14       	cp	r12, r1
    6ff2:	d1 04       	cpc	r13, r1
    6ff4:	09 f4       	brne	.+2      	; 0x6ff8 <strtod+0xc4>
    6ff6:	e9 c0       	rjmp	.+466    	; 0x71ca <strtod+0x296>
    6ff8:	f2 e0       	ldi	r31, 0x02	; 2
    6ffa:	ef 0e       	add	r14, r31
    6ffc:	f1 1c       	adc	r15, r1
    6ffe:	f6 01       	movw	r30, r12
    7000:	e0 82       	st	Z, r14
    7002:	f1 82       	std	Z+1, r15	; 0x01
    7004:	e2 c0       	rjmp	.+452    	; 0x71ca <strtod+0x296>
    7006:	20 e0       	ldi	r18, 0x00	; 0
    7008:	30 e0       	ldi	r19, 0x00	; 0
    700a:	a9 01       	movw	r20, r18
    700c:	c0 e0       	ldi	r28, 0x00	; 0
    700e:	d0 e0       	ldi	r29, 0x00	; 0
    7010:	f7 01       	movw	r30, r14
    7012:	60 ed       	ldi	r22, 0xD0	; 208
    7014:	a6 2e       	mov	r10, r22
    7016:	a0 0e       	add	r10, r16
    7018:	89 e0       	ldi	r24, 0x09	; 9
    701a:	8a 15       	cp	r24, r10
    701c:	30 f1       	brcs	.+76     	; 0x706a <strtod+0x136>
    701e:	91 2f       	mov	r25, r17
    7020:	92 60       	ori	r25, 0x02	; 2
    7022:	b9 2e       	mov	r11, r25
    7024:	81 2f       	mov	r24, r17
    7026:	88 70       	andi	r24, 0x08	; 8
    7028:	12 ff       	sbrs	r17, 2
    702a:	04 c0       	rjmp	.+8      	; 0x7034 <strtod+0x100>
    702c:	81 11       	cpse	r24, r1
    702e:	24 c0       	rjmp	.+72     	; 0x7078 <strtod+0x144>
    7030:	21 96       	adiw	r28, 0x01	; 1
    7032:	22 c0       	rjmp	.+68     	; 0x7078 <strtod+0x144>
    7034:	81 11       	cpse	r24, r1
    7036:	21 97       	sbiw	r28, 0x01	; 1
    7038:	a5 e0       	ldi	r26, 0x05	; 5
    703a:	b0 e0       	ldi	r27, 0x00	; 0
    703c:	0e 94 e0 33 	call	0x67c0	; 0x67c0 <__muluhisi3>
    7040:	dc 01       	movw	r26, r24
    7042:	cb 01       	movw	r24, r22
    7044:	88 0f       	add	r24, r24
    7046:	99 1f       	adc	r25, r25
    7048:	aa 1f       	adc	r26, r26
    704a:	bb 1f       	adc	r27, r27
    704c:	9c 01       	movw	r18, r24
    704e:	ad 01       	movw	r20, r26
    7050:	2a 0d       	add	r18, r10
    7052:	31 1d       	adc	r19, r1
    7054:	41 1d       	adc	r20, r1
    7056:	51 1d       	adc	r21, r1
    7058:	28 39       	cpi	r18, 0x98	; 152
    705a:	89 e9       	ldi	r24, 0x99	; 153
    705c:	38 07       	cpc	r19, r24
    705e:	48 07       	cpc	r20, r24
    7060:	89 e1       	ldi	r24, 0x19	; 25
    7062:	58 07       	cpc	r21, r24
    7064:	48 f0       	brcs	.+18     	; 0x7078 <strtod+0x144>
    7066:	16 60       	ori	r17, 0x06	; 6
    7068:	06 c0       	rjmp	.+12     	; 0x7076 <strtod+0x142>
    706a:	9e ef       	ldi	r25, 0xFE	; 254
    706c:	a9 12       	cpse	r10, r25
    706e:	0a c0       	rjmp	.+20     	; 0x7084 <strtod+0x150>
    7070:	13 fd       	sbrc	r17, 3
    7072:	40 c0       	rjmp	.+128    	; 0x70f4 <strtod+0x1c0>
    7074:	18 60       	ori	r17, 0x08	; 8
    7076:	b1 2e       	mov	r11, r17
    7078:	8f ef       	ldi	r24, 0xFF	; 255
    707a:	e8 1a       	sub	r14, r24
    707c:	f8 0a       	sbc	r15, r24
    707e:	00 81       	ld	r16, Z
    7080:	1b 2d       	mov	r17, r11
    7082:	c6 cf       	rjmp	.-116    	; 0x7010 <strtod+0xdc>
    7084:	80 2f       	mov	r24, r16
    7086:	8f 7d       	andi	r24, 0xDF	; 223
    7088:	85 34       	cpi	r24, 0x45	; 69
    708a:	a1 f5       	brne	.+104    	; 0x70f4 <strtod+0x1c0>
    708c:	80 81       	ld	r24, Z
    708e:	8d 32       	cpi	r24, 0x2D	; 45
    7090:	11 f4       	brne	.+4      	; 0x7096 <strtod+0x162>
    7092:	10 61       	ori	r17, 0x10	; 16
    7094:	06 c0       	rjmp	.+12     	; 0x70a2 <strtod+0x16e>
    7096:	8b 32       	cpi	r24, 0x2B	; 43
    7098:	21 f0       	breq	.+8      	; 0x70a2 <strtod+0x16e>
    709a:	31 96       	adiw	r30, 0x01	; 1
    709c:	61 e0       	ldi	r22, 0x01	; 1
    709e:	70 e0       	ldi	r23, 0x00	; 0
    70a0:	04 c0       	rjmp	.+8      	; 0x70aa <strtod+0x176>
    70a2:	81 81       	ldd	r24, Z+1	; 0x01
    70a4:	32 96       	adiw	r30, 0x02	; 2
    70a6:	62 e0       	ldi	r22, 0x02	; 2
    70a8:	70 e0       	ldi	r23, 0x00	; 0
    70aa:	80 53       	subi	r24, 0x30	; 48
    70ac:	8a 30       	cpi	r24, 0x0A	; 10
    70ae:	18 f0       	brcs	.+6      	; 0x70b6 <strtod+0x182>
    70b0:	e6 1b       	sub	r30, r22
    70b2:	f7 0b       	sbc	r31, r23
    70b4:	1f c0       	rjmp	.+62     	; 0x70f4 <strtod+0x1c0>
    70b6:	60 e0       	ldi	r22, 0x00	; 0
    70b8:	70 e0       	ldi	r23, 0x00	; 0
    70ba:	60 38       	cpi	r22, 0x80	; 128
    70bc:	9c e0       	ldi	r25, 0x0C	; 12
    70be:	79 07       	cpc	r23, r25
    70c0:	5c f4       	brge	.+22     	; 0x70d8 <strtod+0x1a4>
    70c2:	db 01       	movw	r26, r22
    70c4:	aa 0f       	add	r26, r26
    70c6:	bb 1f       	adc	r27, r27
    70c8:	aa 0f       	add	r26, r26
    70ca:	bb 1f       	adc	r27, r27
    70cc:	6a 0f       	add	r22, r26
    70ce:	7b 1f       	adc	r23, r27
    70d0:	66 0f       	add	r22, r22
    70d2:	77 1f       	adc	r23, r23
    70d4:	68 0f       	add	r22, r24
    70d6:	71 1d       	adc	r23, r1
    70d8:	31 96       	adiw	r30, 0x01	; 1
    70da:	df 01       	movw	r26, r30
    70dc:	11 97       	sbiw	r26, 0x01	; 1
    70de:	8c 91       	ld	r24, X
    70e0:	80 53       	subi	r24, 0x30	; 48
    70e2:	8a 30       	cpi	r24, 0x0A	; 10
    70e4:	50 f3       	brcs	.-44     	; 0x70ba <strtod+0x186>
    70e6:	14 ff       	sbrs	r17, 4
    70e8:	03 c0       	rjmp	.+6      	; 0x70f0 <strtod+0x1bc>
    70ea:	71 95       	neg	r23
    70ec:	61 95       	neg	r22
    70ee:	71 09       	sbc	r23, r1
    70f0:	c6 0f       	add	r28, r22
    70f2:	d7 1f       	adc	r29, r23
    70f4:	11 ff       	sbrs	r17, 1
    70f6:	08 c0       	rjmp	.+16     	; 0x7108 <strtod+0x1d4>
    70f8:	c1 14       	cp	r12, r1
    70fa:	d1 04       	cpc	r13, r1
    70fc:	29 f0       	breq	.+10     	; 0x7108 <strtod+0x1d4>
    70fe:	cf 01       	movw	r24, r30
    7100:	01 97       	sbiw	r24, 0x01	; 1
    7102:	f6 01       	movw	r30, r12
    7104:	80 83       	st	Z, r24
    7106:	91 83       	std	Z+1, r25	; 0x01
    7108:	ca 01       	movw	r24, r20
    710a:	b9 01       	movw	r22, r18
    710c:	0e 94 c3 2e 	call	0x5d86	; 0x5d86 <__floatunsisf>
    7110:	21 2f       	mov	r18, r17
    7112:	23 70       	andi	r18, 0x03	; 3
    7114:	23 30       	cpi	r18, 0x03	; 3
    7116:	19 f0       	breq	.+6      	; 0x711e <strtod+0x1ea>
    7118:	4b 01       	movw	r8, r22
    711a:	5c 01       	movw	r10, r24
    711c:	06 c0       	rjmp	.+12     	; 0x712a <strtod+0x1f6>
    711e:	4b 01       	movw	r8, r22
    7120:	5c 01       	movw	r10, r24
    7122:	b7 fa       	bst	r11, 7
    7124:	b0 94       	com	r11
    7126:	b7 f8       	bld	r11, 7
    7128:	b0 94       	com	r11
    712a:	20 e0       	ldi	r18, 0x00	; 0
    712c:	30 e0       	ldi	r19, 0x00	; 0
    712e:	a9 01       	movw	r20, r18
    7130:	c5 01       	movw	r24, r10
    7132:	b4 01       	movw	r22, r8
    7134:	0e 94 16 2e 	call	0x5c2c	; 0x5c2c <__cmpsf2>
    7138:	88 23       	and	r24, r24
    713a:	09 f4       	brne	.+2      	; 0x713e <strtod+0x20a>
    713c:	3e c0       	rjmp	.+124    	; 0x71ba <strtod+0x286>
    713e:	d7 ff       	sbrs	r29, 7
    7140:	06 c0       	rjmp	.+12     	; 0x714e <strtod+0x21a>
    7142:	d1 95       	neg	r29
    7144:	c1 95       	neg	r28
    7146:	d1 09       	sbc	r29, r1
    7148:	01 e4       	ldi	r16, 0x41	; 65
    714a:	13 e0       	ldi	r17, 0x03	; 3
    714c:	02 c0       	rjmp	.+4      	; 0x7152 <strtod+0x21e>
    714e:	09 e5       	ldi	r16, 0x59	; 89
    7150:	13 e0       	ldi	r17, 0x03	; 3
    7152:	68 01       	movw	r12, r16
    7154:	f8 e1       	ldi	r31, 0x18	; 24
    7156:	cf 1a       	sub	r12, r31
    7158:	d1 08       	sbc	r13, r1
    715a:	90 e2       	ldi	r25, 0x20	; 32
    715c:	e9 2e       	mov	r14, r25
    715e:	f1 2c       	mov	r15, r1
    7160:	ce 15       	cp	r28, r14
    7162:	df 05       	cpc	r29, r15
    7164:	74 f0       	brlt	.+28     	; 0x7182 <strtod+0x24e>
    7166:	f8 01       	movw	r30, r16
    7168:	25 91       	lpm	r18, Z+
    716a:	35 91       	lpm	r19, Z+
    716c:	45 91       	lpm	r20, Z+
    716e:	54 91       	lpm	r21, Z
    7170:	c5 01       	movw	r24, r10
    7172:	b4 01       	movw	r22, r8
    7174:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <__mulsf3>
    7178:	4b 01       	movw	r8, r22
    717a:	5c 01       	movw	r10, r24
    717c:	ce 19       	sub	r28, r14
    717e:	df 09       	sbc	r29, r15
    7180:	ef cf       	rjmp	.-34     	; 0x7160 <strtod+0x22c>
    7182:	04 50       	subi	r16, 0x04	; 4
    7184:	11 09       	sbc	r17, r1
    7186:	f5 94       	asr	r15
    7188:	e7 94       	ror	r14
    718a:	0c 15       	cp	r16, r12
    718c:	1d 05       	cpc	r17, r13
    718e:	41 f7       	brne	.-48     	; 0x7160 <strtod+0x22c>
    7190:	8a 2d       	mov	r24, r10
    7192:	88 0f       	add	r24, r24
    7194:	8b 2d       	mov	r24, r11
    7196:	88 1f       	adc	r24, r24
    7198:	8f 3f       	cpi	r24, 0xFF	; 255
    719a:	49 f0       	breq	.+18     	; 0x71ae <strtod+0x27a>
    719c:	20 e0       	ldi	r18, 0x00	; 0
    719e:	30 e0       	ldi	r19, 0x00	; 0
    71a0:	a9 01       	movw	r20, r18
    71a2:	c5 01       	movw	r24, r10
    71a4:	b4 01       	movw	r22, r8
    71a6:	0e 94 16 2e 	call	0x5c2c	; 0x5c2c <__cmpsf2>
    71aa:	81 11       	cpse	r24, r1
    71ac:	06 c0       	rjmp	.+12     	; 0x71ba <strtod+0x286>
    71ae:	82 e2       	ldi	r24, 0x22	; 34
    71b0:	90 e0       	ldi	r25, 0x00	; 0
    71b2:	80 93 fd 26 	sts	0x26FD, r24	; 0x8026fd <errno>
    71b6:	90 93 fe 26 	sts	0x26FE, r25	; 0x8026fe <errno+0x1>
    71ba:	c5 01       	movw	r24, r10
    71bc:	b4 01       	movw	r22, r8
    71be:	09 c0       	rjmp	.+18     	; 0x71d2 <strtod+0x29e>
    71c0:	60 e0       	ldi	r22, 0x00	; 0
    71c2:	70 e0       	ldi	r23, 0x00	; 0
    71c4:	80 e8       	ldi	r24, 0x80	; 128
    71c6:	9f ef       	ldi	r25, 0xFF	; 255
    71c8:	04 c0       	rjmp	.+8      	; 0x71d2 <strtod+0x29e>
    71ca:	60 e0       	ldi	r22, 0x00	; 0
    71cc:	70 e0       	ldi	r23, 0x00	; 0
    71ce:	80 ec       	ldi	r24, 0xC0	; 192
    71d0:	9f e7       	ldi	r25, 0x7F	; 127
    71d2:	df 91       	pop	r29
    71d4:	cf 91       	pop	r28
    71d6:	1f 91       	pop	r17
    71d8:	0f 91       	pop	r16
    71da:	ff 90       	pop	r15
    71dc:	ef 90       	pop	r14
    71de:	df 90       	pop	r13
    71e0:	cf 90       	pop	r12
    71e2:	bf 90       	pop	r11
    71e4:	af 90       	pop	r10
    71e6:	9f 90       	pop	r9
    71e8:	8f 90       	pop	r8
    71ea:	08 95       	ret

000071ec <isspace>:
    71ec:	91 11       	cpse	r25, r1
    71ee:	0c 94 55 39 	jmp	0x72aa	; 0x72aa <__ctype_isfalse>
    71f2:	80 32       	cpi	r24, 0x20	; 32
    71f4:	19 f0       	breq	.+6      	; 0x71fc <isspace+0x10>
    71f6:	89 50       	subi	r24, 0x09	; 9
    71f8:	85 50       	subi	r24, 0x05	; 5
    71fa:	c8 f7       	brcc	.-14     	; 0x71ee <isspace+0x2>
    71fc:	08 95       	ret

000071fe <strncasecmp_P>:
    71fe:	fb 01       	movw	r30, r22
    7200:	dc 01       	movw	r26, r24
    7202:	41 50       	subi	r20, 0x01	; 1
    7204:	50 40       	sbci	r21, 0x00	; 0
    7206:	88 f0       	brcs	.+34     	; 0x722a <strncasecmp_P+0x2c>
    7208:	8d 91       	ld	r24, X+
    720a:	81 34       	cpi	r24, 0x41	; 65
    720c:	1c f0       	brlt	.+6      	; 0x7214 <strncasecmp_P+0x16>
    720e:	8b 35       	cpi	r24, 0x5B	; 91
    7210:	0c f4       	brge	.+2      	; 0x7214 <strncasecmp_P+0x16>
    7212:	80 5e       	subi	r24, 0xE0	; 224
    7214:	65 91       	lpm	r22, Z+
    7216:	61 34       	cpi	r22, 0x41	; 65
    7218:	1c f0       	brlt	.+6      	; 0x7220 <strncasecmp_P+0x22>
    721a:	6b 35       	cpi	r22, 0x5B	; 91
    721c:	0c f4       	brge	.+2      	; 0x7220 <strncasecmp_P+0x22>
    721e:	60 5e       	subi	r22, 0xE0	; 224
    7220:	86 1b       	sub	r24, r22
    7222:	61 11       	cpse	r22, r1
    7224:	71 f3       	breq	.-36     	; 0x7202 <strncasecmp_P+0x4>
    7226:	99 0b       	sbc	r25, r25
    7228:	08 95       	ret
    722a:	88 1b       	sub	r24, r24
    722c:	fc cf       	rjmp	.-8      	; 0x7226 <strncasecmp_P+0x28>

0000722e <fgetc>:
    722e:	cf 93       	push	r28
    7230:	df 93       	push	r29
    7232:	ec 01       	movw	r28, r24
    7234:	2b 81       	ldd	r18, Y+3	; 0x03
    7236:	20 ff       	sbrs	r18, 0
    7238:	33 c0       	rjmp	.+102    	; 0x72a0 <fgetc+0x72>
    723a:	26 ff       	sbrs	r18, 6
    723c:	0a c0       	rjmp	.+20     	; 0x7252 <fgetc+0x24>
    723e:	2f 7b       	andi	r18, 0xBF	; 191
    7240:	2b 83       	std	Y+3, r18	; 0x03
    7242:	8e 81       	ldd	r24, Y+6	; 0x06
    7244:	9f 81       	ldd	r25, Y+7	; 0x07
    7246:	01 96       	adiw	r24, 0x01	; 1
    7248:	8e 83       	std	Y+6, r24	; 0x06
    724a:	9f 83       	std	Y+7, r25	; 0x07
    724c:	8a 81       	ldd	r24, Y+2	; 0x02
    724e:	90 e0       	ldi	r25, 0x00	; 0
    7250:	29 c0       	rjmp	.+82     	; 0x72a4 <fgetc+0x76>
    7252:	22 ff       	sbrs	r18, 2
    7254:	0f c0       	rjmp	.+30     	; 0x7274 <fgetc+0x46>
    7256:	e8 81       	ld	r30, Y
    7258:	f9 81       	ldd	r31, Y+1	; 0x01
    725a:	80 81       	ld	r24, Z
    725c:	08 2e       	mov	r0, r24
    725e:	00 0c       	add	r0, r0
    7260:	99 0b       	sbc	r25, r25
    7262:	00 97       	sbiw	r24, 0x00	; 0
    7264:	19 f4       	brne	.+6      	; 0x726c <fgetc+0x3e>
    7266:	20 62       	ori	r18, 0x20	; 32
    7268:	2b 83       	std	Y+3, r18	; 0x03
    726a:	1a c0       	rjmp	.+52     	; 0x72a0 <fgetc+0x72>
    726c:	31 96       	adiw	r30, 0x01	; 1
    726e:	e8 83       	st	Y, r30
    7270:	f9 83       	std	Y+1, r31	; 0x01
    7272:	0e c0       	rjmp	.+28     	; 0x7290 <fgetc+0x62>
    7274:	ea 85       	ldd	r30, Y+10	; 0x0a
    7276:	fb 85       	ldd	r31, Y+11	; 0x0b
    7278:	19 95       	eicall
    727a:	97 ff       	sbrs	r25, 7
    727c:	09 c0       	rjmp	.+18     	; 0x7290 <fgetc+0x62>
    727e:	2b 81       	ldd	r18, Y+3	; 0x03
    7280:	01 96       	adiw	r24, 0x01	; 1
    7282:	11 f0       	breq	.+4      	; 0x7288 <fgetc+0x5a>
    7284:	80 e2       	ldi	r24, 0x20	; 32
    7286:	01 c0       	rjmp	.+2      	; 0x728a <fgetc+0x5c>
    7288:	80 e1       	ldi	r24, 0x10	; 16
    728a:	82 2b       	or	r24, r18
    728c:	8b 83       	std	Y+3, r24	; 0x03
    728e:	08 c0       	rjmp	.+16     	; 0x72a0 <fgetc+0x72>
    7290:	2e 81       	ldd	r18, Y+6	; 0x06
    7292:	3f 81       	ldd	r19, Y+7	; 0x07
    7294:	2f 5f       	subi	r18, 0xFF	; 255
    7296:	3f 4f       	sbci	r19, 0xFF	; 255
    7298:	2e 83       	std	Y+6, r18	; 0x06
    729a:	3f 83       	std	Y+7, r19	; 0x07
    729c:	99 27       	eor	r25, r25
    729e:	02 c0       	rjmp	.+4      	; 0x72a4 <fgetc+0x76>
    72a0:	8f ef       	ldi	r24, 0xFF	; 255
    72a2:	9f ef       	ldi	r25, 0xFF	; 255
    72a4:	df 91       	pop	r29
    72a6:	cf 91       	pop	r28
    72a8:	08 95       	ret

000072aa <__ctype_isfalse>:
    72aa:	99 27       	eor	r25, r25
    72ac:	88 27       	eor	r24, r24

000072ae <__ctype_istrue>:
    72ae:	08 95       	ret

000072b0 <_exit>:
    72b0:	f8 94       	cli

000072b2 <__stop_program>:
    72b2:	ff cf       	rjmp	.-2      	; 0x72b2 <__stop_program>
