#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun Dec 11 22:18:28 2022
# Process ID: 6432
# Log file: C:/Users/LENOVO/Desktop/projectDigi/vhdl-example-main/pong/planAhead_run_2/planAhead.log
# Journal file: C:/Users/LENOVO/Desktop/projectDigi/vhdl-example-main/pong/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/LENOVO/Desktop/projectDigi/vhdl-example-main/pong/pa.fromHdl.tcl
# create_project -name test-vga -dir "C:/Users/LENOVO/Desktop/projectDigi/vhdl-example-main/pong/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "MAIN.ucf" [current_fileset -constrset]
Adding file 'C:/Users/LENOVO/Desktop/projectDigi/vhdl-example-main/pong/MAIN.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {MAIN.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top MAIN $srcset
# add_files [list {MAIN.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/LENOVO/Desktop/projectDigi/vhdl-example-main/pong/MAIN.vhd" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/LENOVO/Desktop/projectDigi/vhdl-example-main/pong/MAIN.ucf]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site P13 [C:/Users/LENOVO/Desktop/projectDigi/vhdl-example-main/pong/MAIN.ucf:9]
Finished Parsing UCF File [C:/Users/LENOVO/Desktop/projectDigi/vhdl-example-main/pong/MAIN.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9081d580
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 571.305 ; gain = 110.199
update_compile_order -fileset sim_1
startgroup
set_property package_pin P14 [get_ports P1_READY]
endgroup
set_property is_loc_fixed false [get_ports [list  P1_READY]]
set_property is_loc_fixed true [get_ports [list  P1_READY]]
save_constraints
startgroup
set_property package_pin P138 [get_ports P2_READY]
endgroup
startgroup
set_property package_pin P14 [get_ports P1_READY]
endgroup
save_constraints
