-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@cparch23.ecn.purdue.edu                      
-- Generated date:           Tue Nov 09 16:04:22 EST 2021                        

Solution Settings: fir.v18
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                         100      35         38            1  0          
    Design Total:                     100      35         38            1 38          
    
  Bill Of Materials (Datapath)
    Component Name                        Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    ------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_DIST]                                                                                 
    DIST_1R1W_RBW_rport(1,16,5,32,32,16)       0.000     0.000      0.000 2.000          1           0 
    DIST_1R1W_RBW_rwport(1,16,5,32,32,16)      0.000     0.000      0.000 2.000          1           0 
    [Lib: ccs_ioport]                                                                                  
    ccs_in(2,16)                               0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                              0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                                  
    mgc_add(30,0,30,0,30)                     17.000     0.000     17.000 2.548         31           8 
    mgc_and(5,2)                               1.772     0.000      1.772 1.279          0           1 
    mgc_mul(16,1,16,1,30)                    310.000     1.000      0.000 4.600          1          32 
    mgc_mux(16,1,2)                            8.135     0.000      8.135 1.312          0           1 
    mgc_mux(30,1,2)                           15.254     0.000     15.254 1.312          0           4 
    mgc_mux1hot(30,16)                       191.636     0.000    191.636 2.662          0           1 
    mgc_mux1hot(30,18)                       217.045     0.000    217.045 2.745          0           1 
    mgc_mux1hot(30,3)                         26.479     0.000     26.479 1.485          0           1 
    mgc_mux1hot(5,30)                         61.583     0.000     61.583 3.105          0           1 
    mgc_nor(1,7)                               1.379     0.000      1.379 1.487          0           1 
    mgc_nor(1,8)                               1.584     0.000      1.584 1.487          0           1 
    mgc_or(1,16)                               3.223     0.000      3.223 1.706          0           1 
    mgc_or(1,2)                                0.354     0.000      0.354 1.268          0           5 
    mgc_or(1,3)                                0.559     0.000      0.559 1.268          0           1 
    mgc_or(1,7)                                1.379     0.000      1.379 1.487          0           1 
    mgc_or(5,2)                                1.772     0.000      1.772 1.268          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(16,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0          34 
    mgc_reg_pos(30,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0           5 
    [Lib: mgc_ioport]                                                                                  
    mgc_io_sync(0)                             0.000     0.000      0.000 0.000          3           3 
                                                                                                       
    TOTAL AREA (After Assignment):         10635.332    32.000    715.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- --------------- ---------------- ----------------
    Total Area Score:    837.0          10638.5          10635.3        
    Total Reg:             0.0              0.0              0.0        
                                                                        
    DataPath:            837.0 (100%)   10638.5 (100%)   10635.3 (100%) 
      MUX:                 0.0            535.4   (5%)     565.9   (5%) 
      FUNC:              837.0 (100%)   10090.0  (95%)   10056.0  (95%) 
      LOGIC:               0.0             13.1   (0%)      13.4   (0%) 
      BUFFER:              0.0              0.0              0.0        
      MEM:                 0.0              0.0              0.0        
      ROM:                 0.0              0.0              0.0        
      REG:                 0.0              0.0              0.0        
                                                                        
    
    FSM:                   0.0              0.0              0.0        
      FSM-REG:             0.0              0.0              0.0        
      FSM-COMB:            0.0              0.0              0.0        
                                                                        
    
  Register-to-Variable Mappings
    Register                 Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------ ---------- -------------- ----------- -----------------------------------------------------
    MAC-10:mul.itm                   30         Y           Y      MAC-10:mul.itm                                        
                                                                   MAC-12:mul.itm                                        
                                                                   MAC-14:mul.itm                                        
                                                                   MAC-16:mul.itm                                        
                                                                   MAC-18:mul.itm                                        
                                                                   MAC-20:mul.itm                                        
                                                                   MAC-22:mul.itm                                        
                                                                   MAC-24:mul.itm                                        
                                                                   MAC-26:mul.itm                                        
                                                                   MAC-28:mul.itm                                        
                                                                   MAC-2:mul.itm                                         
                                                                   MAC-30:mul.itm                                        
                                                                   MAC-32:mul.itm                                        
                                                                   MAC-4:mul.itm                                         
                                                                   MAC-6:mul.itm                                         
                                                                   MAC-8:mul.itm                                         
    MAC-11:mul.itm                   30                            MAC-11:mul.itm                                        
                                                                   MAC-9:mul.itm                                         
                                                                   MAC-13:mul.itm                                        
                                                                   MAC-15:mul.itm                                        
                                                                   MAC-17:mul.itm                                        
                                                                   MAC-19:mul.itm                                        
                                                                   MAC-21:mul.itm                                        
                                                                   MAC-23:mul.itm                                        
                                                                   MAC-25:mul.itm                                        
                                                                   MAC-27:mul.itm                                        
                                                                   MAC-1:mul.itm                                         
                                                                   MAC-29:mul.itm                                        
                                                                   MAC-31:mul.itm                                        
                                                                   MAC-3:mul.itm                                         
                                                                   MAC-5:mul.itm                                         
                                                                   MAC-7:mul.itm                                         
                                                                   MAC:acc#27.itm                                        
                                                                   MAC:acc#29.itm                                        
    MAC:acc#10.itm                   30         Y           Y      MAC:acc#10.itm                                        
                                                                   MAC:acc#12.itm                                        
                                                                   MAC:acc#14.itm                                        
                                                                   MAC:acc#16.itm                                        
                                                                   MAC:acc#18.itm                                        
                                                                   MAC:acc#20.itm                                        
                                                                   MAC:acc#26.itm                                        
                                                                   MAC:acc#6.itm                                         
    MAC:acc#22.itm                   30         Y           Y      MAC:acc#22.itm                                        
                                                                   MAC:acc#24.itm                                        
                                                                   MAC:acc#30.itm                                        
                                                                   MAC:acc#4.itm                                         
    MAC:acc#28.itm                   30         Y           Y      MAC:acc#28.itm                                        
                                                                   MAC:acc#8.itm                                         
    MAC:acc.itm                      30         Y           Y      MAC:acc.itm                                           
    MAC:asn#62.itm                   16         Y           Y      MAC:asn#62.itm                                        
                                                                   regs(1).sva                                           
    MAC:asn#90.itm                   16         Y           Y      MAC:asn#90.itm                                        
    asn.ncse.sva                     16         Y           Y      asn.ncse.sva                                          
    out1:rsci.idat                   16         Y           Y      out1:rsci.idat                                        
    reg(MAC:asn#63).cse              16         Y           Y      reg(MAC:asn#63).cse                                   
    reg(MAC:asn#64).cse              16         Y           Y      reg(MAC:asn#64).cse                                   
    reg(MAC:asn#65).cse              16         Y           Y      reg(MAC:asn#65).cse                                   
    reg(MAC:asn#66).cse              16         Y           Y      reg(MAC:asn#66).cse                                   
    reg(MAC:asn#67).cse              16         Y           Y      reg(MAC:asn#67).cse                                   
    reg(MAC:asn#68).cse              16         Y           Y      reg(MAC:asn#68).cse                                   
    reg(MAC:asn#69).cse              16         Y           Y      reg(MAC:asn#69).cse                                   
    reg(MAC:asn#70).cse              16         Y           Y      reg(MAC:asn#70).cse                                   
    reg(MAC:asn#71).cse              16         Y           Y      reg(MAC:asn#71).cse                                   
    reg(MAC:asn#72).cse              16         Y           Y      reg(MAC:asn#72).cse                                   
    reg(MAC:asn#73).cse              16         Y           Y      reg(MAC:asn#73).cse                                   
    reg(MAC:asn#74).cse              16         Y           Y      reg(MAC:asn#74).cse                                   
    reg(MAC:asn#75).cse              16         Y           Y      reg(MAC:asn#75).cse                                   
    reg(MAC:asn#76).cse              16         Y           Y      reg(MAC:asn#76).cse                                   
    reg(MAC:asn#77).cse              16         Y           Y      reg(MAC:asn#77).cse                                   
    reg(MAC:asn#78).cse              16         Y           Y      reg(MAC:asn#78).cse                                   
    reg(MAC:asn#79).cse              16         Y           Y      reg(MAC:asn#79).cse                                   
    reg(MAC:asn#80).cse              16         Y           Y      reg(MAC:asn#80).cse                                   
    reg(MAC:asn#81).cse              16         Y           Y      reg(MAC:asn#81).cse                                   
    reg(MAC:asn#82).cse              16         Y           Y      reg(MAC:asn#82).cse                                   
    reg(MAC:asn#83).cse              16         Y           Y      reg(MAC:asn#83).cse                                   
    reg(MAC:asn#84).cse              16         Y           Y      reg(MAC:asn#84).cse                                   
    reg(MAC:asn#85).cse              16         Y           Y      reg(MAC:asn#85).cse                                   
    reg(MAC:asn#86).cse              16         Y           Y      reg(MAC:asn#86).cse                                   
    reg(MAC:asn#87).cse              16         Y           Y      reg(MAC:asn#87).cse                                   
    reg(MAC:asn#88).cse              16         Y           Y      reg(MAC:asn#88).cse                                   
    reg(MAC:asn#89).cse              16         Y           Y      reg(MAC:asn#89).cse                                   
    regs(0).sva                      16         Y           Y      regs(0).sva                                           
    regs(2).sva                      16         Y           Y      regs(2).sva                                           
    regs(3).sva                      16         Y           Y      regs(3).sva                                           
    coeffs:rsc.triosy:obj.ld          1                            coeffs:rsc.triosy:obj.ld                              
    in1:rsc.triosy:obj.ld             1                            in1:rsc.triosy:obj.ld                                 
    out1:rsc.triosy:obj.ld            1                            out1:rsc.triosy:obj.ld                                
                                                                                                                         
    Total:                          727            694         694 (Total Gating Ratio: 0.95, CG Opt Gating Ratio: 0.95) 
    
  Timing Report
    Critical Path
      Max Delay:  10.442184000000001
      Slack:      -0.442184000000001
      
      Path                                                                            Startpoint                 Endpoint                 Delay   Slack   
      ------------------------------------------------------------------------------- -------------------------- ------------------------ ------- -------
      1                                                                               fir:core/reg(MAC-11:mul)   fir:core/reg(MAC:acc#22) 10.4422 -0.4422 
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir:core/reg(MAC-11:mul)                                                      mgc_reg_pos_30_0_0_1_1_0_0                          0.0000  0.0000  
        fir:core/MAC-11:mul.itm                                                                                                           0.0000  0.0000  
        fir:core/MAC:acc#18                                                           mgc_addc_30_0_30_0_30                               2.5484  2.5484  
        fir:core/MAC:acc#18.itm:mx0w0                                                                                                     0.0000  2.5484  
        fir:core/MAC:mux                                                              mgc_mux_30_1_2                                      1.3121  3.8605  
        fir:core/MAC:mux.itm                                                                                                              0.0000  3.8605  
        fir:core/MAC:acc:rg                                                           mgc_addc_30_0_30_0_30                               2.5484  6.4090  
        fir:core/z.out                                                                                                                    0.0000  6.4090  
        fir:core/MAC:acc#30                                                           mgc_addc_30_0_30_0_30                               2.5484  8.9574  
        fir:core/MAC:acc#30.itm                                                                                                           0.0000  8.9574  
        fir:core/MAC:mux1h#3                                                          mgc_mux1hot_30_3                                    1.4848  10.4422 
        fir:core/MAC:mux1h#3.itm                                                                                                          0.0000  10.4422 
        fir:core/reg(MAC:acc#22)                                                      mgc_reg_pos_30_0_0_1_1_1_1                          0.0000  10.4422 
                                                                                                                                                          
      2                                                                               fir:core/reg(MAC-10:mul)   fir:core/reg(MAC:acc#22) 10.4422 -0.4422 
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir:core/reg(MAC-10:mul)                                                      mgc_reg_pos_30_0_0_1_1_1_1                          0.0000  0.0000  
        fir:core/MAC-10:mul.itm                                                                                                           0.0000  0.0000  
        fir:core/MAC:acc#18                                                           mgc_addc_30_0_30_0_30                               2.5484  2.5484  
        fir:core/MAC:acc#18.itm:mx0w0                                                                                                     0.0000  2.5484  
        fir:core/MAC:mux                                                              mgc_mux_30_1_2                                      1.3121  3.8605  
        fir:core/MAC:mux.itm                                                                                                              0.0000  3.8605  
        fir:core/MAC:acc:rg                                                           mgc_addc_30_0_30_0_30                               2.5484  6.4090  
        fir:core/z.out                                                                                                                    0.0000  6.4090  
        fir:core/MAC:acc#30                                                           mgc_addc_30_0_30_0_30                               2.5484  8.9574  
        fir:core/MAC:acc#30.itm                                                                                                           0.0000  8.9574  
        fir:core/MAC:mux1h#3                                                          mgc_mux1hot_30_3                                    1.4848  10.4422 
        fir:core/MAC:mux1h#3.itm                                                                                                          0.0000  10.4422 
        fir:core/reg(MAC:acc#22)                                                      mgc_reg_pos_30_0_0_1_1_1_1                          0.0000  10.4422 
                                                                                                                                                          
      3                                                                               fir:core/reg(MAC-11:mul)   fir:core/MAC:mux1h#1.itm 10.3906 -0.3906 
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir:core/reg(MAC-11:mul)                                                      mgc_reg_pos_30_0_0_1_1_0_0                          0.0000  0.0000  
        fir:core/MAC-11:mul.itm                                                                                                           0.0000  0.0000  
        fir:core/MAC:acc#18                                                           mgc_addc_30_0_30_0_30                               2.5484  2.5484  
        fir:core/MAC:acc#18.itm:mx0w0                                                                                                     0.0000  2.5484  
        fir:core/MAC:acc#32                                                           mgc_addc_30_0_30_0_30                               2.5484  5.0969  
        fir:core/MAC:acc#23:mx0w1                                                                                                         0.0000  5.0969  
        fir:core/MAC:acc#28                                                           mgc_addc_30_0_30_0_30                               2.5484  7.6453  
        fir:core/MAC:acc#28.itm:mx0w17                                                                                                    0.0000  7.6453  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_18                                   2.7453  10.3906 
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  10.3906 
                                                                                                                                                          
      4                                                                               fir:core/reg(MAC-11:mul)   fir:core/MAC:mux1h#1.itm 10.3906 -0.3906 
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir:core/reg(MAC-11:mul)                                                      mgc_reg_pos_30_0_0_1_1_0_0                          0.0000  0.0000  
        fir:core/MAC-11:mul.itm                                                                                                           0.0000  0.0000  
        fir:core/MAC:acc#18                                                           mgc_addc_30_0_30_0_30                               2.5484  2.5484  
        fir:core/MAC:acc#18.itm:mx0w0                                                                                                     0.0000  2.5484  
        fir:core/MAC:acc#21                                                           mgc_addc_30_0_30_0_30                               2.5484  5.0969  
        fir:core/MAC:acc#21.itm                                                                                                           0.0000  5.0969  
        fir:core/MAC:acc#27                                                           mgc_addc_30_0_30_0_30                               2.5484  7.6453  
        fir:core/MAC:acc#27.itm                                                                                                           0.0000  7.6453  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_18                                   2.7453  10.3906 
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  10.3906 
                                                                                                                                                          
      5                                                                               fir:core/reg(MAC-10:mul)   fir:core/MAC:mux1h#1.itm 10.3906 -0.3906 
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir:core/reg(MAC-10:mul)                                                      mgc_reg_pos_30_0_0_1_1_1_1                          0.0000  0.0000  
        fir:core/MAC-10:mul.itm                                                                                                           0.0000  0.0000  
        fir:core/MAC:acc#18                                                           mgc_addc_30_0_30_0_30                               2.5484  2.5484  
        fir:core/MAC:acc#18.itm:mx0w0                                                                                                     0.0000  2.5484  
        fir:core/MAC:acc#21                                                           mgc_addc_30_0_30_0_30                               2.5484  5.0969  
        fir:core/MAC:acc#21.itm                                                                                                           0.0000  5.0969  
        fir:core/MAC:acc#27                                                           mgc_addc_30_0_30_0_30                               2.5484  7.6453  
        fir:core/MAC:acc#27.itm                                                                                                           0.0000  7.6453  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_18                                   2.7453  10.3906 
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  10.3906 
                                                                                                                                                          
      6                                                                               fir/coeffs:rsc.q           fir:core/MAC:mux1h#1.itm 9.3453  0.6547  
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir/coeffs:rsc.q                                                                                                                  2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                     0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                       0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                               0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                          0.0000  2.0000  
        fir:core/MAC:asn#139                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn#139.itm                                                                                                          0.0000  2.0000  
        fir:core/MAC-3:mul                                                            mgc_mul_16_1_16_1_30                                4.6000  6.6000  
        fir:core/MAC-3:mul.itm                                                                                                            0.0000  6.6000  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_18                                   2.7453  9.3453  
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  9.3453  
                                                                                                                                                          
      7                                                                               fir/coeffs:rsc.q           fir:core/MAC:mux1h#1.itm 9.3453  0.6547  
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir/coeffs:rsc.q                                                                                                                  2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                     0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                       0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                               0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                          0.0000  2.0000  
        fir:core/MAC:asn#136                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn#136.itm                                                                                                          0.0000  2.0000  
        fir:core/MAC-9:mul                                                            mgc_mul_16_1_16_1_30                                4.6000  6.6000  
        fir:core/MAC-9:mul.itm                                                                                                            0.0000  6.6000  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_18                                   2.7453  9.3453  
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  9.3453  
                                                                                                                                                          
      8                                                                               fir/coeffs:rsc.q           fir:core/MAC:mux1h#1.itm 9.3453  0.6547  
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir/coeffs:rsc.q                                                                                                                  2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                     0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                       0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                               0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                          0.0000  2.0000  
        fir:core/MAC:asn#131                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn#131.itm                                                                                                          0.0000  2.0000  
        fir:core/MAC-19:mul                                                           mgc_mul_16_1_16_1_30                                4.6000  6.6000  
        fir:core/MAC-19:mul.itm                                                                                                           0.0000  6.6000  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_18                                   2.7453  9.3453  
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  9.3453  
                                                                                                                                                          
      9                                                                               fir/coeffs:rsc.q           fir:core/MAC:mux1h#1.itm 9.3453  0.6547  
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir/coeffs:rsc.q                                                                                                                  2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                     0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                       0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                               0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                          0.0000  2.0000  
        fir:core/MAC:asn#128                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn#128.itm                                                                                                          0.0000  2.0000  
        fir:core/MAC-25:mul                                                           mgc_mul_16_1_16_1_30                                4.6000  6.6000  
        fir:core/MAC-25:mul.itm                                                                                                           0.0000  6.6000  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_18                                   2.7453  9.3453  
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  9.3453  
                                                                                                                                                          
      10                                                                              fir/coeffs:rsc.q           fir:core/MAC:mux1h#1.itm 9.3453  0.6547  
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir/coeffs:rsc.q                                                                                                                  2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                     0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                       0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                               0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                          0.0000  2.0000  
        fir:core/MAC:asn#127                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn#127.itm                                                                                                          0.0000  2.0000  
        fir:core/MAC-27:mul                                                           mgc_mul_16_1_16_1_30                                4.6000  6.6000  
        fir:core/MAC-27:mul.itm                                                                                                           0.0000  6.6000  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_18                                   2.7453  9.3453  
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  9.3453  
                                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                               Port                               Slack (Delay) Messages                
      -------------------------------------- -------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsc.triosy:obj.ld)   slc(fsm_output)(35).itm          10.0000  0.0000                         
      fir:core/reg(in1:rsc.triosy:obj.ld)    slc(fsm_output)(1).itm           10.0000  0.0000                         
      fir:core/reg(coeffs:rsc.triosy:obj.ld) slc(fsm_output)(32)#6.itm        10.0000  0.0000                         
      fir:core/reg(out1:rsci.idat)           MAC:slc(MAC-32:acc#1)(29-14).itm  1.0426  8.9574                         
      fir:core/reg(regs(0))                  asn.ncse.sva                      2.6547  7.3453                         
      fir:core/reg(regs(2))                  MAC:asn#62.itm                    2.7376  7.2624                         
      fir:core/reg(MAC:asn#62)               regs:regs:mux.itm                 8.6879  1.3121                         
      fir:core/reg(MAC:asn#63)               regs(3).sva                      10.0000  0.0000                         
      fir:core/reg(MAC:asn#64)               reg(MAC:asn#63).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#65)               reg(MAC:asn#64).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#66)               reg(MAC:asn#65).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#67)               reg(MAC:asn#66).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#68)               reg(MAC:asn#67).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#69)               reg(MAC:asn#68).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#70)               reg(MAC:asn#69).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#71)               reg(MAC:asn#70).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#72)               reg(MAC:asn#71).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#73)               reg(MAC:asn#72).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#74)               reg(MAC:asn#73).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#75)               reg(MAC:asn#74).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#76)               reg(MAC:asn#75).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#77)               reg(MAC:asn#76).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#78)               reg(MAC:asn#77).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#79)               reg(MAC:asn#78).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#80)               reg(MAC:asn#79).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#81)               reg(MAC:asn#80).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#82)               reg(MAC:asn#81).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#83)               reg(MAC:asn#82).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#84)               reg(MAC:asn#83).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#85)               reg(MAC:asn#84).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#86)               reg(MAC:asn#85).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#87)               reg(MAC:asn#86).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#88)               reg(MAC:asn#87).cse               2.6547  7.3453                         
      fir:core/reg(MAC:asn#89)               reg(MAC:asn#88).cse               2.7376  7.2624                         
      fir:core/reg(MAC:asn#90)               reg(MAC:asn#89).cse               2.6547  7.3453                         
      fir:core/reg(regs(3))                  regs(2).sva                       2.6547  7.3453                         
      fir:core/reg(asn.ncse)                 in1:rsci.idat                    10.0000  0.0000                         
      fir:core/reg(MAC-10:mul)               MAC:mux1h.itm                     0.7376  9.2624                         
      fir:core/reg(MAC-11:mul)               MAC:mux1h#1.itm                  -0.3906 10.3906 (clock period exceeded) 
      fir:core/reg(MAC:acc#10)               MAC:MAC:mux.itm                   3.5910  6.4090                         
      fir:core/reg(MAC:acc#22)               MAC:mux1h#3.itm                  -0.4422 10.4422 (clock period exceeded) 
      fir:core/reg(MAC:acc#28)               MAC:MAC:mux#1.itm                 1.0426  8.9574                         
      fir:core/reg(MAC:acc)                  z.out                            -0.4422 10.4422 (clock period exceeded) 
      fir                                    coeffs:rsc.radr                   3.8485  6.1515                         
      fir                                    coeffs:rsc.triosy.lz             10.0000  0.0000                         
      fir                                    in1:rsc.triosy.lz                10.0000  0.0000                         
      fir                                    out1:rsc.dat                     10.0000  0.0000                         
      fir                                    out1:rsc.triosy.lz               10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   30     8 
    and                          
    -                    5     1 
    mul                          
    -                   30    32 
    mux                          
    -                   30     4 
    -                   16     1 
    mux1h                        
    -                    5     1 
    -                   30     3 
    nor                          
    -                    1     2 
    or                           
    -                    5     1 
    -                    1     8 
    read_port                    
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                   30     6 
    -                   16    34 
    -                    1     3 
    write_port                   
    -                    0     1 
    
  End of Report
