$date
	Mon Sep 09 18:53:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fullsubstractor_test $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var wire 1 $ s $end
$var wire 1 % n $end
$var wire 1 & m $end
$var wire 1 ' co $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var reg 1 * ci $end
$scope module uut $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * ci $end
$var wire 1 ' co $end
$var wire 1 & m $end
$var wire 1 % n $end
$var wire 1 $ s $end
$var wire 1 # x $end
$var wire 1 " y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#9
1'
1$
1!
1*
#18
1&
0!
1%
1#
0*
1)
#27
0$
1"
1!
1*
#36
0'
0&
1$
0!
0#
0"
0*
0)
1(
#45
0$
1*
#54
0%
0*
1)
#63
1'
1&
1$
1"
1*
#72
