#ifndef _INV_IMU_DEFS_H_
#define _INV_IMU_DEFS_H_

#ifdef __cplusplus
extern "C" {
#endif

/** @file inv_imu_defs.h
 * File exposing the device register map
 */

#include <stdint.h>
#define ICM42607
/* List whoami values for all icm436xx variants*/
#define ICM43607_WHOAMI 0x3F
//#define ICM42607_WHOAMI 0x60
#define ICM42607_WHOAMI 0x61
#define T1000_WHOAMI    0x30

/* Define whoami value for the targeted product and make sure the target is valid */
#if defined(ICM43607)
#define ICM_WHOAMI ICM43607_WHOAMI
#elif defined(ICM42607)
#define ICM_WHOAMI ICM42607_WHOAMI
#elif defined(T1000)
#define ICM_WHOAMI T1000_WHOAMI
#else
#error "Please define which IMU variant is targeted."
#endif


#include "inv_imu_regmap.h"

/* ----------------------------------------------------------------------------
 * Device features
 *
 * Next macros define some of the device features such as FIFO, sensor data
 * size or whoami value.
 * ---------------------------------------------------------------------------- */
#define SENSOR_25HZ                   1

#if (SENSOR_25HZ == 1)
#define FIFO_DEPTH                    1
#else
#define FIFO_DEPTH                    5
#endif

#define ACCEL_DATA_SIZE               6
#define GYRO_DATA_SIZE                6
#define TEMP_DATA_SIZE                2


#define FIFO_HEADER_SIZE              1
#define FIFO_ACCEL_DATA_SIZE          ACCEL_DATA_SIZE
#define FIFO_GYRO_DATA_SIZE           GYRO_DATA_SIZE
#define FIFO_TEMP_DATA_SIZE           1
#define FIFO_TS_FSYNC_SIZE            2
#define FIFO_TEMP_HIGH_RES_SIZE       1
#define FIFO_ACCEL_GYRO_HIGH_RES_SIZE 3

#define FIFO_16BYTES_PACKET_SIZE      (FIFO_HEADER_SIZE + FIFO_ACCEL_DATA_SIZE + FIFO_GYRO_DATA_SIZE + FIFO_TEMP_DATA_SIZE + FIFO_TS_FSYNC_SIZE)
#define FIFO_20BYTES_PACKET_SIZE      (FIFO_HEADER_SIZE + FIFO_ACCEL_DATA_SIZE + FIFO_GYRO_DATA_SIZE + FIFO_TEMP_DATA_SIZE + FIFO_TS_FSYNC_SIZE +\
                                       FIFO_TEMP_HIGH_RES_SIZE + FIFO_ACCEL_GYRO_HIGH_RES_SIZE)

#define FIFO_HEADER_ODR_ACCEL         0x01
#define FIFO_HEADER_ODR_GYRO          0x02
#define FIFO_HEADER_FSYNC             0x04
#define FIFO_HEADER_TMST              0x08
#define FIFO_HEADER_HEADER_20         0x10
#define FIFO_HEADER_GYRO              0x20
#define FIFO_HEADER_ACC               0x40
#define FIFO_HEADER_MSG               0x80


#define INVALID_VALUE_FIFO              ((int16_t)0x8000)
#define INVALID_VALUE_FIFO_1B           ((int8_t)0x80)
#define OUT_OF_BOUND_TEMPERATURE_NEG_FIFO_1B      ((int8_t)0x81)
#define OUT_OF_BOUND_TEMPERATURE_POS_FIFO_1B      ((int8_t)0x7F)

/** Describe the content of the FIFO header */
typedef union
{
    unsigned char Byte;
    struct
    {
        unsigned char gyro_odr_different : 1;
        unsigned char accel_odr_different : 1;
        unsigned char fsync_bit : 1;
        unsigned char timestamp_bit : 1;
        unsigned char twentybits_bit : 1;
        unsigned char gyro_bit : 1;
        unsigned char accel_bit : 1;
        unsigned char msg_bit : 1;
    } bits;
} fifo_header_t;


/* ----------------------------------------------------------------------------
 * Device registers description
 *
 * Next section defines some of the registers bitfield and declare corresponding
 * accessors.
 * Note that descriptors and accessors are not provided for all the registers
 * but only for the most useful ones.
 * For all details on registers and bitfields functionalities please refer to
 * the device datasheet.
 * ---------------------------------------------------------------------------- */


/* ---------------------------------------------------------------------------
 * register bank 0
 * ---------------------------------------------------------------------------- */

/*
 * CHIP_CONFIG
 * Register Name : CHIP_CONFIG
 */

/* SPI_MODE */
typedef enum
{
    CHIP_CONFIG_SPI_MODE_1_2 = (0x1 << CHIP_CONFIG_REG_SPI_MODE_POS),
    CHIP_CONFIG_SPI_MODE_0_3 = (0x0 << CHIP_CONFIG_REG_SPI_MODE_POS),
} CHIP_CONFIG_SPI_MODE_t;


/*
 * INT_CONFIG
 * Register Name: INT_CONFIG
 */

/* INT2_DRIVE_CIRCUIT */
typedef enum
{
    INT_CONFIG_INT2_DRIVE_CIRCUIT_PP = (0x01 << INT_CONFIG_REG_INT2_DRIVE_CIRCUIT_POS),
    INT_CONFIG_INT2_DRIVE_CIRCUIT_OD = (0x00 << INT_CONFIG_REG_INT2_DRIVE_CIRCUIT_POS),
} INT_CONFIG_INT2_DRIVE_CIRCUIT_t;


/* INT2_POLARITY */
typedef enum
{
    INT_CONFIG_INT2_POLARITY_HIGH = (0x01 << INT_CONFIG_REG_INT2_POLARITY_POS),
    INT_CONFIG_INT2_POLARITY_LOW  = (0x00 << INT_CONFIG_REG_INT2_POLARITY_POS),
} INT_CONFIG_INT2_POLARITY_t;


/* INT1_DRIVE_CIRCUIT */
typedef enum
{
    INT_CONFIG_INT1_DRIVE_CIRCUIT_PP = (0x01 << INT_CONFIG_REG_INT1_DRIVE_CIRCUIT_POS),
    INT_CONFIG_INT1_DRIVE_CIRCUIT_OD = (0x00 << INT_CONFIG_REG_INT1_DRIVE_CIRCUIT_POS),
} INT_CONFIG_INT1_DRIVE_CIRCUIT_t;


/* INT1_POLARITY */
typedef enum
{
    INT_CONFIG_INT1_POLARITY_HIGH = 0x01,
    INT_CONFIG_INT1_POLARITY_LOW  = 0x00,
} INT_CONFIG_INT1_POLARITY_t;


/*
 * FIFO_CONFIG1
 * Register Name: FIFO_CONFIG
 */

/* FIFO_BYPASS */
typedef enum
{
    FIFO_CONFIG1_FIFO_BYPASS_ON    = (0x01 << FIFO_CONFIG1_FIFO_BYPASS_POS),
    FIFO_CONFIG1_FIFO_BYPASS_OFF   = (0x00 << FIFO_CONFIG1_FIFO_BYPASS_POS),
} FIFO_CONFIG1_FIFO_BYPASS_t;

typedef enum
{
    FIFO_CONFIG1_FIFO_MODE_SNAPSHOT  = (0x01 << FIFO_CONFIG1_FIFO_MODE_POS),
    FIFO_CONFIG1_FIFO_MODE_STREAM    = (0x00 << FIFO_CONFIG1_FIFO_MODE_POS)
} FIFO_CONFIG1_FIFO_MODE_t;

/** Contains Pedometer output */
typedef struct APEX_DATA_STEP_ACTIVITY
{
    uint16_t step_cnt;      /**< Number of steps taken */
    uint8_t step_cadence;   /**< Walk/run cadency in number of samples.
                                 Format is u6.2. E.g, At 50Hz and 2Hz walk frequency, if the cadency is 25 samples. The register will output 100. */
    uint8_t activity_class; /**< Detected activity unknown (0), walk (1) or run (2) */
} APEX_DATA_STEP_ACTIVITY_t;

/* ACTIVITY_CLASS */
typedef enum
{
    APEX_DATA3_ACTIVITY_CLASS_OTHER = 0x0,
    APEX_DATA3_ACTIVITY_CLASS_WALK  = 0x1,
    APEX_DATA3_ACTIVITY_CLASS_RUN   = 0x2,
} APEX_DATA3_ACTIVITY_CLASS_t;

/* DMP_IDLE */
typedef enum
{
    APEX_DATA3_DMP_IDLE_ON     = (0x01 << APEX_DATA3_DMP_IDLE_POS),
    APEX_DATA3_DMP_IDLE_OFF    = (0x00 << APEX_DATA3_DMP_IDLE_POS),
} APEX_DATA3_DMP_IDLE_OFF_t;
//int inv_rd_apex_data3_dmp_idle(struct inv_imu_device * s, APEX_DATA3_DMP_IDLE_OFF_t * value);

/*
 * SIGNAL_PATH_RESET
 * Register Name: SIGNAL_PATH_RESET
 */

/* SOFT_RESET_CHIP_CONFIG */
typedef enum
{
    SIGNAL_PATH_RESET_SOFT_RESET_CHIP_CONFIG_EN  = (0x01 << SIGNAL_PATH_RESET_SOFT_RESET_CHIP_CONFIG_POS),
    SIGNAL_PATH_RESET_SOFT_RESET_CHIP_CONFIG_DIS = (0x00 << SIGNAL_PATH_RESET_SOFT_RESET_CHIP_CONFIG_POS),
} SIGNAL_PATH_RESET_SOFT_RESET_CHIP_CONFIG_t;


/* FIFO_FLUSH */
typedef enum
{
    SIGNAL_PATH_RESET_FIFO_FLUSH_EN  = (0x01 << SIGNAL_PATH_RESET_FIFO_FLUSH_POS),
    SIGNAL_PATH_RESET_FIFO_FLUSH_DIS = (0x00 << SIGNAL_PATH_RESET_FIFO_FLUSH_POS),
} SIGNAL_PATH_RESET_FIFO_FLUSH_t;

/*
 * INTF_CONFIG0
 * Register Name: INTF_CONFIG0
 */

/* FIFO_SREG_INVALID_IND */
typedef enum
{
    INTF_CONFIG0_FIFO_SREG_INVALID_IND_DIS = (0x01 << INTF_CONFIG0_FIFO_SREG_INVALID_IND_DIS_POS),
    INTF_CONFIG0_FIFO_SREG_INVALID_IND_EN  = (0x00 << INTF_CONFIG0_FIFO_SREG_INVALID_IND_DIS_POS),
} INTF_CONFIG0_FIFO_SREG_INVALID_IND_t;

/* FIFO_COUNT_REC */
typedef enum
{
    INTF_CONFIG0_FIFO_COUNT_REC_RECORD = (0x01 << INTF_CONFIG0_FIFO_COUNT_FORMAT_POS),
    INTF_CONFIG0_FIFO_COUNT_REC_BYTE   = (0x00 << INTF_CONFIG0_FIFO_COUNT_FORMAT_POS),
} INTF_CONFIG0_FIFO_COUNT_REC_t;

/* FIFO_COUNT_ENDIAN */
typedef enum
{
    INTF_CONFIG0_FIFO_COUNT_BIG_ENDIAN    = (0x01 << INTF_CONFIG0_FIFO_COUNT_ENDIAN_POS),
    INTF_CONFIG0_FIFO_COUNT_LITTLE_ENDIAN = (0x00 << INTF_CONFIG0_FIFO_COUNT_ENDIAN_POS),
} INTF_CONFIG0_FIFO_COUNT_ENDIAN_t;

/* DATA_ENDIAN */
typedef enum
{
    INTF_CONFIG0_DATA_BIG_ENDIAN    = (0x01 << INTF_CONFIG0_SENSOR_DATA_ENDIAN_POS),
    INTF_CONFIG0_DATA_LITTLE_ENDIAN = (0x00 << INTF_CONFIG0_SENSOR_DATA_ENDIAN_POS),
} INTF_CONFIG0_DATA_ENDIAN_t;

/*
 * PWR_MGMT_0
 * Register Name: PWR_MGMT_0
 */

/* ACCEL_LP_CLK_SEL */
typedef enum
{
    PWR_MGMT_0_ACCEL_LP_CLK_WUOSC = (0x00 << PWR_MGMT_0_ACCEL_LP_CLK_SEL_POS),
    PWR_MGMT_0_ACCEL_LP_CLK_RCOSC = (0x01 << PWR_MGMT_0_ACCEL_LP_CLK_SEL_POS),
} PWR_MGMT_0_ACCEL_LP_CLK_t;

/* IDLE */
typedef enum
{
    PWR_MGMT_0_IDLE_DIS = (0x01 << PWR_MGMT_0_IDLE_POS),
    PWR_MGMT_0_IDLE_EN  = (0x00 << PWR_MGMT_0_IDLE_POS),
} PWR_MGMT_0_IDLE_t;

/* GYRO_MODE */
typedef enum
{
    PWR_MGMT_0_GYRO_MODE_LN      = (0x03 << PWR_MGMT_0_GYRO_MODE_POS),
    PWR_MGMT_0_GYRO_MODE_LP      = (0x02 << PWR_MGMT_0_GYRO_MODE_POS),
    PWR_MGMT_0_GYRO_MODE_STANDBY = (0x01 << PWR_MGMT_0_GYRO_MODE_POS),
    PWR_MGMT_0_GYRO_MODE_OFF     = (0x00 << PWR_MGMT_0_GYRO_MODE_POS),
} PWR_MGMT_0_GYRO_MODE_t;

/* ACCEL_MODE */
typedef enum
{
    PWR_MGMT_0_ACCEL_MODE_LN  = 0x03,
    PWR_MGMT_0_ACCEL_MODE_LP  = 0x02,
    PWR_MGMT_0_ACCEL_MODE_OFF = 0x00,
} PWR_MGMT_0_ACCEL_MODE_t;


/*
 * GYRO_CONFIG0
 * Register Name: GYRO_CONFIG0
 */

/* GYRO_FS_SEL*/

/** @brief Gyroscope FSR selection
 */
typedef enum
{
#if defined(ICM43688)
    GYRO_CONFIG0_FS_SEL_500dps  = (3 << GYRO_CONFIG0_GYRO_UI_FS_SEL_POS),  /*!< 500dps*/
    GYRO_CONFIG0_FS_SEL_1000dps = (2 << GYRO_CONFIG0_GYRO_UI_FS_SEL_POS),  /*!< 1000dps*/
    GYRO_CONFIG0_FS_SEL_2000dps = (1 << GYRO_CONFIG0_GYRO_UI_FS_SEL_POS),  /*!< 2000dps*/
    GYRO_CONFIG0_FS_SEL_4000dps = (0 << GYRO_CONFIG0_GYRO_UI_FS_SEL_POS),  /*!< 4000dps*/
#else
    GYRO_CONFIG0_FS_SEL_250dps  = (3 << GYRO_CONFIG0_GYRO_UI_FS_SEL_POS),  /*!< 250dps*/
    GYRO_CONFIG0_FS_SEL_500dps  = (2 << GYRO_CONFIG0_GYRO_UI_FS_SEL_POS),  /*!< 500dps*/
    GYRO_CONFIG0_FS_SEL_1000dps = (1 << GYRO_CONFIG0_GYRO_UI_FS_SEL_POS),  /*!< 1000dps*/
    GYRO_CONFIG0_FS_SEL_2000dps = (0 << GYRO_CONFIG0_GYRO_UI_FS_SEL_POS),  /*!< 2000dps*/
#endif
} GYRO_CONFIG0_FS_SEL_t;

/* GYRO_ODR */

/** @brief Gyroscope ODR selection
 */
typedef enum
{
    GYRO_CONFIG0_ODR_1_5625_HZ = 0xF,  /*!< 1.5625 Hz (640 ms)*/
    GYRO_CONFIG0_ODR_3_125_HZ  = 0xE,  /*!< 3.125 Hz (320 ms)*/
    GYRO_CONFIG0_ODR_6_25_HZ   = 0xD,  /*!< 6.25 Hz (160 ms)*/
    GYRO_CONFIG0_ODR_12_5_HZ   = 0xC,  /*!< 12.5 Hz (80 ms)*/
    GYRO_CONFIG0_ODR_25_HZ     = 0xB,  /*!< 25 Hz (40 ms)*/
    GYRO_CONFIG0_ODR_50_HZ     = 0xA,  /*!< 50 Hz (20 ms)*/
    GYRO_CONFIG0_ODR_100_HZ    = 0x9,  /*!< 100 Hz (10 ms)*/
    GYRO_CONFIG0_ODR_200_HZ    = 0x8,  /*!< 200 Hz (5 ms)*/
    GYRO_CONFIG0_ODR_400_HZ    = 0x7,  /*!< 400 Hz (2.5 ms)*/
    GYRO_CONFIG0_ODR_800_HZ    = 0x6,  /*!< 800 Hz (1.25 ms)*/
    GYRO_CONFIG0_ODR_1600_HZ   = 0x5,  /*!< 1.6 KHz (625 us)*/
} GYRO_CONFIG0_ODR_t;

/*
 * ACCEL_CONFIG0
 * Register Name: ACCEL_CONFIG0
 */

/* ACCEL_FS_SEL */

/** @brief Accelerometer FSR selection
 */
typedef enum
{
#if defined(ICM43688)
    ACCEL_CONFIG0_FS_SEL_4g  = (0x3 << ACCEL_CONFIG0_ACCEL_UI_FS_SEL_POS),  /*!< 4g*/
    ACCEL_CONFIG0_FS_SEL_8g  = (0x2 << ACCEL_CONFIG0_ACCEL_UI_FS_SEL_POS),  /*!< 8g*/
    ACCEL_CONFIG0_FS_SEL_16g = (0x1 << ACCEL_CONFIG0_ACCEL_UI_FS_SEL_POS),  /*!< 16g*/
    ACCEL_CONFIG0_FS_SEL_32g = (0x0 << ACCEL_CONFIG0_ACCEL_UI_FS_SEL_POS),  /*!< 32g*/
#else
    ACCEL_CONFIG0_FS_SEL_2g  = (0x3 << ACCEL_CONFIG0_ACCEL_UI_FS_SEL_POS),  /*!< 2g*/
    ACCEL_CONFIG0_FS_SEL_4g  = (0x2 << ACCEL_CONFIG0_ACCEL_UI_FS_SEL_POS),  /*!< 4g*/
    ACCEL_CONFIG0_FS_SEL_8g  = (0x1 << ACCEL_CONFIG0_ACCEL_UI_FS_SEL_POS),  /*!< 8g*/
    ACCEL_CONFIG0_FS_SEL_16g = (0x0 << ACCEL_CONFIG0_ACCEL_UI_FS_SEL_POS),  /*!< 16g*/
#endif
} ACCEL_CONFIG0_FS_SEL_t;

/* ACCEL_ODR */

/** @brief Accelerometer ODR selection
 */
typedef enum
{
    ACCEL_CONFIG0_ODR_1_5625_HZ = 0xF,  /*!< 1.5625 Hz (640 ms)*/
    ACCEL_CONFIG0_ODR_3_125_HZ  = 0xE,  /*!< 3.125 Hz (320 ms)*/
    ACCEL_CONFIG0_ODR_6_25_HZ   = 0xD,  /*!< 6.25 Hz (160 ms)*/
    ACCEL_CONFIG0_ODR_12_5_HZ   = 0xC,  /*!< 12.5 Hz (80 ms)*/
    ACCEL_CONFIG0_ODR_25_HZ     = 0xB,  /*!< 25 Hz (40 ms)*/
    ACCEL_CONFIG0_ODR_50_HZ     = 0xA,  /*!< 50 Hz (20 ms)*/
    ACCEL_CONFIG0_ODR_100_HZ    = 0x9,  /*!< 100 Hz (10 ms)*/
    ACCEL_CONFIG0_ODR_200_HZ    = 0x8,  /*!< 200 Hz (5 ms)*/
    ACCEL_CONFIG0_ODR_400_HZ    = 0x7,  /*!< 400 Hz (2.5 ms)*/
    ACCEL_CONFIG0_ODR_800_HZ    = 0x6,  /*!< 800 Hz (1.25 ms)*/
    ACCEL_CONFIG0_ODR_1600_HZ   = 0x5,  /*!< 1.6 KHz (625 us)*/
} ACCEL_CONFIG0_ODR_t;

/*
 * GYRO_CONFIG1
 * Register Name: GYRO_CONFIG1
 */

/* GYRO_UI_FILT_BW_IND */
typedef enum
{
    GYRO_CONFIG1_GYRO_FILT_BW_16        = (0x07 << GYRO_CONFIG1_GYRO_UI_FILT_BW_IND_POS),
    GYRO_CONFIG1_GYRO_FILT_BW_25        = (0x06 << GYRO_CONFIG1_GYRO_UI_FILT_BW_IND_POS),
    GYRO_CONFIG1_GYRO_FILT_BW_34        = (0x05 << GYRO_CONFIG1_GYRO_UI_FILT_BW_IND_POS),
    GYRO_CONFIG1_GYRO_FILT_BW_53        = (0x04 << GYRO_CONFIG1_GYRO_UI_FILT_BW_IND_POS),
    GYRO_CONFIG1_GYRO_FILT_BW_73        = (0x03 << GYRO_CONFIG1_GYRO_UI_FILT_BW_IND_POS),
    GYRO_CONFIG1_GYRO_FILT_BW_121       = (0x02 << GYRO_CONFIG1_GYRO_UI_FILT_BW_IND_POS),
    GYRO_CONFIG1_GYRO_FILT_BW_180       = (0x01 << GYRO_CONFIG1_GYRO_UI_FILT_BW_IND_POS),
    GYRO_CONFIG1_GYRO_FILT_BW_NO_FILTER = (0x00 << GYRO_CONFIG1_GYRO_UI_FILT_BW_IND_POS),
} GYRO_CONFIG1_GYRO_FILT_BW_t;

/* GYRO_UI_AVG_IND */
typedef enum
{
    GYRO_CONFIG1_GYRO_FILT_AVG_64  = (0x05 << GYRO_CONFIG1_GYRO_UI_AVG_IND_POS),
    GYRO_CONFIG1_GYRO_FILT_AVG_32  = (0x04 << GYRO_CONFIG1_GYRO_UI_AVG_IND_POS),
    GYRO_CONFIG1_GYRO_FILT_AVG_16  = (0x03 << GYRO_CONFIG1_GYRO_UI_AVG_IND_POS),
    GYRO_CONFIG1_GYRO_FILT_AVG_8   = (0x02 << GYRO_CONFIG1_GYRO_UI_AVG_IND_POS),
    GYRO_CONFIG1_GYRO_FILT_AVG_4   = (0x01 << GYRO_CONFIG1_GYRO_UI_AVG_IND_POS),
    GYRO_CONFIG1_GYRO_FILT_AVG_2   = (0x00 << GYRO_CONFIG1_GYRO_UI_AVG_IND_POS),
} GYRO_CONFIG1_GYRO_FILT_AVG_t;

/*
 * ACCEL_CONFIG1
 * Register Name: ACCEL_CONFIG1
 */

/* ACCEL_UI_FILT_BW_IND */
typedef enum
{
    ACCEL_CONFIG1_ACCEL_FILT_BW_16        = (0x7 << ACCEL_CONFIG1_ACCEL_UI_FILT_BW_IND_POS),
    ACCEL_CONFIG1_ACCEL_FILT_BW_25        = (0x6 << ACCEL_CONFIG1_ACCEL_UI_FILT_BW_IND_POS),
    ACCEL_CONFIG1_ACCEL_FILT_BW_34        = (0x5 << ACCEL_CONFIG1_ACCEL_UI_FILT_BW_IND_POS),
    ACCEL_CONFIG1_ACCEL_FILT_BW_53        = (0x4 << ACCEL_CONFIG1_ACCEL_UI_FILT_BW_IND_POS),
    ACCEL_CONFIG1_ACCEL_FILT_BW_73        = (0x3 << ACCEL_CONFIG1_ACCEL_UI_FILT_BW_IND_POS),
    ACCEL_CONFIG1_ACCEL_FILT_BW_121       = (0x2 << ACCEL_CONFIG1_ACCEL_UI_FILT_BW_IND_POS),
    ACCEL_CONFIG1_ACCEL_FILT_BW_180       = (0x1 << ACCEL_CONFIG1_ACCEL_UI_FILT_BW_IND_POS),
    ACCEL_CONFIG1_ACCEL_FILT_BW_NO_FILTER = (0x0 << ACCEL_CONFIG1_ACCEL_UI_FILT_BW_IND_POS),
} ACCEL_CONFIG1_ACCEL_FILT_BW_t;

/* ACCEL_UI_AVG_IND */
typedef enum
{
    ACCEL_CONFIG1_ACCEL_FILT_AVG_64  = (0x5 << ACCEL_CONFIG1_ACCEL_UI_AVG_IND_POS),
    ACCEL_CONFIG1_ACCEL_FILT_AVG_32  = (0x4 << ACCEL_CONFIG1_ACCEL_UI_AVG_IND_POS),
    ACCEL_CONFIG1_ACCEL_FILT_AVG_16  = (0x3 << ACCEL_CONFIG1_ACCEL_UI_AVG_IND_POS),
    ACCEL_CONFIG1_ACCEL_FILT_AVG_8   = (0x2 << ACCEL_CONFIG1_ACCEL_UI_AVG_IND_POS),
    ACCEL_CONFIG1_ACCEL_FILT_AVG_4   = (0x1 << ACCEL_CONFIG1_ACCEL_UI_AVG_IND_POS),
    ACCEL_CONFIG1_ACCEL_FILT_AVG_2   = (0x0 << ACCEL_CONFIG1_ACCEL_UI_AVG_IND_POS),
} ACCEL_CONFIG1_ACCEL_FILT_AVG_t;

/*
 * GYRO_CONFIG1
 * Register Name: GYRO_CONFIG1
 */



/*
 * TMST_CONFIG1
 * Register Name: TMST_CONFIG1
 */

/* TMST_TO_REGS */
typedef enum
{
    TMST_CONFIG1_TMST_ON_SREG_EN   = (0x1 << TMST_CONFIG1_TMST_ON_SREG_EN_POS),
    TMST_CONFIG1_TMST_ON_SREG_DIS  = (0x0 << TMST_CONFIG1_TMST_ON_SREG_EN_POS),
} TMST_CONFIG1_TMST_ON_SREG_EN_t;

/* TMST_RES */
typedef enum
{
    TMST_CONFIG1_RESOL_16us = (0x01 << TMST_CONFIG1_TMST_RESOL_POS),
    TMST_CONFIG1_RESOL_1us  = (0x00 << TMST_CONFIG1_TMST_RESOL_POS),
} TMST_CONFIG1_RESOL_t;

/* TMST_FSYNC */
typedef enum
{
    TMST_CONFIG1_TMST_FSYNC_EN  = (0x01 << TMST_CONFIG1_TMST_FSYNC_EN_POS),
    TMST_CONFIG1_TMST_FSYNC_DIS = (0x00 << TMST_CONFIG1_TMST_FSYNC_EN_POS),
} TMST_CONFIG1_TMST_FSYNC_EN_t;

/* TMST_EN */
typedef enum
{
    TMST_CONFIG1_TMST_EN  = 0x01,
    TMST_CONFIG1_TMST_DIS = 0x00,
} TMST_CONFIG1_TMST_EN_t;


/*
 * APEX_CONFIG0
 * Register Name: APEX_CONFIG0
 */

/* DMP_SRAM_RESET */
typedef enum
{
    APEX_CONFIG0_DMP_SRAM_RESET_APEX_ST_EN  = (0x01 << APEX_CONFIG0_DMP_SRAM_RESET_EN_POS),
    APEX_CONFIG0_DMP_SRAM_RESET_DIS         = (0x00 << APEX_CONFIG0_DMP_SRAM_RESET_EN_POS),
} APEX_CONFIG0_DMP_SRAM_RESET_t;

/* DMP_INIT_EN */
typedef enum
{
    APEX_CONFIG0_DMP_INIT_EN  = (0x01 << APEX_CONFIG0_DMP_INIT_EN_POS),
    APEX_CONFIG0_DMP_INIT_DIS = (0x00 << APEX_CONFIG0_DMP_INIT_EN_POS),
} APEX_CONFIG0_DMP_INIT_t;

/* DMP_POWER_SAVE_EN */
typedef enum
{
    APEX_CONFIG0_DMP_POWER_SAVE_EN   = (0x1 << APEX_CONFIG0_DMP_POWER_SAVE_EN_POS),
    APEX_CONFIG0_DMP_POWER_SAVE_DIS  = (0x0 << APEX_CONFIG0_DMP_POWER_SAVE_EN_POS),
} APEX_CONFIG0_DMP_POWER_SAVE_t;

/*
 * APEX_CONFIG1
 * Register Name: APEX_CONFIG1
 */

/* PEDO_EN */
typedef enum
{
    APEX_CONFIG1_PEDO_EN_EN   = (0x1 << APEX_CONFIG1_DMP_PEDO_EN_POS),
    APEX_CONFIG1_PEDO_EN_DIS  = (0x0 << APEX_CONFIG1_DMP_PEDO_EN_POS),
} APEX_CONFIG1_PEDO_EN_t;

/* TILT_EN */
typedef enum
{
    APEX_CONFIG1_TILT_EN_EN   = (0x1 << APEX_CONFIG1_DMP_TILT_EN_POS),
    APEX_CONFIG1_TILT_EN_DIS  = (0x0 << APEX_CONFIG1_DMP_TILT_EN_POS),
} APEX_CONFIG1_TILT_EN_t;

/* DMP_ODR */
/** @brief DMP ODR selection
 */
typedef enum
{
    APEX_CONFIG1_DMP_ODR_25Hz   = (0x0 << APEX_CONFIG1_DMP_ODR_POS), /**< 25Hz (40ms) */
    APEX_CONFIG1_DMP_ODR_50Hz   = (0x2 << APEX_CONFIG1_DMP_ODR_POS), /**< 50Hz (20ms) */
    APEX_CONFIG1_DMP_ODR_100Hz  = (0x3 << APEX_CONFIG1_DMP_ODR_POS), /**< 100Hz (10ms) */
    APEX_CONFIG1_DMP_ODR_400Hz  = (0x1 << APEX_CONFIG1_DMP_ODR_POS), /**< 400Hz (2.5ms) */
} APEX_CONFIG1_DMP_ODR_t;

/* DMP_FF_EN */
typedef enum
{
    APEX_CONFIG1_DMP_FF_DIS = (0x00 << APEX_CONFIG1_DMP_FF_EN_POS),
    APEX_CONFIG1_DMP_FF_EN  = (0x01 << APEX_CONFIG1_DMP_FF_EN_POS)
} APEX_CONFIG1_DMP_FF_EN_t;

/* DMP_SMD_EN */
typedef enum
{
    APEX_CONFIG1_DMP_SMD_DIS = (0x00 << APEX_CONFIG1_DMP_SMD_EN_POS),
    APEX_CONFIG1_DMP_SMD_EN  = (0x01 << APEX_CONFIG1_DMP_SMD_EN_POS)
} APEX_CONFIG1_DMP_SMD_EN_t;


/*
 * WOM_CONFIG
 * Register Name: WOM_CONFIG
 */

/* WOM_INT_DUR */
typedef enum
{
    WOM_CONFIG_WOM_INT_DUR_1_SMPL = (0x00 << WOM_CONFIG_WOM_INT_DUR_POS),
    WOM_CONFIG_WOM_INT_DUR_2_SMPL = (0x01 << WOM_CONFIG_WOM_INT_DUR_POS),
    WOM_CONFIG_WOM_INT_DUR_3_SMPL = (0x02 << WOM_CONFIG_WOM_INT_DUR_POS),
    WOM_CONFIG_WOM_INT_DUR_4_SMPL = (0x03 << WOM_CONFIG_WOM_INT_DUR_POS),
} WOM_CONFIG_WOM_INT_DUR_t;

/* WOM_INT_MODE */
typedef enum
{
    WOM_CONFIG_WOM_INT_MODE_ANDED = (0x01 << WOM_CONFIG_WOM_INT_MODE_POS),
    WOM_CONFIG_WOM_INT_MODE_ORED  = (0x00 << WOM_CONFIG_WOM_INT_MODE_POS),
} WOM_CONFIG_WOM_INT_MODE_t;

/* WOM_MODE */
typedef enum
{
    WOM_CONFIG_WOM_MODE_CMP_PREV = (0x01 << WOM_CONFIG_WOM_MODE_POS),
    WOM_CONFIG_WOM_MODE_CMP_INIT = (0x00 << WOM_CONFIG_WOM_MODE_POS),
} WOM_CONFIG_WOM_MODE_t;

/* WOM_ENABLE */
typedef enum
{
    WOM_CONFIG_WOM_EN_ENABLE  = (0x01 << WOM_CONFIG_WOM_EN_POS),
    WOM_CONFIG_WOM_EN_DISABLE = (0x00 << WOM_CONFIG_WOM_EN_POS),
} WOM_CONFIG_WOM_EN_t;


/*
 * FIFO_CONFIG5
 * Register Name: FIFO_CONFIG5
 */
/* FIFO_WM_GT_TH */
typedef enum
{
    FIFO_CONFIG5_WM_GT_TH_EN  = (0x1 << FIFO_CONFIG5_FIFO_WM_GT_TH_POS),
    FIFO_CONFIG5_WM_GT_TH_DIS = (0x0 << FIFO_CONFIG5_FIFO_WM_GT_TH_POS),
} FIFO_CONFIG5_WM_GT_t;

/* FIFO_HIRES_EN */
typedef enum
{
    FIFO_CONFIG5_HIRES_EN  = (0x1 << FIFO_CONFIG5_FIFO_HIRES_EN_POS),
    FIFO_CONFIG5_HIRES_DIS = (0x0 << FIFO_CONFIG5_FIFO_HIRES_EN_POS),
} FIFO_CONFIG5_HIRES_t;

/* FIFO_TMST_FSYNC_EN */
typedef enum
{
    FIFO_CONFIG5_TMST_FSYNC_EN  = (0x1 << FIFO_CONFIG5_FIFO_TMST_FSYNC_EN_POS),
    FIFO_CONFIG5_TMST_FSYNC_DIS = (0x0 << FIFO_CONFIG5_FIFO_TMST_FSYNC_EN_POS),
} FIFO_CONFIG5_TMST_FSYNC_t;

/* FIFO_GYRO_EN */
typedef enum
{
    FIFO_CONFIG5_GYRO_EN  = (0x1 << FIFO_CONFIG5_FIFO_GYRO_EN_POS),
    FIFO_CONFIG5_GYRO_DIS = (0x0 << FIFO_CONFIG5_FIFO_GYRO_EN_POS),
} FIFO_CONFIG5_GYRO_t;

/* FIFO_ACCEL_EN*/
typedef enum
{
    FIFO_CONFIG5_ACCEL_EN  = 0x01,
    FIFO_CONFIG5_ACCEL_DIS = 0x00,
} FIFO_CONFIG5_ACCEL_t;


/*
 * FSYNC_CONFIG
 * Register Name: FSYNC_CONFIG
 */

/* FSYNC_UI_SEL */
typedef enum
{
    FSYNC_CONFIG_UI_SEL_NO      = (0x0 << FSYNC_CONFIG_FSYNC_UI_SEL_POS),
    FSYNC_CONFIG_UI_SEL_TEMP    = (0x1 << FSYNC_CONFIG_FSYNC_UI_SEL_POS),
    FSYNC_CONFIG_UI_SEL_GYRO_X  = (0x2 << FSYNC_CONFIG_FSYNC_UI_SEL_POS),
    FSYNC_CONFIG_UI_SEL_GYRO_Y  = (0x3 << FSYNC_CONFIG_FSYNC_UI_SEL_POS),
    FSYNC_CONFIG_UI_SEL_GYRO_Z  = (0x4 << FSYNC_CONFIG_FSYNC_UI_SEL_POS),
    FSYNC_CONFIG_UI_SEL_ACCEL_X = (0x5 << FSYNC_CONFIG_FSYNC_UI_SEL_POS),
    FSYNC_CONFIG_UI_SEL_ACCEL_Y = (0x6 << FSYNC_CONFIG_FSYNC_UI_SEL_POS),
    FSYNC_CONFIG_UI_SEL_ACCEL_Z = (0x7 << FSYNC_CONFIG_FSYNC_UI_SEL_POS),
} FSYNC_CONFIG_UI_SEL_t;


/*
 * PSEQ_SPARE_TRIM (FIXME REG_FIFO_DEC_CFG)
 * Register Name : PSEQ_SPARE_TRIM
 */

/* FIFO_DEC_ENABLE */
#define FIFO_DEC_CFG_EN_POS   3
#define FIFO_DEC_CFG_EN_MASK  (0x01 << FIFO_DEC_CFG_EN_POS)

typedef enum
{
    FIFO_DEC_CFG_EN  = (0x1 << FIFO_DEC_CFG_EN_POS),
    FIFO_DEC_CFG_DIS = (0x0 << FIFO_DEC_CFG_EN_POS),
} FIFO_DEC_CFG_EN_t;

/* FIFO_DEC_FACTOR */
#define FIFO_DEC_CFG_FACTOR_POS   0
#define FIFO_DEC_CFG_FACTOR_MASK  (0x07 << FIFO_DEC_CFG_FACTOR_POS)

typedef enum
{
    FIFO_DEC_CFG_FACTOR_2   = (0x0 << FIFO_DEC_CFG_FACTOR_POS),
    FIFO_DEC_CFG_FACTOR_4   = (0x1 << FIFO_DEC_CFG_FACTOR_POS),
    FIFO_DEC_CFG_FACTOR_8   = (0x2 << FIFO_DEC_CFG_FACTOR_POS),
    FIFO_DEC_CFG_FACTOR_16  = (0x3 << FIFO_DEC_CFG_FACTOR_POS),
    FIFO_DEC_CFG_FACTOR_32  = (0x4 << FIFO_DEC_CFG_FACTOR_POS),
    FIFO_DEC_CFG_FACTOR_64  = (0x5 << FIFO_DEC_CFG_FACTOR_POS),
    FIFO_DEC_CFG_FACTOR_128 = (0x6 << FIFO_DEC_CFG_FACTOR_POS),
    FIFO_DEC_CFG_FACTOR_256 = (0x7 << FIFO_DEC_CFG_FACTOR_POS),
} FIFO_DEC_CFG_FACTOR_t;

/* ----------------------------------------------------------------------------
 * Register bank 1
 * ---------------------------------------------------------------------------- */

/* ----------------------------------------------------------------------------
 * Register bank 2
 * ---------------------------------------------------------------------------- */

/* ----------------------------------------------------------------------------
 * Register bank 4
 * ---------------------------------------------------------------------------- */

/*
 * APEX_CONFIG2
 * Register Name: APEX_CONFIG2
*/

/* DMP_POWER_SAVE_TIME_SEL */
typedef enum
{
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_0S  = 0x0,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_4S  = 0x1,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_8S  = 0x2,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_12S = 0x3,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_16S = 0x4,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_20S = 0x5,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_24S = 0x6,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_28S = 0x7,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_32S = 0x8,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_36S = 0x9,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_40S = 0xA,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_44S = 0xB,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_48S = 0xC,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_52S = 0xD,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_56S = 0xE,
    APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_60S = 0xF

} APEX_CONFIG2_DMP_POWER_SAVE_TIME_t;

/* LOW_ENERGY_AMP_TH_SEL */
typedef enum
{
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_1006632MG = (0 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_1174405MG = (1 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_1342177MG = (2 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_1509949MG = (3 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_1677721MG = (4 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_1845493MG = (5 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_2013265MG = (6 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_2181038MG = (7 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_2348810MG = (8 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_2516582MG = (9 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_2684354MG = (10 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_2852126MG = (11 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_3019898MG = (12 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_3187671MG = (13 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_3355443MG = (14 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS),
    APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_3523215MG = (15 << APEX_CONFIG2_LOW_ENERGY_AMP_TH_SEL_POS)
} APEX_CONFIG2_LOW_ENERGY_AMP_TH_t;

/*
 * APEX_CONFIG3
 * Register Name: APEX_CONFIG3
*/
/* PEDO_AMP_TH_SEL */
typedef enum
{
    APEX_CONFIG3_PEDO_AMP_TH_1006632_MG = (0  << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_1140850_MG = (1  << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_1275068_MG = (2  << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_1409286_MG = (3  << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_1543503_MG = (4  << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_1677721_MG = (5  << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_1811939_MG = (6  << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_1946157_MG = (7  << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_2080374_MG = (8  << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_2214592_MG = (9  << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_2348810_MG = (10 << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_2483027_MG = (11 << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_2617245_MG = (12 << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_2751463_MG = (13 << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_2885681_MG = (14 << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS),
    APEX_CONFIG3_PEDO_AMP_TH_3019898_MG = (15 << APEX_CONFIG3_PEDO_AMP_TH_SEL_POS)
} APEX_CONFIG3_PEDO_AMP_TH_t;

/*
 * APEX_CONFIG4
 * Register Name: APEX_CONFIG4
*/

/* PEDO_SB_TIMER_TH_SEL */
typedef enum
{
    APEX_CONFIG4_PEDO_SB_TIMER_TH_50_SAMPLES  = (0  << APEX_CONFIG4_PEDO_SB_TIMER_TH_SEL_POS),
    APEX_CONFIG4_PEDO_SB_TIMER_TH_75_SAMPLES  = (1  << APEX_CONFIG4_PEDO_SB_TIMER_TH_SEL_POS),
    APEX_CONFIG4_PEDO_SB_TIMER_TH_100_SAMPLES = (2  << APEX_CONFIG4_PEDO_SB_TIMER_TH_SEL_POS),
    APEX_CONFIG4_PEDO_SB_TIMER_TH_125_SAMPLES = (3  << APEX_CONFIG4_PEDO_SB_TIMER_TH_SEL_POS),
    APEX_CONFIG4_PEDO_SB_TIMER_TH_150_SAMPLES = (4  << APEX_CONFIG4_PEDO_SB_TIMER_TH_SEL_POS),
    APEX_CONFIG4_PEDO_SB_TIMER_TH_175_SAMPLES = (5  << APEX_CONFIG4_PEDO_SB_TIMER_TH_SEL_POS),
    APEX_CONFIG4_PEDO_SB_TIMER_TH_200_SAMPLES = (6  << APEX_CONFIG4_PEDO_SB_TIMER_TH_SEL_POS),
    APEX_CONFIG4_PEDO_SB_TIMER_TH_225_SAMPLES = (7  << APEX_CONFIG4_PEDO_SB_TIMER_TH_SEL_POS)
} APEX_CONFIG4_PEDO_SB_TIMER_TH_t;


/* PEDO_HI_ENRGY_TH_SEL */
typedef enum
{
    APEX_CONFIG4_PEDO_HI_ENRGY_TH_90  = (0 << APEX_CONFIG4_PEDO_HI_ENRGY_TH_SEL_POS),
    APEX_CONFIG4_PEDO_HI_ENRGY_TH_107 = (1 << APEX_CONFIG4_PEDO_HI_ENRGY_TH_SEL_POS),
    APEX_CONFIG4_PEDO_HI_ENRGY_TH_136 = (2 << APEX_CONFIG4_PEDO_HI_ENRGY_TH_SEL_POS),
    APEX_CONFIG4_PEDO_HI_ENRGY_TH_159 = (3 << APEX_CONFIG4_PEDO_HI_ENRGY_TH_SEL_POS)
} APEX_CONFIG4_PEDO_HI_ENRGY_TH_t;


/*
 * APEX_CONFIG5
 * Register Name: APEX_CONFIG5
*/
/* TILT_WAIT_TIME_SEL */
typedef enum
{
    APEX_CONFIG5_TILT_WAIT_TIME_0S  = (0  << APEX_CONFIG5_TILT_WAIT_TIME_SEL_POS),
    APEX_CONFIG5_TILT_WAIT_TIME_2S = (1  << APEX_CONFIG5_TILT_WAIT_TIME_SEL_POS),
    APEX_CONFIG5_TILT_WAIT_TIME_4S = (2  << APEX_CONFIG5_TILT_WAIT_TIME_SEL_POS),
    APEX_CONFIG5_TILT_WAIT_TIME_6S = (3  << APEX_CONFIG5_TILT_WAIT_TIME_SEL_POS)
} APEX_CONFIG5_TILT_WAIT_TIME_t;

/* LOWG_PEAK_TH_HYST_SEL */
typedef enum
{
    APEX_CONFIG5_LOWG_PEAK_TH_HYST_31MG  = (0  << APEX_CONFIG5_LOWG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_LOWG_PEAK_TH_HYST_63MG  = (1  << APEX_CONFIG5_LOWG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_LOWG_PEAK_TH_HYST_94MG  = (2  << APEX_CONFIG5_LOWG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_LOWG_PEAK_TH_HYST_125MG = (3  << APEX_CONFIG5_LOWG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_LOWG_PEAK_TH_HYST_156MG = (4  << APEX_CONFIG5_LOWG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_LOWG_PEAK_TH_HYST_188MG = (5  << APEX_CONFIG5_LOWG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_LOWG_PEAK_TH_HYST_219MG = (6  << APEX_CONFIG5_LOWG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_LOWG_PEAK_TH_HYST_250MG = (7  << APEX_CONFIG5_LOWG_PEAK_TH_HYST_SEL_POS)
} APEX_CONFIG5_LOWG_PEAK_TH_HYST_t;

/* HIGHG_PEAK_TH_HYST_SEL */
typedef enum
{
    APEX_CONFIG5_HIGHG_PEAK_TH_HYST_31MG  = (0  << APEX_CONFIG5_HIGHG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_HIGHG_PEAK_TH_HYST_63MG  = (1  << APEX_CONFIG5_HIGHG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_HIGHG_PEAK_TH_HYST_94MG  = (2  << APEX_CONFIG5_HIGHG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_HIGHG_PEAK_TH_HYST_125MG = (3  << APEX_CONFIG5_HIGHG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_HIGHG_PEAK_TH_HYST_156MG = (4  << APEX_CONFIG5_HIGHG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_HIGHG_PEAK_TH_HYST_188MG = (5  << APEX_CONFIG5_HIGHG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_HIGHG_PEAK_TH_HYST_219MG = (6  << APEX_CONFIG5_HIGHG_PEAK_TH_HYST_SEL_POS),
    APEX_CONFIG5_HIGHG_PEAK_TH_HYST_250MG = (7  << APEX_CONFIG5_HIGHG_PEAK_TH_HYST_SEL_POS)
} APEX_CONFIG5_HIGHG_PEAK_TH_HYST_t;

/*
 * APEX_CONFIG9
 * Register Name: APEX_CONFIG9
*/

/* FF_DEBOUNCE_DURATION_SEL */
typedef enum
{
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_0_MS = (0  << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_1250_MS = (1  << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_1375_MS = (2  << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_1500_MS = (3  << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_1625_MS = (4  << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_1750_MS = (5  << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_1875_MS = (6  << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_2000_MS = (7  << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_2125_MS = (8  << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_2250_MS = (9  << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_2375_MS = (10 << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_2500_MS = (11 << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_2625_MS = (12 << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_2750_MS = (13 << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_2875_MS = (14 << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS),
    APEX_CONFIG9_FF_DEBOUNCE_DURATION_3000_MS = (15 << APEX_CONFIG9_FF_DEBOUNCE_DURATION_SEL_POS)
} APEX_CONFIG9_FF_DEBOUNCE_DURATION_t;

/* SMD_SENSITIVITY_SEL */
typedef enum
{
    APEX_CONFIG9_SMD_SENSITIVITY_0 = (0 << APEX_CONFIG9_SMD_SENSITIVITY_SEL_POS),
    APEX_CONFIG9_SMD_SENSITIVITY_1 = (1 << APEX_CONFIG9_SMD_SENSITIVITY_SEL_POS),
    APEX_CONFIG9_SMD_SENSITIVITY_2 = (2 << APEX_CONFIG9_SMD_SENSITIVITY_SEL_POS),
    APEX_CONFIG9_SMD_SENSITIVITY_3 = (3 << APEX_CONFIG9_SMD_SENSITIVITY_SEL_POS),
    APEX_CONFIG9_SMD_SENSITIVITY_4 = (4 << APEX_CONFIG9_SMD_SENSITIVITY_SEL_POS)
} APEX_CONFIG9_SMD_SENSITIVITY_t;

/* SMD_SENSITIVITY_MODE */
typedef enum
{
    APEX_CONFIG9_SENSITIVITY_MODE_NORMAL    = (0 << APEX_CONFIG9_SENSITIVITY_MODE_POS),
    APEX_CONFIG9_SENSITIVITY_MODE_SLOW_WALK = (1 << APEX_CONFIG9_SENSITIVITY_MODE_POS)
} APEX_CONFIG9_SENSITIVITY_MODE_t;


/*
 * APEX_CONFIG10_MREG_TOP1
 * Register Name: APEX_CONFIG10
*/
typedef enum
{
    APEX_CONFIG10_LOWG_PEAK_TH_31MG    = (0x00 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_63MG    = (0x01 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_94MG    = (0x02 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_125MG   = (0x03 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_156MG   = (0x04 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_188MG   = (0x05 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_219MG   = (0x06 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_250MG   = (0x07 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_281MG   = (0x08 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_313MG   = (0x09 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_344MG   = (0x0A << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_375MG   = (0x0B << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_406MG   = (0x0C << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_438MG   = (0x0D << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_469MG   = (0x0E << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_500MG   = (0x0F << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_531MG   = (0x10 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_563MG   = (0x11 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_594MG   = (0x12 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_625MG   = (0x13 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_656MG   = (0x14 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_688MG   = (0x15 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_719MG   = (0x16 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_750MG   = (0x17 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_781MG   = (0x18 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_813MG   = (0x19 << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_844MG   = (0x1A << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_875MG   = (0x1B << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_906MG   = (0x1C << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_938MG   = (0x1D << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_969MG   = (0x1E << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS),
    APEX_CONFIG10_LOWG_PEAK_TH_1000MG  = (0x1F << APEX_CONFIG10_LOWG_PEAK_TH_SEL_POS)
} APEX_CONFIG10_LOWG_PEAK_TH_t;

typedef enum
{
    APEX_CONFIG10_LOWG_TIME_TH_1_SAMPLE  = (0x00 << APEX_CONFIG10_LOWG_TIME_TH_SEL_POS),
    APEX_CONFIG10_LOWG_TIME_TH_2_SAMPLES = (0x01 << APEX_CONFIG10_LOWG_TIME_TH_SEL_POS),
    APEX_CONFIG10_LOWG_TIME_TH_3_SAMPLES = (0x02 << APEX_CONFIG10_LOWG_TIME_TH_SEL_POS),
    APEX_CONFIG10_LOWG_TIME_TH_4_SAMPLES = (0x03 << APEX_CONFIG10_LOWG_TIME_TH_SEL_POS),
    APEX_CONFIG10_LOWG_TIME_TH_5_SAMPLES = (0x04 << APEX_CONFIG10_LOWG_TIME_TH_SEL_POS),
    APEX_CONFIG10_LOWG_TIME_TH_6_SAMPLES = (0x05 << APEX_CONFIG10_LOWG_TIME_TH_SEL_POS),
    APEX_CONFIG10_LOWG_TIME_TH_7_SAMPLES = (0x06 << APEX_CONFIG10_LOWG_TIME_TH_SEL_POS),
    APEX_CONFIG10_LOWG_TIME_TH_8_SAMPLES = (0x07 << APEX_CONFIG10_LOWG_TIME_TH_SEL_POS)
} APEX_CONFIG10_LOWG_TIME_TH_SAMPLES_t;

/*
 * APEX_CONFIG11_MREG_TOP1
 * Register Name: APEX_CONFIG11
*/
typedef enum
{
    APEX_CONFIG11_HIGHG_PEAK_TH_250MG   = (0x00 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_500MG   = (0x01 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_750MG   = (0x02 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_1000MG  = (0x03 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_1250MG  = (0x04 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_1500MG  = (0x05 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_1750MG  = (0x06 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_2000MG  = (0x07 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_2250MG  = (0x08 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_2500MG  = (0x09 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_2750MG  = (0x0A << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_3000MG  = (0x0B << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_3250MG  = (0x0C << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_3500MG  = (0x0D << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_3750MG  = (0x0E << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_4000MG  = (0x0F << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_4250MG  = (0x10 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_4500MG  = (0x11 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_4750MG  = (0x12 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_5000MG  = (0x13 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_5250MG  = (0x14 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_5500MG  = (0x15 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_5750MG  = (0x16 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_6000MG  = (0x17 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_6250MG  = (0x18 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_6500MG  = (0x19 << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_6750MG  = (0x1A << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_7000MG  = (0x1B << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_7250MG  = (0x1C << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_7500MG  = (0x1D << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_7750MG  = (0x1E << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_PEAK_TH_8000MG  = (0x1F << APEX_CONFIG11_HIGHG_PEAK_TH_SEL_POS)
} APEX_CONFIG11_HIGHG_PEAK_TH_t;

typedef enum
{
    APEX_CONFIG11_HIGHG_TIME_TH_1_SAMPLE  = (0x00 << APEX_CONFIG11_HIGHG_TIME_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_TIME_TH_2_SAMPLES = (0x01 << APEX_CONFIG11_HIGHG_TIME_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_TIME_TH_3_SAMPLES = (0x02 << APEX_CONFIG11_HIGHG_TIME_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_TIME_TH_4_SAMPLES = (0x03 << APEX_CONFIG11_HIGHG_TIME_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_TIME_TH_5_SAMPLES = (0x04 << APEX_CONFIG11_HIGHG_TIME_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_TIME_TH_6_SAMPLES = (0x05 << APEX_CONFIG11_HIGHG_TIME_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_TIME_TH_7_SAMPLES = (0x06 << APEX_CONFIG11_HIGHG_TIME_TH_SEL_POS),
    APEX_CONFIG11_HIGHG_TIME_TH_8_SAMPLES = (0x07 << APEX_CONFIG11_HIGHG_TIME_TH_SEL_POS)
} APEX_CONFIG11_HIGHG_TIME_TH_SAMPLES_t;

/*
 * APEX_CONFIG12_MREG_TOP1
 * Register Name: APEX_CONFIG12
*/
/* FF_MAX_DURATION_SEL */
typedef enum
{
    APEX_CONFIG12_FF_MAX_DURATION_102_CM = (0  << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_120_CM = (1  << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_139_CM = (2  << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_159_CM = (3  << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_181_CM = (4  << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_204_CM = (5  << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_228_CM = (6  << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_254_CM = (7  << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_281_CM = (8  << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_310_CM = (9  << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_339_CM = (10 << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_371_CM = (11 << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_403_CM = (12 << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_438_CM = (13 << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_473_CM = (14 << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MAX_DURATION_510_CM = (15 << APEX_CONFIG12_FF_MAX_DURATION_SEL_POS)
} APEX_CONFIG12_FF_MAX_DURATION_t;

/* FF_MIN_DURATION_SEL */
typedef enum
{
    APEX_CONFIG12_FF_MIN_DURATION_10_CM = (0  << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_12_CM = (1  << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_13_CM = (2  << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_16_CM = (3  << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_18_CM = (4  << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_20_CM = (5  << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_23_CM = (6  << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_25_CM = (7  << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_28_CM = (8  << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_31_CM = (9  << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_34_CM = (10 << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_38_CM = (11 << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_41_CM = (12 << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_45_CM = (13 << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_48_CM = (14 << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS),
    APEX_CONFIG12_FF_MIN_DURATION_52_CM = (15 << APEX_CONFIG12_FF_MIN_DURATION_SEL_POS)
} APEX_CONFIG12_FF_MIN_DURATION_t;

/*
 * ST_CONFIG_MREG_TOP1
 * Register Name: ST_CONFIG
 */
typedef enum
{
    ST_CONFIG_16_SAMPLES  = (0 << ST_CONFIG_ST_NUM_SAMPLE_POS),
    ST_CONFIG_200_SAMPLES = (1 << ST_CONFIG_ST_NUM_SAMPLE_POS)
} ST_CONFIG_NUM_SAMPLES_t;

typedef enum
{
    ST_CONFIG_ACCEL_ST_LIM_5  = (0 << ST_CONFIG_ACCEL_ST_LIM_POS),
    ST_CONFIG_ACCEL_ST_LIM_10 = (1 << ST_CONFIG_ACCEL_ST_LIM_POS),
    ST_CONFIG_ACCEL_ST_LIM_15 = (2 << ST_CONFIG_ACCEL_ST_LIM_POS),
    ST_CONFIG_ACCEL_ST_LIM_20 = (3 << ST_CONFIG_ACCEL_ST_LIM_POS),
    ST_CONFIG_ACCEL_ST_LIM_25 = (4 << ST_CONFIG_ACCEL_ST_LIM_POS),
    ST_CONFIG_ACCEL_ST_LIM_30 = (5 << ST_CONFIG_ACCEL_ST_LIM_POS),
    ST_CONFIG_ACCEL_ST_LIM_40 = (6 << ST_CONFIG_ACCEL_ST_LIM_POS),
    ST_CONFIG_ACCEL_ST_LIM_50 = (7 << ST_CONFIG_ACCEL_ST_LIM_POS)
} ST_CONFIG_ACCEL_ST_LIM_t;

typedef enum
{
    ST_CONFIG_GYRO_ST_LIM_5  = (0 << ST_CONFIG_GYRO_ST_LIM_POS),
    ST_CONFIG_GYRO_ST_LIM_10 = (1 << ST_CONFIG_GYRO_ST_LIM_POS),
    ST_CONFIG_GYRO_ST_LIM_15 = (2 << ST_CONFIG_GYRO_ST_LIM_POS),
    ST_CONFIG_GYRO_ST_LIM_20 = (3 << ST_CONFIG_GYRO_ST_LIM_POS),
    ST_CONFIG_GYRO_ST_LIM_25 = (4 << ST_CONFIG_GYRO_ST_LIM_POS),
    ST_CONFIG_GYRO_ST_LIM_30 = (5 << ST_CONFIG_GYRO_ST_LIM_POS),
    ST_CONFIG_GYRO_ST_LIM_40 = (6 << ST_CONFIG_GYRO_ST_LIM_POS),
    ST_CONFIG_GYRO_ST_LIM_50 = (7 << ST_CONFIG_GYRO_ST_LIM_POS)
} ST_CONFIG_GYRO_ST_LIM_t;


/*
 * OTP_CONFIG_MREG_TOP1
 * Register Name: OTP_CONFIG
 */
typedef enum
{
    OTP_CONFIG_OTP_COPY_TRIM    = (1 << OTP_CONFIG_OTP_COPY_MODE_POS),
    OTP_CONFIG_OTP_COPY_ST_DATA = (3 << OTP_CONFIG_OTP_COPY_MODE_POS),
} OTP_CONFIG_COPY_MODE_t;

typedef enum
{
    OTP_CTRL7_PWR_DOWN_EN  = (1 << OTP_CTRL7_OTP_PWR_DOWN_POS),
    OTP_CTRL7_PWR_DOWN_DIS = (0 << OTP_CTRL7_OTP_PWR_DOWN_POS),
} OTP_CTRL7_PWR_DOWN_t;

typedef enum
{
    OTP_CTRL7_OTP_RELOAD_EN  = (1 << OTP_CTRL7_OTP_RELOAD_POS),
    OTP_CTRL7_OTP_RELOAD_DIS = (0 << OTP_CTRL7_OTP_RELOAD_POS),
} OTP_CTRL7_OTP_RELOAD_t;


/*
 * SELFTEST_MREG_TOP1
 * Register Name: SELFTEST
 */
typedef enum
{
    SELFTEST_DIS      = 0,
    SELFTEST_ACCEL_EN = SELFTEST_ACCEL_ST_EN_MASK,
    SELFTEST_GYRO_EN  = SELFTEST_GYRO_ST_EN_MASK,
    SELFTEST_EN       = (SELFTEST_ACCEL_ST_EN_MASK | SELFTEST_GYRO_ST_EN_MASK)
} SELFTEST_ACCEL_GYRO_ST_EN_t;

#ifdef __cplusplus
}
#endif

#endif  /* #ifndef _INV_IMU_DEFS_H_ */
