// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module BGD_scal_float_4u_unsigned_int_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_x_dout,
        p_x_empty_n,
        p_x_read,
        p_res_din,
        p_res_full_n,
        p_res_write,
        p_biasSize_dout,
        p_biasSize_empty_n,
        p_biasSize_read,
        l_multiplicator_loc_dout,
        l_multiplicator_loc_empty_n,
        l_multiplicator_loc_read,
        p_biasSize_out_din,
        p_biasSize_out_full_n,
        p_biasSize_out_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state7 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] p_x_dout;
input   p_x_empty_n;
output   p_x_read;
output  [127:0] p_res_din;
input   p_res_full_n;
output   p_res_write;
input  [31:0] p_biasSize_dout;
input   p_biasSize_empty_n;
output   p_biasSize_read;
input  [31:0] l_multiplicator_loc_dout;
input   l_multiplicator_loc_empty_n;
output   l_multiplicator_loc_read;
output  [31:0] p_biasSize_out_din;
input   p_biasSize_out_full_n;
output   p_biasSize_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_x_read;
reg p_res_write;
reg p_biasSize_read;
reg l_multiplicator_loc_read;
reg p_biasSize_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_x_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln59_reg_249;
reg    p_res_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] icmp_ln59_reg_249_pp0_iter3_reg;
reg    p_biasSize_blk_n;
reg    l_multiplicator_loc_blk_n;
reg    p_biasSize_out_blk_n;
reg   [29:0] i_reg_105;
reg   [31:0] l_multiplicator_loc_read_reg_236;
reg    ap_block_state1;
reg   [29:0] trunc_ln_reg_244;
wire   [0:0] icmp_ln59_fu_142_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln59_reg_249_pp0_iter1_reg;
reg   [0:0] icmp_ln59_reg_249_pp0_iter2_reg;
wire   [29:0] i_3_fu_147_p2;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_116_p0;
wire   [31:0] grp_fu_120_p0;
wire   [31:0] grp_fu_124_p0;
wire   [31:0] grp_fu_128_p0;
wire   [31:0] trunc_ln674_fu_153_p1;
wire   [31:0] p_Result_4_i_i_fu_162_p4;
wire   [31:0] p_Result_5_i_i_fu_177_p4;
wire   [31:0] p_Result_6_i_i_fu_192_p4;
wire   [31:0] grp_fu_116_p2;
wire   [31:0] grp_fu_120_p2;
wire   [31:0] grp_fu_124_p2;
wire   [31:0] grp_fu_128_p2;
wire   [31:0] l_v_15_fu_219_p1;
wire   [31:0] l_v_14_fu_215_p1;
wire   [31:0] l_v_13_fu_211_p1;
wire   [31:0] l_v_fu_207_p1;
reg    grp_fu_116_ce;
reg    grp_fu_120_ce;
reg    grp_fu_124_ce;
reg    grp_fu_128_ce;
wire    ap_CS_fsm_state7;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

BGD_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U422(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_116_p0),
    .din1(l_multiplicator_loc_read_reg_236),
    .ce(grp_fu_116_ce),
    .dout(grp_fu_116_p2)
);

BGD_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U423(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_120_p0),
    .din1(l_multiplicator_loc_read_reg_236),
    .ce(grp_fu_120_ce),
    .dout(grp_fu_120_p2)
);

BGD_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U424(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_124_p0),
    .din1(l_multiplicator_loc_read_reg_236),
    .ce(grp_fu_124_ce),
    .dout(grp_fu_124_p2)
);

BGD_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U425(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_128_p0),
    .din1(l_multiplicator_loc_read_reg_236),
    .ce(grp_fu_128_ce),
    .dout(grp_fu_128_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (p_biasSize_out_full_n == 1'b0) | (l_multiplicator_loc_empty_n == 1'b0) | (p_biasSize_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((~((ap_start == 1'b0) | (p_biasSize_out_full_n == 1'b0) | (l_multiplicator_loc_empty_n == 1'b0) | (p_biasSize_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_fu_142_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_105 <= i_3_fu_147_p2;
    end else if ((~((ap_start == 1'b0) | (p_biasSize_out_full_n == 1'b0) | (l_multiplicator_loc_empty_n == 1'b0) | (p_biasSize_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_105 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln59_reg_249 <= icmp_ln59_fu_142_p2;
        icmp_ln59_reg_249_pp0_iter1_reg <= icmp_ln59_reg_249;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln59_reg_249_pp0_iter2_reg <= icmp_ln59_reg_249_pp0_iter1_reg;
        icmp_ln59_reg_249_pp0_iter3_reg <= icmp_ln59_reg_249_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (p_biasSize_out_full_n == 1'b0) | (l_multiplicator_loc_empty_n == 1'b0) | (p_biasSize_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        l_multiplicator_loc_read_reg_236 <= l_multiplicator_loc_dout;
        trunc_ln_reg_244 <= {{p_biasSize_dout[31:2]}};
    end
end

always @ (*) begin
    if ((icmp_ln59_fu_142_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_116_ce = 1'b1;
    end else begin
        grp_fu_116_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_120_ce = 1'b1;
    end else begin
        grp_fu_120_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_124_ce = 1'b1;
    end else begin
        grp_fu_124_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_128_ce = 1'b1;
    end else begin
        grp_fu_128_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        l_multiplicator_loc_blk_n = l_multiplicator_loc_empty_n;
    end else begin
        l_multiplicator_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_biasSize_out_full_n == 1'b0) | (l_multiplicator_loc_empty_n == 1'b0) | (p_biasSize_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        l_multiplicator_loc_read = 1'b1;
    end else begin
        l_multiplicator_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_biasSize_blk_n = p_biasSize_empty_n;
    end else begin
        p_biasSize_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_biasSize_out_blk_n = p_biasSize_out_full_n;
    end else begin
        p_biasSize_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_biasSize_out_full_n == 1'b0) | (l_multiplicator_loc_empty_n == 1'b0) | (p_biasSize_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_biasSize_out_write = 1'b1;
    end else begin
        p_biasSize_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_biasSize_out_full_n == 1'b0) | (l_multiplicator_loc_empty_n == 1'b0) | (p_biasSize_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_biasSize_read = 1'b1;
    end else begin
        p_biasSize_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln59_reg_249_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_res_blk_n = p_res_full_n;
    end else begin
        p_res_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln59_reg_249_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_res_write = 1'b1;
    end else begin
        p_res_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln59_reg_249 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_x_blk_n = p_x_empty_n;
    end else begin
        p_x_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln59_reg_249 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_x_read = 1'b1;
    end else begin
        p_x_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (p_biasSize_out_full_n == 1'b0) | (l_multiplicator_loc_empty_n == 1'b0) | (p_biasSize_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln59_fu_142_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0)) | ((icmp_ln59_fu_142_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln59_reg_249_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (p_res_full_n == 1'b0)) | ((icmp_ln59_reg_249 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (p_x_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln59_reg_249_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (p_res_full_n == 1'b0)) | ((icmp_ln59_reg_249 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (p_x_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln59_reg_249_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (p_res_full_n == 1'b0)) | ((icmp_ln59_reg_249 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (p_x_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (p_biasSize_out_full_n == 1'b0) | (l_multiplicator_loc_empty_n == 1'b0) | (p_biasSize_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln59_reg_249 == 1'd0) & (p_x_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4 = ((icmp_ln59_reg_249_pp0_iter3_reg == 1'd0) & (p_res_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign grp_fu_116_p0 = trunc_ln674_fu_153_p1;

assign grp_fu_120_p0 = p_Result_4_i_i_fu_162_p4;

assign grp_fu_124_p0 = p_Result_5_i_i_fu_177_p4;

assign grp_fu_128_p0 = p_Result_6_i_i_fu_192_p4;

assign i_3_fu_147_p2 = (i_reg_105 + 30'd1);

assign icmp_ln59_fu_142_p2 = ((i_reg_105 == trunc_ln_reg_244) ? 1'b1 : 1'b0);

assign l_v_13_fu_211_p1 = grp_fu_120_p2;

assign l_v_14_fu_215_p1 = grp_fu_124_p2;

assign l_v_15_fu_219_p1 = grp_fu_128_p2;

assign l_v_fu_207_p1 = grp_fu_116_p2;

assign p_Result_4_i_i_fu_162_p4 = {{p_x_dout[63:32]}};

assign p_Result_5_i_i_fu_177_p4 = {{p_x_dout[95:64]}};

assign p_Result_6_i_i_fu_192_p4 = {{p_x_dout[127:96]}};

assign p_biasSize_out_din = p_biasSize_dout;

assign p_res_din = {{{{l_v_15_fu_219_p1}, {l_v_14_fu_215_p1}}, {l_v_13_fu_211_p1}}, {l_v_fu_207_p1}};

assign trunc_ln674_fu_153_p1 = p_x_dout[31:0];

endmodule //BGD_scal_float_4u_unsigned_int_s
