<stg><name>Linear_layer_ds2</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="12" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="16" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i39"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %max_inp3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_inp3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %max_W3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_W3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="64">
<![CDATA[
entry:5 %q_inp3_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_inp3_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="64">
<![CDATA[
entry:6 %q_W3_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_W3_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %q_outp5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_outp5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1, i32 %max_inp3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2, i32 %max_W3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4, i32 %q_outp5

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:11 %store_ln805 = store i4 0, i4 %i39

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v564, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v563, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1, i32 %max_inp3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2, i32 %max_W3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4, i32 %q_outp5

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln805 = br void %l_j38

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
l_j38:0 %i39_1 = load i4 %i39

]]></Node>
<StgValue><ssdm name="i39_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j38:1 %icmp_ln805 = icmp_eq  i4 %i39_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln805"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j38:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j38:3 %add_ln805 = add i4 %i39_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln805"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j38:4 %br_ln805 = br i1 %icmp_ln805, void %l_j38.split, void %l_j39.preheader

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
l_j38.split:0 %zext_ln805 = zext i4 %i39_1

]]></Node>
<StgValue><ssdm name="zext_ln805"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j38.split:6 %max_inp3_addr = getelementptr i32 %max_inp3, i64 0, i64 %zext_ln805

]]></Node>
<StgValue><ssdm name="max_inp3_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
l_j38.split:7 %max_inp3_load = load i4 %max_inp3_addr

]]></Node>
<StgValue><ssdm name="max_inp3_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
l_j38.split:9 %store_ln805 = store i4 %add_ln805, i4 %i39

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32">
<![CDATA[
l_j39.preheader:0 %i40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i40"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j39.preheader:1 %store_ln830 = store i10 0, i10 %i40

]]></Node>
<StgValue><ssdm name="store_ln830"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
l_j39.preheader:2 %br_ln830 = br void %l_j39

]]></Node>
<StgValue><ssdm name="br_ln830"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
l_j38.split:1 %tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %i39_1, i12 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_j38.split:2 %tmp_30 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i39_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="14">
<![CDATA[
l_j38.split:3 %zext_ln807 = zext i14 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln807"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l_j38.split:4 %sub_ln807 = sub i16 %tmp_s, i16 %zext_ln807

]]></Node>
<StgValue><ssdm name="sub_ln807"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
l_j38.split:7 %max_inp3_load = load i4 %max_inp3_addr

]]></Node>
<StgValue><ssdm name="max_inp3_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="16" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j38.split:8 %call_ln825 = call void @Linear_layer_ds2_Pipeline_l_j38, i32 %max_inp3_load, i32 %max_inp3, i4 %i39_1, i16 %sub_ln807, i32 %v475

]]></Node>
<StgValue><ssdm name="call_ln825"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j38.split:5 %specloopname_ln805 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln805"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="16" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j38.split:8 %call_ln825 = call void @Linear_layer_ds2_Pipeline_l_j38, i32 %max_inp3_load, i32 %max_inp3, i4 %i39_1, i16 %sub_ln807, i32 %v475

]]></Node>
<StgValue><ssdm name="call_ln825"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
l_j38.split:10 %br_ln805 = br void %l_j38

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
l_j39:0 %i40_1 = load i10 %i40

]]></Node>
<StgValue><ssdm name="i40_1"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j39:1 %icmp_ln830 = icmp_eq  i10 %i40_1, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln830"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j39:2 %empty_417 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j39:3 %add_ln830 = add i10 %i40_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln830"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j39:4 %br_ln830 = br i1 %icmp_ln830, void %l_j39.split, void %for.inc182.preheader

]]></Node>
<StgValue><ssdm name="br_ln830"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
l_j39.split:0 %zext_ln830 = zext i10 %i40_1

]]></Node>
<StgValue><ssdm name="zext_ln830"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j39.split:6 %max_W3_addr = getelementptr i32 %max_W3, i64 0, i64 %zext_ln830

]]></Node>
<StgValue><ssdm name="max_W3_addr"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
l_j39.split:7 %max_W3_load = load i10 %max_W3_addr

]]></Node>
<StgValue><ssdm name="max_W3_load"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
l_j39.split:9 %store_ln830 = store i10 %add_ln830, i10 %i40

]]></Node>
<StgValue><ssdm name="store_ln830"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="32">
<![CDATA[
for.inc182.preheader:0 %j42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j42"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="32">
<![CDATA[
for.inc182.preheader:1 %i43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i43"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="32">
<![CDATA[
for.inc182.preheader:2 %indvar_flatten30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten30"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="0">
<![CDATA[
for.inc182.preheader:3 %call_ln0 = call void @Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40, i32 %max_inp3, i32 %v475, i12 %q_inp3_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="0">
<![CDATA[
for.inc182.preheader:4 %call_ln0 = call void @Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41, i32 %max_W3, i32 %v563, i12 %q_W3_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc182.preheader:5 %store_ln875 = store i14 0, i14 %indvar_flatten30

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc182.preheader:6 %store_ln875 = store i4 0, i4 %i43

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc182.preheader:7 %store_ln875 = store i10 0, i10 %j42

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
l_j39.split:1 %tmp_31 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %i40_1, i12 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j39.split:2 %tmp_32 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %i40_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="22" op_0_bw="20">
<![CDATA[
l_j39.split:3 %zext_ln832 = zext i20 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln832"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
l_j39.split:4 %sub_ln832 = sub i22 %tmp_31, i22 %zext_ln832

]]></Node>
<StgValue><ssdm name="sub_ln832"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
l_j39.split:7 %max_W3_load = load i10 %max_W3_addr

]]></Node>
<StgValue><ssdm name="max_W3_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="22" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j39.split:8 %call_ln850 = call void @Linear_layer_ds2_Pipeline_l_j39, i32 %max_W3_load, i32 %max_W3, i10 %i40_1, i22 %sub_ln832, i32 %v563

]]></Node>
<StgValue><ssdm name="call_ln850"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j39.split:5 %specloopname_ln830 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln830"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="22" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j39.split:8 %call_ln850 = call void @Linear_layer_ds2_Pipeline_l_j39, i32 %max_W3_load, i32 %max_W3, i10 %i40_1, i22 %sub_ln832, i32 %v563

]]></Node>
<StgValue><ssdm name="call_ln850"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
l_j39.split:10 %br_ln830 = br void %l_j39

]]></Node>
<StgValue><ssdm name="br_ln830"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="0">
<![CDATA[
for.inc182.preheader:3 %call_ln0 = call void @Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40, i32 %max_inp3, i32 %v475, i12 %q_inp3_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="0">
<![CDATA[
for.inc182.preheader:4 %call_ln0 = call void @Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41, i32 %max_W3, i32 %v563, i12 %q_W3_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
for.inc182.preheader:8 %br_ln875 = br void %l_S_k_4_k5

]]></Node>
<StgValue><ssdm name="br_ln875"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
l_S_k_4_k5:0 %indvar_flatten30_load = load i14 %indvar_flatten30

]]></Node>
<StgValue><ssdm name="indvar_flatten30_load"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_S_k_4_k5:1 %icmp_ln875 = icmp_eq  i14 %indvar_flatten30_load, i14 9216

]]></Node>
<StgValue><ssdm name="icmp_ln875"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_S_k_4_k5:2 %add_ln875_1 = add i14 %indvar_flatten30_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln875_1"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_S_k_4_k5:3 %br_ln875 = br i1 %icmp_ln875, void %for.inc251, void %for.inc283.preheader

]]></Node>
<StgValue><ssdm name="br_ln875"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc251:0 %j42_load = load i10 %j42

]]></Node>
<StgValue><ssdm name="j42_load"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc251:1 %i43_load = load i4 %i43

]]></Node>
<StgValue><ssdm name="i43_load"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc251:2 %add_ln875 = add i4 %i43_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln875"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc251:5 %icmp_ln876 = icmp_eq  i10 %j42_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln876"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc251:6 %select_ln875 = select i1 %icmp_ln876, i10 0, i10 %j42_load

]]></Node>
<StgValue><ssdm name="select_ln875"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc251:7 %select_ln875_1 = select i1 %icmp_ln876, i4 %add_ln875, i4 %i43_load

]]></Node>
<StgValue><ssdm name="select_ln875_1"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc251:26 %add_ln876 = add i10 %select_ln875, i10 1

]]></Node>
<StgValue><ssdm name="add_ln876"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc251:27 %store_ln876 = store i14 %add_ln875_1, i14 %indvar_flatten30

]]></Node>
<StgValue><ssdm name="store_ln876"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc251:28 %store_ln876 = store i4 %select_ln875_1, i4 %i43

]]></Node>
<StgValue><ssdm name="store_ln876"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc251:29 %store_ln876 = store i10 %add_ln876, i10 %j42

]]></Node>
<StgValue><ssdm name="store_ln876"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc283.preheader:0 %call_ln0 = call void @Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43, i32 %max_inp3, i32 %v478, i32 %q_outp5, i32 %max_W3, i32 %v564

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
for.inc251:8 %tmp_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln875_1, i12 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.inc251:9 %tmp_34 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln875_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="14">
<![CDATA[
for.inc251:10 %zext_ln878 = zext i14 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc251:11 %sub_ln878 = sub i16 %tmp_33, i16 %zext_ln878

]]></Node>
<StgValue><ssdm name="sub_ln878"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc251:12 %tmp_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln875_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="12">
<![CDATA[
for.inc251:13 %tmp_76_cast = zext i12 %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc251:14 %empty_419 = sub i14 %tmp_34, i14 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="10">
<![CDATA[
for.inc251:15 %zext_ln879 = zext i10 %select_ln875

]]></Node>
<StgValue><ssdm name="zext_ln879"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc251:20 %empty_420 = add i14 %empty_419, i14 %zext_ln879

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="14">
<![CDATA[
for.inc251:21 %p_cast = zext i14 %empty_420

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:22 %q_outp5_addr = getelementptr i32 %q_outp5, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="q_outp5_addr"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="14">
<![CDATA[
for.inc251:24 %q_outp5_load = load i14 %q_outp5_addr

]]></Node>
<StgValue><ssdm name="q_outp5_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
for.inc251:16 %tmp_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln875, i12 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc251:17 %tmp_37 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln875, i10 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="22" op_0_bw="20">
<![CDATA[
for.inc251:18 %zext_ln879_1 = zext i20 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln879_1"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc251:19 %sub_ln879 = sub i22 %tmp_36, i22 %zext_ln879_1

]]></Node>
<StgValue><ssdm name="sub_ln879"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="14">
<![CDATA[
for.inc251:24 %q_outp5_load = load i14 %q_outp5_addr

]]></Node>
<StgValue><ssdm name="q_outp5_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="16" op_5_bw="12" op_6_bw="22" op_7_bw="12" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc251:25 %call_ln883 = call void @Linear_layer_ds2_Pipeline_l_S_k_4_k5, i32 %q_outp5_load, i32 %q_outp5, i14 %empty_420, i16 %sub_ln878, i12 %q_inp3_V, i22 %sub_ln879, i12 %q_W3_V

]]></Node>
<StgValue><ssdm name="call_ln883"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc251:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i43_l_j42_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc251:4 %empty_418 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc251:23 %specloopname_ln876 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67

]]></Node>
<StgValue><ssdm name="specloopname_ln876"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="16" op_5_bw="12" op_6_bw="22" op_7_bw="12" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc251:25 %call_ln883 = call void @Linear_layer_ds2_Pipeline_l_S_k_4_k5, i32 %q_outp5_load, i32 %q_outp5, i14 %empty_420, i16 %sub_ln878, i12 %q_inp3_V, i22 %sub_ln879, i12 %q_W3_V

]]></Node>
<StgValue><ssdm name="call_ln883"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
for.inc251:30 %br_ln876 = br void %l_S_k_4_k5

]]></Node>
<StgValue><ssdm name="br_ln876"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="122" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc283.preheader:0 %call_ln0 = call void @Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43, i32 %max_inp3, i32 %v478, i32 %q_outp5, i32 %max_W3, i32 %v564

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0">
<![CDATA[
for.inc283.preheader:1 %ret_ln904 = ret

]]></Node>
<StgValue><ssdm name="ret_ln904"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
