
---------- Begin Simulation Statistics ----------
final_tick                                 2089406500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128823                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725092                       # Number of bytes of host memory used
host_op_rate                                   236971                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.71                       # Real time elapsed on the host
host_tick_rate                               70328233                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827230                       # Number of instructions simulated
sim_ops                                       7040243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002089                       # Number of seconds simulated
sim_ticks                                  2089406500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5093116                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3577914                       # number of cc regfile writes
system.cpu.committedInsts                     3827230                       # Number of Instructions Simulated
system.cpu.committedOps                       7040243                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.091864                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.091864                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    216742                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142608                       # number of floating regfile writes
system.cpu.idleCycles                          149466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84282                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   980633                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.198311                       # Inst execution rate
system.cpu.iew.exec_refs                      1565729                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     486231                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  441247                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1219198                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                241                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8334                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               621421                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10350950                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1079498                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            171981                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9186332                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4727                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                118260                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80606                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                124412                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            347                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        47114                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37168                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12943837                       # num instructions consuming a value
system.cpu.iew.wb_count                       9074936                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532145                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6888003                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.171653                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9134056                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15180994                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8747479                       # number of integer regfile writes
system.cpu.ipc                               0.915865                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.915865                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182319      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6858116     73.28%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20554      0.22%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632040      6.75%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1297      0.01%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31204      0.33%     82.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12010      0.13%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8703      0.09%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             551      0.01%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             270      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1028577     10.99%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              448510      4.79%     98.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77123      0.82%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53345      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9358313                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  227494                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              437050                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       195373                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             355768                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      140048                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014965                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  111710     79.77%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    425      0.30%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     40      0.03%     80.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    66      0.05%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3996      2.85%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5023      3.59%     86.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12761      9.11%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             6027      4.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9088548                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22467035                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8879563                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13306197                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10348237                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9358313                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2713                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3310701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18063                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2498                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4213944                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4029348                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.322538                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.374315                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1535828     38.12%     38.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              321987      7.99%     46.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              465111     11.54%     57.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              448608     11.13%     68.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              402073      9.98%     78.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              308527      7.66%     86.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              293703      7.29%     93.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              180953      4.49%     98.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               72558      1.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4029348                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.239466                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            222246                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152264                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1219198                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              621421                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3405356                       # number of misc regfile reads
system.cpu.numCycles                          4178814                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11640                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2490                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        52751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2492                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3555                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2509                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2108                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3468                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3468                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3555                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        18663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        18663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  18663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       610048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       610048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  610048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7023                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7023    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7023                       # Request fanout histogram
system.membus.reqLayer2.occupancy            23321500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37251250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             17962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3819                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8925                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8925                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4332                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13631                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12482                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        67156                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 79638                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       521600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2625792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3147392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6869                       # Total snoops (count)
system.tol2bus.snoopTraffic                    160576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33757                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074029                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.262048                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31260     92.60%     92.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2495      7.39%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33757                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           48666500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          33835497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6496999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2402                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17461                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19863                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2402                       # number of overall hits
system.l2.overall_hits::.cpu.data               17461                       # number of overall hits
system.l2.overall_hits::total                   19863                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1930                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5095                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7025                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1930                       # number of overall misses
system.l2.overall_misses::.cpu.data              5095                       # number of overall misses
system.l2.overall_misses::total                  7025                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    158265000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    403319500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        561584500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    158265000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    403319500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       561584500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            22556                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26888                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           22556                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26888                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.445522                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.225882                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.261269                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.445522                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.225882                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.261269                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82002.590674                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79159.862610                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79940.854093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82002.590674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79159.862610                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79940.854093                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2509                       # number of writebacks
system.l2.writebacks::total                      2509                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7024                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7024                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    138975000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    352299000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    491274000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    138975000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    352299000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    491274000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.445522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.225838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.261232                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.445522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.225838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.261232                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72007.772021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69159.599529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69942.198178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72007.772021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69159.599529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69942.198178                       # average overall mshr miss latency
system.l2.replacements                           6869                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18472                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18472                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3816                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3816                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3816                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3816                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          241                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           241                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              5457                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5457                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3468                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3468                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    268955000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     268955000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.388571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.388571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77553.344867                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77553.344867                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    234275000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    234275000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.388571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.388571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67553.344867                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67553.344867                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1930                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1930                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    158265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    158265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.445522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.445522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82002.590674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82002.590674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1930                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1930                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    138975000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    138975000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.445522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.445522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72007.772021                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72007.772021                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    134364500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    134364500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.119360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.119360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82584.204057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82584.204057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    118024000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    118024000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.119287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.119287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72585.485855                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72585.485855                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1901.099432                       # Cycle average of tags in use
system.l2.tags.total_refs                       52503                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8917                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.887967                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     267.024422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       257.687062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1376.387949                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.130383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.125824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.672064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.928271                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          642                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    114409                       # Number of tag accesses
system.l2.tags.data_accesses                   114409                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001044744250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          145                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          145                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16467                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2321                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7023                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2509                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7023                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2509                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     90                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.94                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7023                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2509                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.682759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.394817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    234.848908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           143     98.62%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.006897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.954872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.371822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               86     59.31%     59.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.76%     62.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               35     24.14%     86.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      8.28%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      3.45%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.38%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           145                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  449472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               160576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    215.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2089301000                       # Total gap between requests
system.mem_ctrls.avgGap                     219188.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       123456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       320256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       157824                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 59086635.367507472634                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153276061.886473506689                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 75535325.462039098144                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1929                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5094                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2509                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59520500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    143959000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  37366546250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30855.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28260.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14893003.69                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       123456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       326016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        449472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       123456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       123456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       160576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       160576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1929                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5094                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7023                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2509                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2509                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     59086635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    156032826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        215119461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     59086635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     59086635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76852446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76852446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76852446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     59086635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    156032826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       291971907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6933                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2466                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           41                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           61                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           62                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                73485750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              34665000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          203479500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10599.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29349.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5343                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1978                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.21                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2067                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   289.966134                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   184.637753                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   287.394607                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          688     33.28%     33.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          531     25.69%     58.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          268     12.97%     71.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          161      7.79%     79.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          118      5.71%     85.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           69      3.34%     88.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           57      2.76%     91.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           34      1.64%     93.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          141      6.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2067                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                443712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             157824                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              212.362697                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               75.535325                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.25                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         6547380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3461040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21155820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       4979880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 164723520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    526414950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    359035680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1086318270                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   519.917149                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    928196250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     69680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1091530250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         8289540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4383225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       28345800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7892640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 164723520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    517268160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    366738240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1097641125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   525.336322                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    948305750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     69680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1071420750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80606                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1011035                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  632563                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1276                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1530405                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                773463                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10935992                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1127                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 228875                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  54948                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 387793                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31463                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14806849                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29491988                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18438283                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254371                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9883355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4923488                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1214771                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       913727                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           913727                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       913727                       # number of overall hits
system.cpu.icache.overall_hits::total          913727                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5485                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5485                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5485                       # number of overall misses
system.cpu.icache.overall_misses::total          5485                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    248430499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    248430499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    248430499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    248430499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       919212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       919212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       919212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       919212                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005967                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005967                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005967                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005967                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45292.707201                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45292.707201                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45292.707201                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45292.707201                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          670                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3819                       # number of writebacks
system.cpu.icache.writebacks::total              3819                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1153                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1153                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1153                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1153                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4332                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4332                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4332                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4332                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    190269499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    190269499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    190269499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    190269499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004713                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004713                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004713                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004713                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43921.860342                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43921.860342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43921.860342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43921.860342                       # average overall mshr miss latency
system.cpu.icache.replacements                   3819                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       913727                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          913727                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5485                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5485                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    248430499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    248430499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       919212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       919212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005967                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005967                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45292.707201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45292.707201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1153                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1153                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4332                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4332                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    190269499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    190269499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004713                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004713                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43921.860342                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43921.860342                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.390945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              918058                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4331                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            211.973678                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.390945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          169                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7358027                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7358027                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82989                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  426131                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1072                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 347                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 258190                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  608                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    244                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1082214                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      486950                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           347                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           249                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      919997                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           942                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   883931                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1382726                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1389086                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                292999                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80606                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               695441                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4087                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11244639                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 18409                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13409605                       # The number of ROB reads
system.cpu.rob.writes                        20992414                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1281751                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1281751                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1289445                       # number of overall hits
system.cpu.dcache.overall_hits::total         1289445                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        71931                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        72615                       # number of overall misses
system.cpu.dcache.overall_misses::total         72615                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1413628994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1413628994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1413628994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1413628994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1353682                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1353682                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1362060                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1362060                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053313                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053313                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19652.569740                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19652.569740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19467.451546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19467.451546                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8372                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          324                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               310                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.006452                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18472                       # number of writebacks
system.cpu.dcache.writebacks::total             18472                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        49810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        49810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        49810                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        49810                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22556                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22556                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    610211995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    610211995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    621900995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    621900995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016341                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016341                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016560                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016560                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27585.190317                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27585.190317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27571.422016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27571.422016                       # average overall mshr miss latency
system.cpu.dcache.replacements                  22044                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       926747                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          926747                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1064242500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1064242500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       989747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       989747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.063653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16892.738095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16892.738095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        49804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        49804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    269945500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    269945500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20456.615641                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20456.615641                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       355004                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         355004                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         8931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    349386494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    349386494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363935                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363935                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39120.646512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39120.646512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    340266495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    340266495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024524                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024524                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38125.097479                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38125.097479                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7694                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7694                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          684                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          684                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8378                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8378                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.081642                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.081642                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          435                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          435                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11689000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11689000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.051922                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.051922                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26871.264368                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26871.264368                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.868583                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1312001                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22556                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.166386                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.868583                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10919036                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10919036                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2089406500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1379280                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1204699                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80784                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               746069                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  739550                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.126220                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41117                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15621                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11103                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4518                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          770                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3228939                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77555                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3577386                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.967985                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.640772                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1574301     44.01%     44.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          650499     18.18%     62.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          306829      8.58%     70.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          325351      9.09%     79.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          152493      4.26%     84.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68292      1.91%     86.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           49608      1.39%     87.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49151      1.37%     88.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          400862     11.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3577386                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827230                       # Number of instructions committed
system.cpu.commit.opsCommitted                7040243                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156298                       # Number of memory references committed
system.cpu.commit.loads                        793067                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810931                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820523                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29693                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138427      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100405     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20136      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765309     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343634      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7040243                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        400862                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827230                       # Number of Instructions committed
system.cpu.thread0.numOps                     7040243                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1063475                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6661768                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1379280                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             791770                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2875839                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  169104                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  744                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4684                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    919212                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29510                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4029348                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.944798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.446798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2078437     51.58%     51.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    85397      2.12%     53.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   150615      3.74%     57.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   166017      4.12%     61.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122111      3.03%     64.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151953      3.77%     68.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   138211      3.43%     71.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189392      4.70%     76.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   947215     23.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4029348                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.330065                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.594177                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
