SS_Relays/Generic_Relay_v2_1/Memory1/port1
16
F64
1
SS_Relays/Generic_Relay_v2_1/Memory8/port1
24
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/port1
32
F64
3
SS_Relays/Generic_Relay_v2_1/Memory3/port1
56
F64
3
SS_Relays/Generic_Relay_v2_1/Memory3/port1
80
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/port1
88
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/port1
96
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/port1
104
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/port1
112
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/port1
120
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/port1
128
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/port1
136
F64
1
SS_Relays/Generic_Relay_v2_2/Memory1/port1
144
F64
1
SS_Relays/Generic_Relay_v2_2/Memory8/port1
152
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/port1
160
F64
3
SS_Relays/Generic_Relay_v2_2/Memory3/port1
184
F64
3
SS_Relays/Generic_Relay_v2_2/Memory3/port1
208
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/port1
216
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/port1
224
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/port1
232
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/port1
240
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/port1
248
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/port1
256
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/port1
264
F64
1
SS_Relays/zzzOpComm/Receive_1/S-Function/port1
272
F64
23
SS_Relays/Generic_Relay_v2_1/Divide1/port1
456
F64
3
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete-Time Integrator/port1
480
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Math Function/port1
488
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Trigonometric Function/port1
496
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Trigonometric Function2/port1
504
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Product/port1
512
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Product1/port1
520
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Sum/port1
528
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Product3/port1
536
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Product2/port1
544
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Sum1/port1
552
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Sum2/port1
560
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Sum3/port1
568
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Fcn1/port1
576
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Integ4/port1
584
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Discrete Variable Transport Delay/S-Function /port1
592
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Unit Delay/port1
600
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Step/port1
608
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Switch/port1
616
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Kp4/port1
624
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Discrete-Time Integrator/port1
632
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Kp6/port1
640
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Zero-Order Hold/port1
648
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Discrete Derivative/TSamp/port1
656
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Discrete Derivative/UD/port1
664
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Discrete Derivative/Diff/port1
672
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Sum6/port1
680
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Saturation2/port1
688
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Gain10/port1
696
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete Rate Limiter/Unit  Delay/port1
704
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete Rate Limiter/Sum1/port1
712
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete Rate Limiter/Saturation/port1
720
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete Rate Limiter/Sum/port1
728
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/2nd-Order Filter/Discrete State-Space/port1
736
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Kp5/port1
744
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Unit Delay/port1
752
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Fcn2/port1
760
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Sum4/port1
768
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Gain1/port1
776
F64
1
SS_Relays/Generic_Relay_v2_1/Gain21/port1
784
F64
1
SS_Relays/Generic_Relay_v2_1/Divide/port1
792
F64
3
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete-Time Integrator/port1
816
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Math Function/port1
824
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Trigonometric Function/port1
832
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Trigonometric Function2/port1
840
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Product/port1
848
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Product1/port1
856
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Sum/port1
864
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Product3/port1
872
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Product2/port1
880
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Sum1/port1
888
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Sum2/port1
896
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Sum3/port1
904
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Fcn1/port1
912
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Integ4/port1
920
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Discrete Variable Transport Delay/S-Function /port1
928
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Unit Delay/port1
936
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Step/port1
944
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Switch/port1
952
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Kp4/port1
960
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Discrete-Time Integrator/port1
968
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Kp6/port1
976
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Zero-Order Hold/port1
984
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Discrete Derivative/TSamp/port1
992
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Discrete Derivative/UD/port1
1000
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Discrete Derivative/Diff/port1
1008
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Sum6/port1
1016
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Saturation2/port1
1024
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Gain10/port1
1032
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete Rate Limiter/Unit  Delay/port1
1040
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete Rate Limiter/Sum1/port1
1048
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete Rate Limiter/Saturation/port1
1056
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete Rate Limiter/Sum/port1
1064
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/2nd-Order Filter/Discrete State-Space/port1
1072
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Kp5/port1
1080
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Unit Delay/port1
1088
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Fcn2/port1
1096
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Sum4/port1
1104
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Gain1/port1
1112
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Product1/port1
1120
F64
3
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Sum4/port1
1144
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Sum5/port1
1152
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Sum6/port1
1160
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Sum/port1
1168
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Product3/port1
1176
F64
3
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Sum1/port1
1200
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/pu->V/port1
1208
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Integ4/port1
1216
F64
2
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Discrete Variable Transport Delay/S-Function /port1
1232
F64
2
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Unit Delay/port1
1248
F64
2
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Step/port1
1264
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Switch/port1
1272
F64
2
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Abs/port1
1288
F64
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Abs1/port1
1296
F64
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Abs2/port1
1304
F64
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Fcn/port1
1312
F64
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Divide2/port1
1320
F64
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Unit Delay Enabled/FixPt Unit Delay1/port1
1328
F64
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Unit Delay Enabled/Enable/port1
1336
F64
1
SS_Relays/Generic_Relay_v2_1/Digital Clock/port1
1344
F64
1
SS_Relays/OpComm1/Receive/S-Function/port1
1352
F64
6
SS_Relays/Generic_Relay_v2_1/relay_protection_functions/Data Type Conversion3/port1
1400
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Product3/port1
1408
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Integ4/port1
1432
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Discrete Variable Transport Delay/S-Function /port1
1456
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Unit Delay/port1
1480
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Step/port1
1504
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Switch/port1
1512
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Signed Sqrt/port1
1536
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Product3/port1
1560
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Integ4/port1
1584
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Discrete Variable Transport Delay/S-Function /port1
1608
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Unit Delay/port1
1632
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Step/port1
1656
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Switch/port1
1664
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Signed Sqrt/port1
1688
F64
3
SS_Relays/Generic_Relay_v2_1/relay_protection_functions/Gain/port1
1712
F64
1
SS_Relays/Generic_Relay_v2_1/Relay_param/Switch/port1
1720
F64
7
SS_Relays/Generic_Relay_v2_1/Data Type Conversion1/port1
1776
F64
1
SS_Relays/Generic_Relay_v2_1/Data Type Conversion2/port1
1784
F64
1
SS_Relays/Generic_Relay_v2_1/Data Type Conversion4/port1
1792
F64
4
SS_Relays/Generic_Relay_v2_1/Gain2/port1
1824
F64
1
SS_Relays/Generic_Relay_v2_1/Divide2/port1
1832
F64
1
SS_Relays/Generic_Relay_v2_1/Gain/port1
1840
F64
1
SS_Relays/Generic_Relay_v2_1/Gain1/port1
1848
F64
1
SS_Relays/Generic_Relay_v2_1/Gain10/port1
1856
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc1/Add2/port1
1864
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc1/Math Function/port1
1872
F64
1
SS_Relays/Generic_Relay_v2_1/Gain11/port1
1880
F64
1
SS_Relays/Generic_Relay_v2_1/Gain12/port1
1888
F64
1
SS_Relays/Generic_Relay_v2_1/Gain13/port1
1896
F64
1
SS_Relays/Generic_Relay_v2_1/Gain14/port1
1904
F64
1
SS_Relays/Generic_Relay_v2_1/Gain15/port1
1912
F64
1
SS_Relays/Generic_Relay_v2_1/Gain16/port1
1920
F64
1
SS_Relays/Generic_Relay_v2_1/Gain17/port1
1928
F64
1
SS_Relays/Generic_Relay_v2_1/Gain18/port1
1936
F64
1
SS_Relays/Generic_Relay_v2_1/Gain19/port1
1944
F64
1
SS_Relays/Generic_Relay_v2_1/Gain20/port1
1952
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc/Add3/port1
1960
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc/Math Function1/port1
1968
F64
1
SS_Relays/Generic_Relay_v2_1/Gain3/port1
1976
F64
1
SS_Relays/Generic_Relay_v2_1/Gain4/port1
1984
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc/Add2/port1
1992
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc/Math Function/port1
2000
F64
1
SS_Relays/Generic_Relay_v2_1/Gain5/port1
2008
F64
1
SS_Relays/Generic_Relay_v2_1/Gain6/port1
2016
F64
1
SS_Relays/Generic_Relay_v2_1/Gain7/port1
2024
F64
1
SS_Relays/Generic_Relay_v2_1/Gain8/port1
2032
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc1/Add3/port1
2040
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc1/Math Function1/port1
2048
F64
1
SS_Relays/Generic_Relay_v2_1/Gain9/port1
2056
F64
1
SS_Relays/Generic_Relay_v2_1/Initial_cond_mng/Detect Change/Delay Input1/port1
2064
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Product3/port1
2072
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Integ4/port1
2088
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Discrete Variable Transport Delay/S-Function /port1
2104
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Unit Delay/port1
2120
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Step/port1
2136
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Switch/port1
2144
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Signed Sqrt/port1
2160
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/sqrt3/port1
2176
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Fcn/port1
2192
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Voltage_Comparator/Product/port1
2200
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Voltage_Comparator/Fcn2/port1
2208
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Unit Delay/port1
2216
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Unit Delay/port1
2224
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Freq_Comparator/Fcn2/port1
2232
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete-Time Integrator/port1
2240
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Math Function/port1
2248
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete-Time Integrator/port1
2256
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Math Function/port1
2264
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Phase_Comparator/Math Function/port1
2288
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Phase_Comparator/Unwrap/port1
2304
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Phase_Comparator/Fcn3/port1
2320
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Phase_Comparator/Radians to Degrees/Gain/port1
2328
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Phase_Comparator/Fcn1/port1
2336
F64
1
SS_Relays/Generic_Relay_v2_1/Initial_cond_mng/Switch/port1
2344
F64
1
SS_Relays/Generic_Relay_v2_1/Memory2/port1
2352
F64
1
SS_Relays/Generic_Relay_v2_1/Memory9/port1
2360
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Divide/port1
2368
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Trigonometric Function2/port1
2376
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Product1/port1
2384
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Integ4/port1
2392
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/To avoid division by zero/port1
2400
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Number of samples per cycle/port1
2408
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Rounding Function/port1
2416
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Gain/port1
2424
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Discrete Variable Transport Delay/S-Function /port1
2432
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Unit Delay/port1
2440
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Step/port1
2448
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Switch/port1
2456
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Trigonometric Function/port1
2464
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Divide/port1
2472
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Kp4/port1
2480
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete-Time Integrator/port1
2488
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Kp6/port1
2496
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Zero-Order Hold/port1
2504
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete Derivative/TSamp/port1
2512
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete Derivative/UD/port1
2520
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete Derivative/Diff/port1
2528
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Sum6/port1
2536
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Saturation2/port1
2544
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Gain10/port1
2552
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Unit  Delay/port1
2560
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Sum1/port1
2568
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Saturation/port1
2576
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Sum/port1
2584
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/2nd-Order Filter/Discrete State-Space/port1
2592
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Kp5/port1
2600
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Divide1/port1
2608
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Trigonometric Function2/port1
2616
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Product1/port1
2624
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Integ4/port1
2632
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/To avoid division by zero/port1
2640
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Number of samples per cycle/port1
2648
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Rounding Function/port1
2656
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Gain/port1
2664
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Discrete Variable Transport Delay/S-Function /port1
2672
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Unit Delay/port1
2680
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Step/port1
2688
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Switch/port1
2696
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Trigonometric Function/port1
2704
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Divide/port1
2712
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Kp4/port1
2720
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete-Time Integrator/port1
2728
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Kp6/port1
2736
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Zero-Order Hold/port1
2744
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete Derivative/TSamp/port1
2752
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete Derivative/UD/port1
2760
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete Derivative/Diff/port1
2768
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Sum6/port1
2776
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Saturation2/port1
2784
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Gain10/port1
2792
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Unit  Delay/port1
2800
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Sum1/port1
2808
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Saturation/port1
2816
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Sum/port1
2824
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/2nd-Order Filter/Discrete State-Space/port1
2832
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Kp5/port1
2840
F64
1
SS_Relays/Generic_Relay_v2_1/Sum/port1
2848
F64
1
SS_Relays/Generic_Relay_v2_1/Sum1/port1
2856
F64
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Data Type Conversion1/port1
2864
F64
1
SS_Relays/Generic_Relay_v2_1/pf bitwise/Data Type Conversion1/port1
2872
F64
1
SS_Relays/Generic_Relay_v2_2/Divide1/port1
2880
F64
3
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete-Time Integrator/port1
2904
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Math Function/port1
2912
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Trigonometric Function/port1
2920
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Trigonometric Function2/port1
2928
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Product/port1
2936
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Product1/port1
2944
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Sum/port1
2952
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Product3/port1
2960
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Product2/port1
2968
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Sum1/port1
2976
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Sum2/port1
2984
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Sum3/port1
2992
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Fcn1/port1
3000
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Integ4/port1
3008
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Discrete Variable Transport Delay/S-Function /port1
3016
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Unit Delay/port1
3024
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Step/port1
3032
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Switch/port1
3040
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Kp4/port1
3048
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Discrete-Time Integrator/port1
3056
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Kp6/port1
3064
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Zero-Order Hold/port1
3072
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Discrete Derivative/TSamp/port1
3080
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Discrete Derivative/UD/port1
3088
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Discrete Derivative/Diff/port1
3096
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Sum6/port1
3104
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Saturation2/port1
3112
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Gain10/port1
3120
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete Rate Limiter/Unit  Delay/port1
3128
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete Rate Limiter/Sum1/port1
3136
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete Rate Limiter/Saturation/port1
3144
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete Rate Limiter/Sum/port1
3152
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/2nd-Order Filter/Discrete State-Space/port1
3160
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Kp5/port1
3168
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Unit Delay/port1
3176
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Fcn2/port1
3184
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Sum4/port1
3192
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Gain1/port1
3200
F64
1
SS_Relays/Generic_Relay_v2_2/Gain21/port1
3208
F64
1
SS_Relays/Generic_Relay_v2_2/Divide/port1
3216
F64
3
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete-Time Integrator/port1
3240
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Math Function/port1
3248
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Trigonometric Function/port1
3256
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Trigonometric Function2/port1
3264
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Product/port1
3272
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Product1/port1
3280
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Sum/port1
3288
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Product3/port1
3296
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Product2/port1
3304
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Sum1/port1
3312
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Sum2/port1
3320
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Sum3/port1
3328
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Fcn1/port1
3336
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Integ4/port1
3344
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Discrete Variable Transport Delay/S-Function /port1
3352
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Unit Delay/port1
3360
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Step/port1
3368
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Switch/port1
3376
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Kp4/port1
3384
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Discrete-Time Integrator/port1
3392
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Kp6/port1
3400
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Zero-Order Hold/port1
3408
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Discrete Derivative/TSamp/port1
3416
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Discrete Derivative/UD/port1
3424
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Discrete Derivative/Diff/port1
3432
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Sum6/port1
3440
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Saturation2/port1
3448
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Gain10/port1
3456
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete Rate Limiter/Unit  Delay/port1
3464
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete Rate Limiter/Sum1/port1
3472
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete Rate Limiter/Saturation/port1
3480
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete Rate Limiter/Sum/port1
3488
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/2nd-Order Filter/Discrete State-Space/port1
3496
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Kp5/port1
3504
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Unit Delay/port1
3512
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Fcn2/port1
3520
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Sum4/port1
3528
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Gain1/port1
3536
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Product1/port1
3544
F64
3
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Sum4/port1
3568
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Sum5/port1
3576
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Sum6/port1
3584
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Sum/port1
3592
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Product3/port1
3600
F64
3
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/Sum1/port1
3624
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/pu->V/port1
3632
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Integ4/port1
3640
F64
2
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Discrete Variable Transport Delay/S-Function /port1
3656
F64
2
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Unit Delay/port1
3672
F64
2
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Step/port1
3688
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Switch/port1
3696
F64
2
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Abs/port1
3712
F64
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Abs1/port1
3720
F64
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Abs2/port1
3728
F64
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Fcn/port1
3736
F64
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Divide2/port1
3744
F64
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Unit Delay Enabled/FixPt Unit Delay1/port1
3752
F64
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Unit Delay Enabled/Enable/port1
3760
F64
1
SS_Relays/Generic_Relay_v2_2/Digital Clock/port1
3768
F64
1
SS_Relays/Generic_Relay_v2_2/relay_protection_functions/Data Type Conversion3/port1
3776
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Product3/port1
3784
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Integ4/port1
3808
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Discrete Variable Transport Delay/S-Function /port1
3832
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Unit Delay/port1
3856
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Step/port1
3880
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Switch/port1
3888
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Signed Sqrt/port1
3912
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Product3/port1
3936
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Integ4/port1
3960
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Discrete Variable Transport Delay/S-Function /port1
3984
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Unit Delay/port1
4008
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Step/port1
4032
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Switch/port1
4040
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Signed Sqrt/port1
4064
F64
3
SS_Relays/Generic_Relay_v2_2/relay_protection_functions/Gain/port1
4088
F64
1
SS_Relays/Generic_Relay_v2_2/Relay_param/Switch/port1
4096
F64
7
SS_Relays/Generic_Relay_v2_2/Data Type Conversion1/port1
4152
F64
1
SS_Relays/Generic_Relay_v2_2/Data Type Conversion2/port1
4160
F64
1
SS_Relays/Generic_Relay_v2_2/Data Type Conversion4/port1
4168
F64
4
SS_Relays/Generic_Relay_v2_2/Gain2/port1
4200
F64
1
SS_Relays/Generic_Relay_v2_2/Divide2/port1
4208
F64
1
SS_Relays/Generic_Relay_v2_2/Gain/port1
4216
F64
1
SS_Relays/Generic_Relay_v2_2/Gain1/port1
4224
F64
1
SS_Relays/Generic_Relay_v2_2/Gain10/port1
4232
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc1/Add2/port1
4240
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc1/Math Function/port1
4248
F64
1
SS_Relays/Generic_Relay_v2_2/Gain11/port1
4256
F64
1
SS_Relays/Generic_Relay_v2_2/Gain12/port1
4264
F64
1
SS_Relays/Generic_Relay_v2_2/Gain13/port1
4272
F64
1
SS_Relays/Generic_Relay_v2_2/Gain14/port1
4280
F64
1
SS_Relays/Generic_Relay_v2_2/Gain15/port1
4288
F64
1
SS_Relays/Generic_Relay_v2_2/Gain16/port1
4296
F64
1
SS_Relays/Generic_Relay_v2_2/Gain17/port1
4304
F64
1
SS_Relays/Generic_Relay_v2_2/Gain18/port1
4312
F64
1
SS_Relays/Generic_Relay_v2_2/Gain19/port1
4320
F64
1
SS_Relays/Generic_Relay_v2_2/Gain20/port1
4328
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc/Add3/port1
4336
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc/Math Function1/port1
4344
F64
1
SS_Relays/Generic_Relay_v2_2/Gain3/port1
4352
F64
1
SS_Relays/Generic_Relay_v2_2/Gain4/port1
4360
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc/Add2/port1
4368
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc/Math Function/port1
4376
F64
1
SS_Relays/Generic_Relay_v2_2/Gain5/port1
4384
F64
1
SS_Relays/Generic_Relay_v2_2/Gain6/port1
4392
F64
1
SS_Relays/Generic_Relay_v2_2/Gain7/port1
4400
F64
1
SS_Relays/Generic_Relay_v2_2/Gain8/port1
4408
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc1/Add3/port1
4416
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc1/Math Function1/port1
4424
F64
1
SS_Relays/Generic_Relay_v2_2/Gain9/port1
4432
F64
1
SS_Relays/Generic_Relay_v2_2/Initial_cond_mng/Detect Change/Delay Input1/port1
4440
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Product3/port1
4448
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Integ4/port1
4464
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Discrete Variable Transport Delay/S-Function /port1
4480
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Unit Delay/port1
4496
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Step/port1
4512
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Switch/port1
4520
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Signed Sqrt/port1
4536
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/sqrt3/port1
4552
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Fcn/port1
4568
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Voltage_Comparator/Product/port1
4576
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Voltage_Comparator/Fcn2/port1
4584
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Unit Delay/port1
4592
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Unit Delay/port1
4600
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Freq_Comparator/Fcn2/port1
4608
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete-Time Integrator/port1
4616
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Math Function/port1
4624
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete-Time Integrator/port1
4632
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Math Function/port1
4640
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Phase_Comparator/Math Function/port1
4664
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Phase_Comparator/Unwrap/port1
4680
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Phase_Comparator/Fcn3/port1
4696
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Phase_Comparator/Radians to Degrees/Gain/port1
4704
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Phase_Comparator/Fcn1/port1
4712
F64
1
SS_Relays/Generic_Relay_v2_2/Initial_cond_mng/Switch/port1
4720
F64
1
SS_Relays/Generic_Relay_v2_2/Memory2/port1
4728
F64
1
SS_Relays/Generic_Relay_v2_2/Memory9/port1
4736
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Divide/port1
4744
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Trigonometric Function2/port1
4752
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Product1/port1
4760
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Integ4/port1
4768
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/To avoid division by zero/port1
4776
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Number of samples per cycle/port1
4784
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Rounding Function/port1
4792
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Gain/port1
4800
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Discrete Variable Transport Delay/S-Function /port1
4808
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Unit Delay/port1
4816
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Step/port1
4824
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Switch/port1
4832
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Trigonometric Function/port1
4840
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Divide/port1
4848
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Kp4/port1
4856
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete-Time Integrator/port1
4864
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Kp6/port1
4872
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Zero-Order Hold/port1
4880
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete Derivative/TSamp/port1
4888
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete Derivative/UD/port1
4896
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete Derivative/Diff/port1
4904
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Sum6/port1
4912
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Saturation2/port1
4920
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Gain10/port1
4928
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Unit  Delay/port1
4936
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Sum1/port1
4944
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Saturation/port1
4952
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Sum/port1
4960
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/2nd-Order Filter/Discrete State-Space/port1
4968
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Kp5/port1
4976
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Divide1/port1
4984
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Trigonometric Function2/port1
4992
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Product1/port1
5000
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Integ4/port1
5008
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/To avoid division by zero/port1
5016
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Number of samples per cycle/port1
5024
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Rounding Function/port1
5032
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Gain/port1
5040
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Discrete Variable Transport Delay/S-Function /port1
5048
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Unit Delay/port1
5056
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Step/port1
5064
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Switch/port1
5072
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Trigonometric Function/port1
5080
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Divide/port1
5088
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Kp4/port1
5096
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete-Time Integrator/port1
5104
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Kp6/port1
5112
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Zero-Order Hold/port1
5120
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete Derivative/TSamp/port1
5128
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete Derivative/UD/port1
5136
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete Derivative/Diff/port1
5144
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Sum6/port1
5152
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Saturation2/port1
5160
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Gain10/port1
5168
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Unit  Delay/port1
5176
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Sum1/port1
5184
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Saturation/port1
5192
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Sum/port1
5200
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/2nd-Order Filter/Discrete State-Space/port1
5208
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Kp5/port1
5216
F64
1
SS_Relays/Generic_Relay_v2_2/Sum/port1
5224
F64
1
SS_Relays/Generic_Relay_v2_2/Sum1/port1
5232
F64
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Data Type Conversion1/port1
5240
F64
1
SS_Relays/Generic_Relay_v2_2/pf bitwise/Data Type Conversion1/port1
5248
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Sum1/port1
5256
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Sum5/port1
5264
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Product5/port1
5272
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Gain1/port1
5280
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Sum4/port1
5288
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Product2/port1
5296
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Product4/port1
5304
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Sum7/port1
5312
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Product/port1
5320
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Sum5/port1
5328
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Gain1/port1
5336
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Product/port1
5352
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Integ4/port1
5368
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/To avoid division by zero/port1
5376
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Number of samples per cycle/port1
5384
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Rounding Function/port1
5392
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Gain/port1
5400
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Discrete Variable Transport Delay/S-Function /port1
5408
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Unit Delay/port1
5416
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/port1
5424
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Switch/port1
5432
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Integ4/port1
5440
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/To avoid division by zero/port1
5448
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Number of samples per cycle/port1
5456
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Rounding Function/port1
5464
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Gain/port1
5472
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Discrete Variable Transport Delay/S-Function /port1
5480
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Unit Delay/port1
5488
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/port1
5496
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Switch/port1
5504
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Cartesian to Polar/x->r/port1
5512
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Cartesian to Polar/x->theta/port1
5520
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Rad->Deg./port1
5528
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Saturation/port1
5536
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Math Function/port1
5544
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Sum1/port1
5552
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Sum5/port1
5560
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Product5/port1
5568
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Gain1/port1
5576
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Sum4/port1
5584
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Product2/port1
5592
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Product4/port1
5600
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Sum7/port1
5608
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Product/port1
5616
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Sum5/port1
5624
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Sum1/port1
5632
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Sum5/port1
5640
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Product5/port1
5648
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Gain1/port1
5656
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Sum4/port1
5664
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Product2/port1
5672
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Product4/port1
5680
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Sum7/port1
5688
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Product/port1
5696
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Sum5/port1
5704
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Sum1/port1
5712
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Sum5/port1
5720
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Product5/port1
5728
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Gain1/port1
5736
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Sum4/port1
5744
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Product2/port1
5752
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Product4/port1
5760
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Sum7/port1
5768
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Product/port1
5776
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Sum5/port1
5784
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Gain1/port1
5792
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Product/port1
5808
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Integ4/port1
5824
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/To avoid division by zero/port1
5832
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Number of samples per cycle/port1
5840
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Rounding Function/port1
5848
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Gain/port1
5856
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Discrete Variable Transport Delay/S-Function /port1
5864
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Unit Delay/port1
5872
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/port1
5880
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Switch/port1
5888
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Integ4/port1
5896
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/To avoid division by zero/port1
5904
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Number of samples per cycle/port1
5912
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Rounding Function/port1
5920
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Gain/port1
5928
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Discrete Variable Transport Delay/S-Function /port1
5936
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Unit Delay/port1
5944
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/port1
5952
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Switch/port1
5960
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Cartesian to Polar/x->r/port1
5968
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Cartesian to Polar/x->theta/port1
5976
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Rad->Deg./port1
5984
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Saturation/port1
5992
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Math Function/port1
6000
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Sum1/port1
6008
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Sum5/port1
6016
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Product5/port1
6024
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Gain1/port1
6032
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Sum4/port1
6040
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Product2/port1
6048
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Product4/port1
6056
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Sum7/port1
6064
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Product/port1
6072
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Sum5/port1
6080
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Sum1/port1
6088
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Sum5/port1
6096
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Product5/port1
6104
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Gain1/port1
6112
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Sum4/port1
6120
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Product2/port1
6128
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Product4/port1
6136
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Sum7/port1
6144
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Product/port1
6152
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Sum5/port1
6160
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Gain/port1
6168
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Gain1/port1
6184
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Sum1/port1
6200
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Sum7/port1
6216
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Product/port1
6232
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Sum5/port1
6248
F64
2
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Gain/port1
6264
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Gain1/port1
6288
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Sum1/port1
6312
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Sum7/port1
6336
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Product/port1
6360
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Sum5/port1
6384
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Gain/port1
6408
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Gain1/port1
6432
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Sum1/port1
6456
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Sum7/port1
6480
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Product/port1
6504
F64
3
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Sum5/port1
6528
F64
3
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Gain/port1
6552
F64
2
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Gain1/port1
6568
F64
2
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Sum1/port1
6584
F64
2
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Sum7/port1
6600
F64
2
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Product/port1
6616
F64
2
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Sum5/port1
6632
F64
2
SS_Relays/Generic_Relay_v2_2/Initial_cond_mng/Fcn/port1
6648
F64
1
SS_Relays/Generic_Relay_v2_2/Initial_cond_mng/Data Type Conversion/port1
6656
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Gain/port1
6664
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Gain1/port1
6672
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Sum1/port1
6680
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Sum7/port1
6688
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Product/port1
6696
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Sum5/port1
6704
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Gain/port1
6712
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Gain1/port1
6720
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Sum1/port1
6728
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Sum7/port1
6736
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Product/port1
6744
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Sum5/port1
6752
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Sum1/port1
6760
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Sum5/port1
6768
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Product5/port1
6776
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Gain1/port1
6784
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Sum4/port1
6792
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Product2/port1
6800
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Product4/port1
6808
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Sum7/port1
6816
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Product/port1
6824
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Sum5/port1
6832
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Gain1/port1
6840
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Product/port1
6856
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Integ4/port1
6872
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/To avoid division by zero/port1
6880
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Number of samples per cycle/port1
6888
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Rounding Function/port1
6896
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Gain/port1
6904
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Discrete Variable Transport Delay/S-Function /port1
6912
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Unit Delay/port1
6920
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/port1
6928
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Switch/port1
6936
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Integ4/port1
6944
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/To avoid division by zero/port1
6952
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Number of samples per cycle/port1
6960
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Rounding Function/port1
6968
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Gain/port1
6976
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Discrete Variable Transport Delay/S-Function /port1
6984
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Unit Delay/port1
6992
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/port1
7000
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Switch/port1
7008
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Cartesian to Polar/x->r/port1
7016
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Cartesian to Polar/x->theta/port1
7024
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Rad->Deg./port1
7032
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Saturation/port1
7040
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Math Function/port1
7048
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Sum1/port1
7056
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Sum5/port1
7064
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Product5/port1
7072
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Gain1/port1
7080
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Sum4/port1
7088
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Product2/port1
7096
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Product4/port1
7104
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Sum7/port1
7112
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Product/port1
7120
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Sum5/port1
7128
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Sum1/port1
7136
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Sum5/port1
7144
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Product5/port1
7152
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Gain1/port1
7160
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Sum4/port1
7168
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Product2/port1
7176
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Product4/port1
7184
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Sum7/port1
7192
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Product/port1
7200
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Sum5/port1
7208
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Sum1/port1
7216
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Sum5/port1
7224
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Product5/port1
7232
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Gain1/port1
7240
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Sum4/port1
7248
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Product2/port1
7256
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Product4/port1
7264
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Sum7/port1
7272
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Product/port1
7280
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Sum5/port1
7288
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Gain1/port1
7296
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Product/port1
7312
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Integ4/port1
7328
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/To avoid division by zero/port1
7336
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Number of samples per cycle/port1
7344
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Rounding Function/port1
7352
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Gain/port1
7360
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Discrete Variable Transport Delay/S-Function /port1
7368
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Unit Delay/port1
7376
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/port1
7384
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Switch/port1
7392
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Integ4/port1
7400
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/To avoid division by zero/port1
7408
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Number of samples per cycle/port1
7416
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Rounding Function/port1
7424
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Gain/port1
7432
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Discrete Variable Transport Delay/S-Function /port1
7440
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Unit Delay/port1
7448
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/port1
7456
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Switch/port1
7464
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Cartesian to Polar/x->r/port1
7472
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Cartesian to Polar/x->theta/port1
7480
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Rad->Deg./port1
7488
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Saturation/port1
7496
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Math Function/port1
7504
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Sum1/port1
7512
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Sum5/port1
7520
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Product5/port1
7528
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Gain1/port1
7536
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Sum4/port1
7544
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Product2/port1
7552
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Product4/port1
7560
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Sum7/port1
7568
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Product/port1
7576
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Sum5/port1
7584
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Sum1/port1
7592
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Sum5/port1
7600
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Product5/port1
7608
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Gain1/port1
7616
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Sum4/port1
7624
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Product2/port1
7632
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Product4/port1
7640
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Sum7/port1
7648
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Product/port1
7656
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Sum5/port1
7664
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Gain/port1
7672
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Gain1/port1
7688
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Sum1/port1
7704
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Sum7/port1
7720
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Product/port1
7736
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Sum5/port1
7752
F64
2
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Gain/port1
7768
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Gain1/port1
7792
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Sum1/port1
7816
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Sum7/port1
7840
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Product/port1
7864
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Sum5/port1
7888
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Gain/port1
7912
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Gain1/port1
7936
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Sum1/port1
7960
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Sum7/port1
7984
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Product/port1
8008
F64
3
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Sum5/port1
8032
F64
3
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Gain/port1
8056
F64
2
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Gain1/port1
8072
F64
2
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Sum1/port1
8088
F64
2
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Sum7/port1
8104
F64
2
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Product/port1
8120
F64
2
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Sum5/port1
8136
F64
2
SS_Relays/Generic_Relay_v2_1/Initial_cond_mng/Fcn/port1
8152
F64
1
SS_Relays/Generic_Relay_v2_1/Initial_cond_mng/Data Type Conversion/port1
8160
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Gain/port1
8168
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Gain1/port1
8176
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Sum1/port1
8184
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Sum7/port1
8192
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Product/port1
8200
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Sum5/port1
8208
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Gain/port1
8216
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Gain1/port1
8224
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Sum1/port1
8232
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Sum7/port1
8240
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Product/port1
8248
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Sum5/port1
8256
F64
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Data Type Conversion/port1
8264
U16
7
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Shift Arithmetic/port1
8278
U16
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Shift Arithmetic1/port1
8280
U16
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Shift Arithmetic2/port1
8282
U16
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Shift Arithmetic3/port1
8284
U16
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Shift Arithmetic4/port1
8286
U16
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Shift Arithmetic5/port1
8288
U16
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Bitwise Operator/port1
8290
U16
1
SS_Relays/Generic_Relay_v2_1/pf bitwise/Data Type Conversion/port1
8292
U16
2
SS_Relays/Generic_Relay_v2_1/pf bitwise/Shift Arithmetic/port1
8296
U16
1
SS_Relays/Generic_Relay_v2_1/pf bitwise/Bitwise Operator/port1
8298
U16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Data Type Conversion/port1
8300
U16
7
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Shift Arithmetic/port1
8314
U16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Shift Arithmetic1/port1
8316
U16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Shift Arithmetic2/port1
8318
U16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Shift Arithmetic3/port1
8320
U16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Shift Arithmetic4/port1
8322
U16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Shift Arithmetic5/port1
8324
U16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Bitwise Operator/port1
8326
U16
1
SS_Relays/Generic_Relay_v2_2/pf bitwise/Data Type Conversion/port1
8328
U16
2
SS_Relays/Generic_Relay_v2_2/pf bitwise/Shift Arithmetic/port1
8332
U16
1
SS_Relays/Generic_Relay_v2_2/pf bitwise/Bitwise Operator/port1
8334
U16
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Compare To Constant/Compare/port1
8336
U8
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Compare To Constant1/Compare/port1
8337
U8
1
SS_Relays/Generic_Relay_v2_1/Relay_param/Detect Change/FixPt Relational Operator/port1
8338
U8
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Compare To Constant/Compare/port1
8339
U8
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Compare To Constant1/Compare/port1
8340
U8
1
SS_Relays/Generic_Relay_v2_2/Relay_param/Detect Change/FixPt Relational Operator/port1
8341
U8
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Importing=TRUE Exporting=FALSE/Compare/port1
8342
Boolean
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Lagging (Pushing VARs)=TRUE Leading (Pulling VARs)=FALSE/Compare/port1
8343
Boolean
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Logical Operator/port1
8344
Boolean
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Unit Delay Enabled1/FixPt Unit Delay1/port1
8345
Boolean
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Unit Delay Enabled1/Enable/port1
8346
Boolean
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Unit Delay Enabled2/FixPt Unit Delay1/port1
8347
Boolean
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Unit Delay Enabled2/Enable/port1
8348
Boolean
1
SS_Relays/Generic_Relay_v2_1/relay_protection_functions/Relational Operator/port1
8349
Boolean
1
SS_Relays/Generic_Relay_v2_1/Relay_param/Logical Operator1/port1
8350
Boolean
1
SS_Relays/Generic_Relay_v2_1/Relay_param/Detect Change/Delay Input1/port1
8351
Boolean
1
SS_Relays/Generic_Relay_v2_1/Logical Operator4/port1
8352
Boolean
1
SS_Relays/Generic_Relay_v2_1/Logical Operator/port1
8353
Boolean
1
SS_Relays/Generic_Relay_v2_1/Data Type Conversion3/port1
8354
Boolean
2
SS_Relays/Generic_Relay_v2_1/Data Type Conversion5/port1
8356
Boolean
1
SS_Relays/Generic_Relay_v2_1/Data Type Conversion6/port1
8357
Boolean
1
SS_Relays/Generic_Relay_v2_1/Initial_cond_mng/Data Type Conversion1/port1
8358
Boolean
1
SS_Relays/Generic_Relay_v2_1/Initial_cond_mng/Detect Change/FixPt Relational Operator/port1
8359
Boolean
1
SS_Relays/Generic_Relay_v2_1/Initial_cond_mng/S-R Flip-Flop1/Memory/port1
8360
Boolean
1
SS_Relays/Generic_Relay_v2_1/Initial_cond_mng/S-R Flip-Flop1/Logic/port1
8361
Boolean
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Logical Operator/port1
8363
Boolean
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Logical Operator1/port1
8364
Boolean
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/S-R Flip-Flop1/Memory/port1
8365
Boolean
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/S-R Flip-Flop1/Logic/port1
8366
Boolean
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Logical Operator3/port1
8368
Boolean
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Importing=TRUE Exporting=FALSE/Compare/port1
8369
Boolean
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Lagging (Pushing VARs)=TRUE Leading (Pulling VARs)=FALSE/Compare/port1
8370
Boolean
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Logical Operator/port1
8371
Boolean
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Unit Delay Enabled1/FixPt Unit Delay1/port1
8372
Boolean
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Unit Delay Enabled1/Enable/port1
8373
Boolean
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Unit Delay Enabled2/FixPt Unit Delay1/port1
8374
Boolean
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Unit Delay Enabled2/Enable/port1
8375
Boolean
1
SS_Relays/Generic_Relay_v2_2/relay_protection_functions/Relational Operator/port1
8376
Boolean
1
SS_Relays/Generic_Relay_v2_2/Relay_param/Logical Operator1/port1
8377
Boolean
1
SS_Relays/Generic_Relay_v2_2/Relay_param/Detect Change/Delay Input1/port1
8378
Boolean
1
SS_Relays/Generic_Relay_v2_2/Logical Operator4/port1
8379
Boolean
1
SS_Relays/Generic_Relay_v2_2/Logical Operator/port1
8380
Boolean
1
SS_Relays/Generic_Relay_v2_2/Data Type Conversion3/port1
8381
Boolean
2
SS_Relays/Generic_Relay_v2_2/Data Type Conversion5/port1
8383
Boolean
1
SS_Relays/Generic_Relay_v2_2/Data Type Conversion6/port1
8384
Boolean
1
SS_Relays/Generic_Relay_v2_2/Initial_cond_mng/Data Type Conversion1/port1
8385
Boolean
1
SS_Relays/Generic_Relay_v2_2/Initial_cond_mng/Detect Change/FixPt Relational Operator/port1
8386
Boolean
1
SS_Relays/Generic_Relay_v2_2/Initial_cond_mng/S-R Flip-Flop1/Memory/port1
8387
Boolean
1
SS_Relays/Generic_Relay_v2_2/Initial_cond_mng/S-R Flip-Flop1/Logic/port1
8388
Boolean
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Logical Operator/port1
8390
Boolean
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Logical Operator1/port1
8391
Boolean
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/S-R Flip-Flop1/Memory/port1
8392
Boolean
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/S-R Flip-Flop1/Logic/port1
8393
Boolean
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Logical Operator3/port1
8395
Boolean
1
SS_Relays/Generic_Relay_v2_2/trip_out mng/port1
8396
F64
1
SS_Relays/Generic_Relay_v2_2/relay_protection_functions/Relays/port1
8404
Boolean
1
SS_Relays/Generic_Relay_v2_2/relay_protection_functions/Relays/port2
8405
Boolean
1
SS_Relays/Generic_Relay_v2_2/relay_protection_functions/Relays/port3
8406
Boolean
1
SS_Relays/Generic_Relay_v2_2/relay_protection_functions/Relays/port4
8407
Boolean
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/deadbus fcn/port1
8408
Boolean
1
SS_Relays/Generic_Relay_v2_1/trip_out mng/port1
8409
F64
1
SS_Relays/Generic_Relay_v2_1/relay_protection_functions/Relays/port1
8417
Boolean
1
SS_Relays/Generic_Relay_v2_1/relay_protection_functions/Relays/port2
8418
Boolean
1
SS_Relays/Generic_Relay_v2_1/relay_protection_functions/Relays/port3
8419
Boolean
1
SS_Relays/Generic_Relay_v2_1/relay_protection_functions/Relays/port4
8420
Boolean
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/deadbus fcn/port1
8421
Boolean
1
