
*** Running vivado
    with args -log button_unit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source button_unit.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source button_unit.tcl -notrace
Command: synth_design -top button_unit -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14516 
WARNING: [Synth 8-1935] empty port in module declaration [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/control.v:7]
WARNING: [Synth 8-1935] empty port in module declaration [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/pulsecon.v:4]
WARNING: [Synth 8-1935] empty port in module declaration [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/synch.v:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 355.387 ; gain = 112.266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'button_unit' [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/button_process_unit.v:1]
	Parameter sim bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synch' [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/synch.v:1]
INFO: [Synth 8-638] synthesizing module 'dffre' [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/dffre.v:1]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dffre' (1#1) [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/dffre.v:1]
WARNING: [Synth 8-308] ignoring empty port [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/synch.v:5]
INFO: [Synth 8-256] done synthesizing module 'synch' (2#1) [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/synch.v:1]
WARNING: [Synth 8-350] instance 'synch_inst' of module 'synch' requires 4 connections, but only 3 given [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/button_process_unit.v:18]
INFO: [Synth 8-638] synthesizing module 'debouncer' [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/debouncer.v:1]
	Parameter sim bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_n' [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/counter_n.v:1]
	Parameter n bound to: 100000 - type: integer 
	Parameter counter_bits bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_n' (3#1) [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/counter_n.v:1]
INFO: [Synth 8-638] synthesizing module 'timer' [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/timer.v:1]
	Parameter n bound to: 10 - type: integer 
	Parameter counter_bits bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (4#1) [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/timer.v:1]
INFO: [Synth 8-638] synthesizing module 'control' [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/control.v:1]
	Parameter LOW bound to: 0 - type: integer 
	Parameter WAIT_HIGH bound to: 1 - type: integer 
	Parameter HIGH bound to: 2 - type: integer 
	Parameter WAIT_LOW bound to: 3 - type: integer 
WARNING: [Synth 8-308] ignoring empty port [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/control.v:8]
INFO: [Synth 8-256] done synthesizing module 'control' (5#1) [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/control.v:1]
WARNING: [Synth 8-350] instance 'control_inst' of module 'control' requires 7 connections, but only 6 given [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/debouncer.v:38]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (6#1) [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/debouncer.v:1]
INFO: [Synth 8-638] synthesizing module 'pulsecon' [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/pulsecon.v:1]
WARNING: [Synth 8-308] ignoring empty port [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/pulsecon.v:5]
INFO: [Synth 8-256] done synthesizing module 'pulsecon' (7#1) [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/pulsecon.v:1]
WARNING: [Synth 8-350] instance 'pulsecon_inst' of module 'pulsecon' requires 4 connections, but only 3 given [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/button_process_unit.v:33]
INFO: [Synth 8-256] done synthesizing module 'button_unit' (8#1) [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/button_process_unit.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 386.082 ; gain = 142.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 386.082 ; gain = 142.961
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/button_process_unit.xdc]
Finished Parsing XDC File [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/button_process_unit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/button_process_unit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/button_unit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/button_unit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 765.691 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 765.691 ; gain = 522.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 765.691 ; gain = 522.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 765.691 ; gain = 522.570
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/timer.v:9]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 765.691 ; gain = 522.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dffre 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element debouncer_inst/TimerInst/q_reg was removed.  [D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/src/timer.v:9]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 765.691 ; gain = 522.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 767.367 ; gain = 524.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 786.938 ; gain = 543.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 787.770 ; gain = 544.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 787.770 ; gain = 544.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 787.770 ; gain = 544.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 787.770 ; gain = 544.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 787.770 ; gain = 544.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 787.770 ; gain = 544.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 787.770 ; gain = 544.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     3|
|4     |LUT2   |     2|
|5     |LUT3   |     1|
|6     |LUT4   |     4|
|7     |LUT5   |     2|
|8     |LUT6   |     3|
|9     |FDRE   |    27|
|10    |IBUF   |     3|
|11    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------+------+
|      |Instance         |Module    |Cells |
+------+-----------------+----------+------+
|1     |top              |          |    51|
|2     |  debouncer_inst |debouncer |    42|
|3     |    Div          |counter_n |    26|
|4     |    TimerInst    |timer     |     9|
|5     |    control_inst |control   |     7|
|6     |  dffre_inst     |dffre     |     1|
|7     |  pulsecon_inst  |pulsecon  |     1|
|8     |    dffre_pulse  |dffre_2   |     1|
|9     |  synch_inst     |synch     |     2|
|10    |    dffre_synch1 |dffre_0   |     1|
|11    |    dffre_synch2 |dffre_1   |     1|
+------+-----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 787.770 ; gain = 544.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 787.770 ; gain = 165.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 787.770 ; gain = 544.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 794.879 ; gain = 564.461
INFO: [Common 17-1381] The checkpoint 'D:/MyFiles/sophomore2/SystemDesignLab/lab11_button_process_unit/vivado/button_process_unit.runs/synth_1/button_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file button_unit_utilization_synth.rpt -pb button_unit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 794.879 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 14 16:49:05 2023...
