-- VHDL for IBM SMS ALD page 12.15.04.1
-- Title: SINGLE CYCLE CONTROL-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/7/2020 11:52:38 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_15_04_1_SINGLE_CYCLE_CONTROL_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_START_KEY_PULSE:	 in STD_LOGIC;
		MS_COMP_RST_CLOCK_START:	 in STD_LOGIC;
		PS_ADDR_SET_KEYBOARD_LOCK:	 in STD_LOGIC;
		PS_STORAGE_SCAN_ROUTINE:	 in STD_LOGIC;
		MS_CONSOLE_STROBE:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 in STD_LOGIC;
		PS_LOGIC_GATE_A_OR_R:	 in STD_LOGIC;
		MS_COMPUTER_RESET_1:	 in STD_LOGIC;
		PS_EARLY_COMPUTER_RESET:	 in STD_LOGIC;
		MV_CONS_CYCLE_CTRL_LOGIC_STEP:	 in STD_LOGIC;
		PS_LOGIC_GATE_Z:	 in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE:	 in STD_LOGIC;
		MS_LAST_EXECUTE_CYCLE:	 in STD_LOGIC;
		MS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		MS_MASTER_ERROR:	 in STD_LOGIC;
		PS_D_CYCLE:	 in STD_LOGIC;
		PS_2ND_SCAN:	 in STD_LOGIC;
		PS_DISPLAY_ROUTINE_1:	 in STD_LOGIC;
		MV_CONS_MODE_SW_DISPLAY_MODE:	 in STD_LOGIC;
		MV_CONS_MODE_SW_ALTER_MODE:	 in STD_LOGIC;
		MS_STOP_KEY_LATCH:	 in STD_LOGIC;
		MS_STOP_DOT_BRANCH_OP_CODE:	 in STD_LOGIC;
		PS_STOP_KEY_LATCH:	 in STD_LOGIC;
		PS_NO_SCAN:	 in STD_LOGIC;
		PS_ALTER_ROUTINE:	 in STD_LOGIC;
		MV_CONS_CYCLE_CTRL_STOR_SCAN:	 in STD_LOGIC;
		M36_VOLTS:	 in STD_LOGIC;
		MV_CONS_MODE_SW_I_E_CYCLE_MODE:	 in STD_LOGIC;
		PS_ADDRESS_STOP:	 in STD_LOGIC;
		SWITCH_TOG_I_O_CHK_ST_PL1:	 in STD_LOGIC;
		SWITCH_TOG_ADDR_STOP_PL1:	 in STD_LOGIC;
		PS_STOP_LATCH:	 out STD_LOGIC;
		PS_SPECIAL_STOP_LATCH:	 out STD_LOGIC;
		MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN:	 out STD_LOGIC;
		MS_1401_I_O_CK_STOP_SW:	 out STD_LOGIC;
		PS_1401_I_O_CK_STOP_SW:	 out STD_LOGIC;
		MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN:	 out STD_LOGIC);
end ALD_12_15_04_1_SINGLE_CYCLE_CONTROL_ACC;

architecture behavioral of ALD_12_15_04_1_SINGLE_CYCLE_CONTROL_ACC is 

	signal OUT_5A_K: STD_LOGIC;
	signal OUT_4A_E: STD_LOGIC;
	signal OUT_3A_G: STD_LOGIC;
	signal OUT_3A_G_Latch: STD_LOGIC;
	signal OUT_2A_G: STD_LOGIC;
	signal OUT_2A_G_Latch: STD_LOGIC;
	signal OUT_1A_L: STD_LOGIC;
	signal OUT_5B_D: STD_LOGIC;
	signal OUT_4B_K: STD_LOGIC;
	signal OUT_3B_P: STD_LOGIC;
	signal OUT_2B_G: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_A: STD_LOGIC;
	signal OUT_3C_D: STD_LOGIC;
	signal OUT_2C_E: STD_LOGIC;
	signal OUT_5D_D: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_3D_C: STD_LOGIC;
	signal OUT_2D_K: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_2F_X: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_5G_E: STD_LOGIC;
	signal OUT_4G_N: STD_LOGIC;
	signal OUT_3G_K: STD_LOGIC;
	signal OUT_5H_NoPin: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_4I_N: STD_LOGIC;
	signal OUT_3I_X: STD_LOGIC;
	signal OUT_1I_D: STD_LOGIC;
	signal OUT_DOT_3A: STD_LOGIC;
	signal OUT_DOT_2A: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;

begin

	OUT_5A_K <= NOT(PS_ADDR_SET_KEYBOARD_LOCK AND PS_STORAGE_SCAN_ROUTINE );
	OUT_4A_E <= NOT(OUT_5A_K AND MS_COMP_RST_CLOCK_START AND MS_CONSOLE_STROBE );
	OUT_3A_G_Latch <= NOT(OUT_DOT_2A AND MS_START_KEY_PULSE );
	OUT_2A_G_Latch <= NOT(OUT_DOT_3A AND MS_COMPUTER_RESET_1 AND OUT_DOT_3B );
	OUT_1A_L <= OUT_DOT_2A;
	OUT_5B_D <= NOT(MV_CONS_CYCLE_CTRL_LOGIC_STEP );
	OUT_4B_K <= NOT(OUT_5B_D AND PS_2ND_CLOCK_PULSE_2 );
	OUT_3B_P <= NOT(PS_EARLY_COMPUTER_RESET AND PS_LOGIC_GATE_A_OR_R );
	OUT_2B_G <= NOT(OUT_3B_P AND MS_MASTER_ERROR AND OUT_2C_E );
	OUT_5C_NoPin <= NOT(MS_LAST_EXECUTE_CYCLE AND MS_LAST_INSN_RO_CYCLE );
	OUT_4C_A <= NOT(OUT_5C_NoPin AND OUT_5H_NoPin );
	OUT_3C_D <= NOT(OUT_4C_A AND OUT_5D_D AND OUT_4D_G );
	OUT_2C_E <= NOT(PS_2ND_CLOCK_PULSE_2 AND OUT_DOT_3C AND PS_LOGIC_GATE_Z );
	OUT_5D_D <= NOT(PS_D_CYCLE AND PS_2ND_SCAN AND PS_DISPLAY_ROUTINE_1 );
	OUT_4D_G <= NOT(PS_LAST_EXECUTE_CYCLE AND OUT_4E_C );
	OUT_3D_C <= NOT(MV_CONS_MODE_SW_DISPLAY_MODE AND MV_CONS_MODE_SW_ALTER_MODE );
	OUT_2D_K <= NOT(OUT_4D_G AND OUT_DOT_3A );
	OUT_4E_C <= NOT(MS_STOP_KEY_LATCH AND MS_STOP_DOT_BRANCH_OP_CODE );
	OUT_3E_D <= NOT(MV_CONS_MODE_SW_ALTER_MODE AND MV_CONS_MODE_SW_DISPLAY_MODE AND OUT_4H_G );
	OUT_4F_C <= NOT(PS_STORAGE_SCAN_ROUTINE AND PS_STOP_KEY_LATCH );
	OUT_3F_C <= NOT(OUT_4F_C AND OUT_5G_E );
	OUT_2F_X <= OUT_4G_N;
	OUT_1F_C <= NOT(OUT_2F_X );
	OUT_5G_E <= NOT(PS_D_CYCLE AND PS_NO_SCAN AND PS_ALTER_ROUTINE );
	OUT_4G_N <= SWITCH_TOG_I_O_CHK_ST_PL1;
	OUT_3G_K <= NOT(OUT_3E_D AND OUT_1I_D );
	OUT_5H_NoPin <= NOT(MV_CONS_MODE_SW_I_E_CYCLE_MODE );
	OUT_4H_G <= NOT(MV_CONS_CYCLE_CTRL_STOR_SCAN );
	OUT_4I_N <= SWITCH_TOG_ADDR_STOP_PL1;
	OUT_3I_X <= OUT_4I_N;
	OUT_1I_D <= NOT(OUT_3I_X AND PS_ADDRESS_STOP );
	OUT_DOT_3A <= OUT_4A_E OR OUT_3A_G;
	OUT_DOT_2A <= OUT_2A_G OR OUT_2B_G;
	OUT_DOT_3B <= OUT_4B_K OR OUT_3D_C;
	OUT_DOT_3C <= OUT_3C_D OR OUT_3F_C OR OUT_3G_K;

	PS_STOP_LATCH <= OUT_1A_L;
	MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN <= OUT_5D_D;
	PS_SPECIAL_STOP_LATCH <= OUT_2D_K;
	PS_1401_I_O_CK_STOP_SW <= OUT_2F_X;
	MS_1401_I_O_CK_STOP_SW <= OUT_1F_C;
	MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN <= OUT_5G_E;

	Latch_3A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3A_G_Latch,
		Q => OUT_3A_G,
		QBar => OPEN );

	Latch_2A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2A_G_Latch,
		Q => OUT_2A_G,
		QBar => OPEN );


end;
