git clone --depth 1 --no-tags https://github.com/infini8-13/SHA256_HW_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487284826
git clone --depth 1 --no-tags https://github.com/ultra-supara/One-digit-add_subtract_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487303099
git clone --depth 1 --no-tags https://github.com/TaylorCaylie/2to1Mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482642249
git clone --depth 1 --no-tags https://github.com/Jonah42/verilog-guide.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482128832
git clone --depth 1 --no-tags https://github.com/wordandahalf/Verilog-VGA-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483361689
git clone --depth 1 --no-tags https://github.com/pr0kuk/summator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485112426
git clone --depth 1 --no-tags https://github.com/rktmeister/DeezStackee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482872059
git clone --depth 1 --no-tags https://github.com/Geaming-CHN/Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484029795
git clone --depth 1 --no-tags https://github.com/JasonRomps/LockPicker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486054755
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/nexys_ddr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486019654
git clone --depth 1 --no-tags https://github.com/01fe20bec426/traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485244430
git clone --depth 1 --no-tags https://github.com/Akshithsaai/Verilog-miniprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485026242
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/course-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484446299
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/course-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484436239
git clone --depth 1 --no-tags https://github.com/frank355325/1410932026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486676315
git clone --depth 1 --no-tags https://github.com/rpisch/Autonomous-FPGA-Rover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486703131
git clone --depth 1 --no-tags https://github.com/nghiaqh1997/tank-rom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485453134
git clone --depth 1 --no-tags https://github.com/adinavale/fp_mac_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485459522
git clone --depth 1 --no-tags https://github.com/Abhilashsipu/8-bit-microcontroller-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487449303
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/LR1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487621775
git clone --depth 1 --no-tags https://github.com/YehorKrapovnytskyi/HDL_speech_recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487649899
git clone --depth 1 --no-tags https://github.com/Gozzman/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485839274
git clone --depth 1 --no-tags https://github.com/xifu-irap/ras-a75-fw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486499504
git clone --depth 1 --no-tags https://github.com/cichian/AXI_Pmesh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482386668
git clone --depth 1 --no-tags https://github.com/AzadSajib/Smart-Parking-System-using-Verilog-HDL-and-Circuit-Implementation-using-Proteus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482775286
git clone --depth 1 --no-tags https://github.com/Eth7an/Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482872180
git clone --depth 1 --no-tags https://github.com/hzj010427/RISC-V_Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483074370
git clone --depth 1 --no-tags https://github.com/melting0256/DCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483076677
git clone --depth 1 --no-tags https://github.com/iketimko/ECEN_3763.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482991634
git clone --depth 1 --no-tags https://github.com/chzyoyoyo/2017_Digital_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483244280
git clone --depth 1 --no-tags https://github.com/nikita1584/ddr4_zcu106_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482012762
git clone --depth 1 --no-tags https://github.com/damyan-p/460m-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481840618
git clone --depth 1 --no-tags https://github.com/alexblue0329/voter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482276364
git clone --depth 1 --no-tags https://github.com/LStrying/FPGA_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482168662
git clone --depth 1 --no-tags https://github.com/cccza/Digital-Logic-Design-Practice_-hw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482289928
git clone --depth 1 --no-tags https://github.com/euni00/major.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482179723
git clone --depth 1 --no-tags https://github.com/marleef/EC413-Lab-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483386850
git clone --depth 1 --no-tags https://github.com/abderraouf-adjal/hdl-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486979391
git clone --depth 1 --no-tags https://github.com/ganewatthe/drift_aware_zed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486925448
git clone --depth 1 --no-tags https://github.com/chiro2001/chisel-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486623318
git clone --depth 1 --no-tags https://github.com/0901122/vote.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484335389
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/RoundRobinArbiter--course-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484421511
git clone --depth 1 --no-tags https://github.com/santoshmudenur/5-Stage-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485320458
git clone --depth 1 --no-tags https://github.com/poktoy1/fpga-ice40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485025319
git clone --depth 1 --no-tags https://github.com/Jpz-sdju/five-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485032547
git clone --depth 1 --no-tags https://github.com/Shakthi079/Codes_By_Me.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484806469
git clone --depth 1 --no-tags https://github.com/varunmadhavam/yosys_sky130_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486125835
git clone --depth 1 --no-tags https://github.com/WengZhiHong/Booth_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484060794
git clone --depth 1 --no-tags https://github.com/mihaelaberciu/Gray-Code-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484061026
git clone --depth 1 --no-tags https://github.com/Casparyyds/dwd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484051158
git clone --depth 1 --no-tags https://github.com/MarcyGO/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481801060
git clone --depth 1 --no-tags https://github.com/s1410932049/HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482450168
git clone --depth 1 --no-tags https://github.com/Jellyyz/Doodle-Jump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482157556
git clone --depth 1 --no-tags https://github.com/yuli821/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481825420
git clone --depth 1 --no-tags https://github.com/elseti/Step-Step-Revolution-v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482861275
git clone --depth 1 --no-tags https://github.com/nadeemyaseen-rs/check_tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483203666
git clone --depth 1 --no-tags https://github.com/Djock0818/Lab8_DP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483441208
git clone --depth 1 --no-tags https://github.com/EvPax/algorithm_boot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481841414
git clone --depth 1 --no-tags https://github.com/CHINTHA-AKHIL/8X1MUX-using-decoder-and-tristate-buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481861934
git clone --depth 1 --no-tags https://github.com/Click3A/IC_EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481903885
git clone --depth 1 --no-tags https://github.com/s1410932002/0417.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481852621
git clone --depth 1 --no-tags https://github.com/wlsdk9803/verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484644033
git clone --depth 1 --no-tags https://github.com/mfkiwl/pineapplecore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482178454
git clone --depth 1 --no-tags https://github.com/sundeyuan114/ECE337.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483093117
git clone --depth 1 --no-tags https://github.com/elatorre20/EC311-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483680441
git clone --depth 1 --no-tags https://github.com/Zelknite/EfablessAsic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483874854
git clone --depth 1 --no-tags https://github.com/VMnK-Run/vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485321082
git clone --depth 1 --no-tags https://github.com/LIAOGUAN-WEI/Win-or-Tail-Decision-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482146421
git clone --depth 1 --no-tags https://github.com/fjmcde/Millisecond-Accurate-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485648954
git clone --depth 1 --no-tags https://github.com/xiaoxiaohuixxh/juice_lc-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485662528
git clone --depth 1 --no-tags https://github.com/Adithya-Shetty100/Lightweight-Cipher-For-Hardware-Security-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482456684
git clone --depth 1 --no-tags https://github.com/handsomeboy777/vote.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484921096
git clone --depth 1 --no-tags https://github.com/jason-designer/oscpu-framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483045386
git clone --depth 1 --no-tags https://github.com/AmitGZ/Hackathon_1st_Place.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482343452
git clone --depth 1 --no-tags https://github.com/Ramdoo/git_conflic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486234400
git clone --depth 1 --no-tags https://github.com/eftl93/gba_cart_reader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486047852
git clone --depth 1 --no-tags https://github.com/jorbo/lc3-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485926336
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Dual_Port_SRAM--COURSE-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484428065
git clone --depth 1 --no-tags https://github.com/avikram2/PacmanFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484506229
git clone --depth 1 --no-tags https://github.com/01fe20bec427/course_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484449533
git clone --depth 1 --no-tags https://github.com/SagarVMhatre/WallaceAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484306882
git clone --depth 1 --no-tags https://github.com/BigNixon/uart2usb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483429221
git clone --depth 1 --no-tags https://github.com/donghoon-io/spring2022comporg_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483950939
git clone --depth 1 --no-tags https://github.com/mesaperry/ece411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485188070
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Assignment2-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485115045
git clone --depth 1 --no-tags https://github.com/kianmajl/A2K-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485113190
git clone --depth 1 --no-tags https://github.com/Blue-coder89/Image-Processing-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486270772
git clone --depth 1 --no-tags https://github.com/arianashul2204/mikasa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486293351
git clone --depth 1 --no-tags https://github.com/mtaciano/fpgmips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487110065
git clone --depth 1 --no-tags https://github.com/leloc0609/HCMUT_LogicDesign_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486527439
git clone --depth 1 --no-tags https://github.com/Chi-Hsin-Wu/Single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486290476
git clone --depth 1 --no-tags https://github.com/Elemecca/1240pi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482322610
