{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450109803922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450109803923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 11:16:43 2015 " "Processing started: Mon Dec 14 11:16:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450109803923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450109803923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450109803923 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_6_1200mv_85c_slow.vo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_6_1200mv_85c_slow.vo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109807196 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_6_1200mv_0c_slow.vo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_6_1200mv_0c_slow.vo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109807833 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_min_1200mv_0c_fast.vo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_min_1200mv_0c_fast.vo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109808688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project.vo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project.vo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109809938 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_6_1200mv_85c_v_slow.sdo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_6_1200mv_85c_v_slow.sdo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109810430 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_6_1200mv_0c_v_slow.sdo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_6_1200mv_0c_v_slow.sdo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109811028 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_min_1200mv_0c_v_fast.sdo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_min_1200mv_0c_v_fast.sdo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109811484 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_v.sdo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_v.sdo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109812496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450109812722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 11:16:52 2015 " "Processing ended: Mon Dec 14 11:16:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450109812722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450109812722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450109812722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450109812722 ""}
