name: CRS
description: Clock recovery system
groupName: CRS
source: STM32L052 SVD v1.1
registers:
  - name: CR
    displayName: CR
    description: control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 8192
    fields:
      - name: SYNCOKIE
        description: SYNC event OK interrupt               enable
        bitOffset: 0
        bitWidth: 1
      - name: SYNCWARNIE
        description: SYNC warning interrupt               enable
        bitOffset: 1
        bitWidth: 1
      - name: ERRIE
        description: Synchronization or trimming error               interrupt enable
        bitOffset: 2
        bitWidth: 1
      - name: ESYNCIE
        description: Expected SYNC interrupt               enable
        bitOffset: 3
        bitWidth: 1
      - name: CEN
        description: Frequency error counter               enable
        bitOffset: 5
        bitWidth: 1
      - name: AUTOTRIMEN
        description: Automatic trimming enable
        bitOffset: 6
        bitWidth: 1
      - name: SWSYNC
        description: Generate software SYNC               event
        bitOffset: 7
        bitWidth: 1
      - name: TRIM
        description: HSI48 oscillator smooth               trimming
        bitOffset: 8
        bitWidth: 6
  - name: CFGR
    displayName: CFGR
    description: configuration register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 539147135
    fields:
      - name: RELOAD
        description: Counter reload value
        bitOffset: 0
        bitWidth: 16
      - name: FELIM
        description: Frequency error limit
        bitOffset: 16
        bitWidth: 8
      - name: SYNCDIV
        description: SYNC divider
        bitOffset: 24
        bitWidth: 3
      - name: SYNCSRC
        description: SYNC signal source               selection
        bitOffset: 28
        bitWidth: 2
      - name: SYNCPOL
        description: SYNC polarity selection
        bitOffset: 31
        bitWidth: 1
  - name: ISR
    displayName: ISR
    description: interrupt and status register
    addressOffset: 8
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: SYNCOKF
        description: SYNC event OK flag
        bitOffset: 0
        bitWidth: 1
      - name: SYNCWARNF
        description: SYNC warning flag
        bitOffset: 1
        bitWidth: 1
      - name: ERRF
        description: Error flag
        bitOffset: 2
        bitWidth: 1
      - name: ESYNCF
        description: Expected SYNC flag
        bitOffset: 3
        bitWidth: 1
      - name: SYNCERR
        description: SYNC error
        bitOffset: 8
        bitWidth: 1
      - name: SYNCMISS
        description: SYNC missed
        bitOffset: 9
        bitWidth: 1
      - name: TRIMOVF
        description: Trimming overflow or               underflow
        bitOffset: 10
        bitWidth: 1
      - name: FEDIR
        description: Frequency error direction
        bitOffset: 15
        bitWidth: 1
      - name: FECAP
        description: Frequency error capture
        bitOffset: 16
        bitWidth: 16
  - name: ICR
    displayName: ICR
    description: interrupt flag clear register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYNCOKC
        description: SYNC event OK clear flag
        bitOffset: 0
        bitWidth: 1
      - name: SYNCWARNC
        description: SYNC warning clear flag
        bitOffset: 1
        bitWidth: 1
      - name: ERRC
        description: Error clear flag
        bitOffset: 2
        bitWidth: 1
      - name: ESYNCC
        description: Expected SYNC clear flag
        bitOffset: 3
        bitWidth: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
