# Single-Cycle-In-Verilog
A single cycle processor simulated in Verilog using MIPS instruction set architecture.
This project takes a binary machine instruction in MIPS ISA and performs the instruction.
Below is the structure used to code a single-cycle processor.
![2009431318246337436150401462503453](https://user-images.githubusercontent.com/91927297/190829748-fcf98d08-4c03-4031-8f47-78dd4a44c1e5.png)
