git clone --depth 1 --no-tags https://github.com/georgc4/fft16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434042427
git clone --depth 1 --no-tags https://github.com/nanamaru0203/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424472488
git clone --depth 1 --no-tags https://github.com/Cbabe/Comp_Arch_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436777327
git clone --depth 1 --no-tags https://github.com/ethan4984/geg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439476365
git clone --depth 1 --no-tags https://github.com/hpb-project/dcpp-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438090885
git clone --depth 1 --no-tags https://github.com/yukon8982/Digital-Circuit-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437297278
git clone --depth 1 --no-tags https://github.com/juliusreid01/models.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434972058
git clone --depth 1 --no-tags https://github.com/Neel1812/Neural-Network-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431785879
git clone --depth 1 --no-tags https://github.com/IanScottPaul/ElectricArcSpeaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433993284
git clone --depth 1 --no-tags https://github.com/jtsang02/Baccarat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441460561
git clone --depth 1 --no-tags https://github.com/UandersonSilva/UART_controller_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441198364
git clone --depth 1 --no-tags https://github.com/sajjadahmed677/tcam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439620905
git clone --depth 1 --no-tags https://github.com/fuanruisu/aFIFO_VE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438413613
git clone --depth 1 --no-tags https://github.com/k5xing/Systolic-Matrix-Multiplication-Kernel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409082478
git clone --depth 1 --no-tags https://github.com/marcost2/Arqui2021-Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416732108
git clone --depth 1 --no-tags https://github.com/michaellu2019/fpga-vocoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426856609
git clone --depth 1 --no-tags https://github.com/ivandumas/Multiprocesadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396152336
git clone --depth 1 --no-tags https://github.com/TheShubhi/Encryption-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400272886
git clone --depth 1 --no-tags https://github.com/shubhi704/SV-testbenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399910653
git clone --depth 1 --no-tags https://github.com/tantonacci/ece554_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404872054
git clone --depth 1 --no-tags https://github.com/SophoWang/uvm_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405988911
git clone --depth 1 --no-tags https://github.com/jhsyu/ECE43700.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407971435
git clone --depth 1 --no-tags https://github.com/njjt/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402902017
git clone --depth 1 --no-tags https://github.com/dc-base/ee273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405245088
git clone --depth 1 --no-tags https://github.com/SemperAnte/drvAd56x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405064166
git clone --depth 1 --no-tags https://github.com/randyma01/CE3201-Laboratorio-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406776311
git clone --depth 1 --no-tags https://github.com/katya-varlamova/5-sem-evm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412623314
git clone --depth 1 --no-tags https://github.com/Stevensayhello/ELEC402_PROJ1_FOOD_DISPENSER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412690493
git clone --depth 1 --no-tags https://github.com/OH-Z666/ELEC402.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412716717
git clone --depth 1 --no-tags https://github.com/nwkrix/UVM_Short_Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426122140
git clone --depth 1 --no-tags https://github.com/MacPCH/Proyecto_1_VFCI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431297929
git clone --depth 1 --no-tags https://github.com/shawn110285/riscv_ibex_verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430569970
git clone --depth 1 --no-tags https://github.com/rooged/513-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417156171
git clone --depth 1 --no-tags https://github.com/zmaqutu/implementing-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418259817
git clone --depth 1 --no-tags https://github.com/hellgate202/jpeg_enc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420186450
git clone --depth 1 --no-tags https://github.com/Shwetapatil05/spi_avip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416638290
git clone --depth 1 --no-tags https://github.com/mcmlery/ELM235_Logic_Circuit_Desing_Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425519871
git clone --depth 1 --no-tags https://github.com/Vamshidharreddymirafra/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424906849
git clone --depth 1 --no-tags https://github.com/H-Vlad-Montes/Hugo_Montes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425292861
git clone --depth 1 --no-tags https://github.com/samuelmi/comp541finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424378037
git clone --depth 1 --no-tags https://github.com/Josem9718/Verification-Miguel_Benavides.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424426389
git clone --depth 1 --no-tags https://github.com/NivWeisman/nw_design_patterns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413176708
git clone --depth 1 --no-tags https://github.com/ChengjunXi/FPGA-Accelerated_CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423235927
git clone --depth 1 --no-tags https://github.com/Tyler1T/hand-Writing-MLP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421946789
git clone --depth 1 --no-tags https://github.com/nvontz/Synth643.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421558384
git clone --depth 1 --no-tags https://github.com/nyando/bali.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422830696
git clone --depth 1 --no-tags https://github.com/Vamshidharreddymirafra/uart_avip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422817716
git clone --depth 1 --no-tags https://github.com/DeekshaECE/PSU_Fall21_ECE585_Group13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422759119
git clone --depth 1 --no-tags https://github.com/indrajeetpande/practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428289257
git clone --depth 1 --no-tags https://github.com/jiru1997/design-and-verification-of-MCDF-phase1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428956041
git clone --depth 1 --no-tags https://github.com/Yondela/EEE3096S-Tutorial-06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420041206
git clone --depth 1 --no-tags https://github.com/farukulutas/CS223.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432006139
git clone --depth 1 --no-tags https://github.com/randomdevice/verilog-risc-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431978924
git clone --depth 1 --no-tags https://github.com/andresdavalosc/FPGA-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435216717
git clone --depth 1 --no-tags https://github.com/Tal-Ko/Digital-Systems-Simulation2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441725965
git clone --depth 1 --no-tags https://github.com/yoonseo-choi/RISCV_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440742446
git clone --depth 1 --no-tags https://github.com/Harshith74/project_dram_PHY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436249170
git clone --depth 1 --no-tags https://github.com/GameGod007/TI_RSLK_MAX_CMOD_A7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437693864
git clone --depth 1 --no-tags https://github.com/foxxy777/my_spinal_test_case.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434121173
git clone --depth 1 --no-tags https://github.com/alamjitchoat/Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434129411
git clone --depth 1 --no-tags https://github.com/RyanLennonCleary/RyanLennonCleary.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435258204
git clone --depth 1 --no-tags https://github.com/Aleksa98Stojkovic/Cache_and_DfT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438787788
git clone --depth 1 --no-tags https://github.com/shiranDapht/HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439329265
git clone --depth 1 --no-tags https://github.com/yoavdim/Kong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439406403
git clone --depth 1 --no-tags https://github.com/Eric-Souza/johnson-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397390576
git clone --depth 1 --no-tags https://github.com/justin371/uvm_1800.2_2020_1.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396690995
git clone --depth 1 --no-tags https://github.com/Sup3Legacy/proto-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395580443
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410575365
git clone --depth 1 --no-tags https://github.com/17111748/joemabertli.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410404838
git clone --depth 1 --no-tags https://github.com/shpegun60/cnt_dly_SLG46620.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410270095
git clone --depth 1 --no-tags https://github.com/TheKalty/TPUv1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413999236
git clone --depth 1 --no-tags https://github.com/pwang7/uart-vcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415638745
git clone --depth 1 --no-tags https://github.com/Zottel/max7219-systemverilog-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415227815
git clone --depth 1 --no-tags https://github.com/BerthaMolai/EEE3096S-Prac6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423576536
git clone --depth 1 --no-tags https://github.com/rushipBU/uvm-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421097212
git clone --depth 1 --no-tags https://github.com/michael-platzer/cv32e40x-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424147797
git clone --depth 1 --no-tags https://github.com/wondersylar/bmm_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423160885
git clone --depth 1 --no-tags https://github.com/knyuchen/fft_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430857262
git clone --depth 1 --no-tags https://github.com/myreliavilla/Moore-and-Mealy-for-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430465881
git clone --depth 1 --no-tags https://github.com/slkaplan/comparch_final_FA2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435292692
git clone --depth 1 --no-tags https://github.com/ratul619/VSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437950004
git clone --depth 1 --no-tags https://github.com/patrick-harkins/GridNorth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436423177
git clone --depth 1 --no-tags https://github.com/astrakhov-design/axi_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436417263
git clone --depth 1 --no-tags https://github.com/Aarun2/LRU-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417688387
git clone --depth 1 --no-tags https://github.com/sompally12/first_program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419683504
git clone --depth 1 --no-tags https://github.com/Aarun2/MSI_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416465998
git clone --depth 1 --no-tags https://github.com/krissemicolon-forks/Igel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404303555
git clone --depth 1 --no-tags https://github.com/gt-retro-computing/IMSAI_FPGA_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403194182
git clone --depth 1 --no-tags https://github.com/cannox227/Space-Evaders-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405489138
git clone --depth 1 --no-tags https://github.com/Dara-O/16_bit_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405845273
git clone --depth 1 --no-tags https://github.com/hasibarrafiul/4-bit-Binary-to-Even-Parity-Code-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405708828
git clone --depth 1 --no-tags https://github.com/tapegun/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405813878
git clone --depth 1 --no-tags https://github.com/jschramk/ece554_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404881655
git clone --depth 1 --no-tags https://github.com/Dan-Wolf/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408002980
git clone --depth 1 --no-tags https://github.com/mitchell-fanger/apb-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406038144
git clone --depth 1 --no-tags https://github.com/99Angelrm/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406805465
git clone --depth 1 --no-tags https://github.com/IEEE-NITK/Simulation-of-SDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413379373
git clone --depth 1 --no-tags https://github.com/veenacb9967/veena.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414611442
git clone --depth 1 --no-tags https://github.com/Arima9/Data_Path_Rivera_Andres.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432768517
git clone --depth 1 --no-tags https://github.com/EzraCharles/Reg_File_Charles_1_Ezra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431265971
