 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 5
Design : TopModule
Version: G-2012.06-SP2
Date   : Sat Dec 24 21:18:05 2016
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: R0/reg_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R2/reg_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[0]/CK (SDFF_X1)                          0.00       0.00 r
  R0/reg_out_reg[0]/Q (SDFF_X1)                           0.06       0.06 f
  R0/reg_out[0] (register_N32_0)                          0.00       0.06 f
  M0/a[0] (multiplierTreeV2)                              0.00       0.06 f
  M0/U1168/Z (XOR2_X1)                                    0.05       0.11 r
  M0/add_14/A[0] (multiplierTreeV2_DW01_add_2)            0.00       0.11 r
  M0/add_14/U51/Z (XOR2_X1)                               0.04       0.15 f
  M0/add_14/SUM[0] (multiplierTreeV2_DW01_add_2)          0.00       0.15 f
  M0/U71/ZN (INV_X1)                                      0.03       0.18 r
  M0/U900/Z (BUF_X1)                                      0.06       0.24 r
  M0/U1022/ZN (NOR2_X1)                                   0.04       0.28 f
  M0/U1188/Z (XOR2_X1)                                    0.05       0.32 r
  M0/add_32/A[0] (multiplierTreeV2_DW01_add_0)            0.00       0.32 r
  M0/add_32/U1_0/S (FA_X1)                                0.07       0.39 r
  M0/add_32/SUM[0] (multiplierTreeV2_DW01_add_0)          0.00       0.39 r
  M0/result[0] (multiplierTreeV2)                         0.00       0.39 r
  R2/reg_in[0] (register_N64)                             0.00       0.39 r
  R2/reg_out_reg[0]/SE (SDFF_X1)                          0.01       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R2/reg_out_reg[0]/CK (SDFF_X1)                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: R1/reg_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R2/reg_out_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R1/reg_out_reg[30]/CK (SDFF_X1)                         0.00       0.00 r
  R1/reg_out_reg[30]/Q (SDFF_X1)                          0.06       0.06 r
  R1/reg_out[30] (register_N32_1)                         0.00       0.06 r
  M0/b[30] (multiplierTreeV2)                             0.00       0.06 r
  M0/U1167/Z (XOR2_X1)                                    0.04       0.10 f
  M0/add_15/A[30] (multiplierTreeV2_DW01_add_1)           0.00       0.10 f
  M0/add_15/U58/ZN (AND2_X1)                              0.04       0.13 f
  M0/add_15/SUM[31] (multiplierTreeV2_DW01_add_1)         0.00       0.13 f
  M0/U69/ZN (INV_X1)                                      0.03       0.16 r
  M0/U1015/Z (BUF_X1)                                     0.06       0.22 r
  M0/U698/ZN (NOR2_X1)                                    0.05       0.27 f
  M0/A2/b[8] (carryLookAheadAdder_1)                      0.00       0.27 f
  M0/A2/U11/ZN (AOI22_X1)                                 0.04       0.31 r
  M0/A2/U33/ZN (XNOR2_X1)                                 0.04       0.35 f
  M0/A2/result[9] (carryLookAheadAdder_1)                 0.00       0.35 f
  M0/U1108/Z (XOR2_X1)                                    0.05       0.39 r
  M0/add_32/A[40] (multiplierTreeV2_DW01_add_0)           0.00       0.39 r
  M0/add_32/U50/Z (XOR2_X1)                               0.04       0.43 f
  M0/add_32/SUM[40] (multiplierTreeV2_DW01_add_0)         0.00       0.43 f
  M0/result[40] (multiplierTreeV2)                        0.00       0.43 f
  R2/reg_in[40] (register_N64)                            0.00       0.43 f
  R2/reg_out_reg[40]/SE (SDFF_X1)                         0.01       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R2/reg_out_reg[40]/CK (SDFF_X1)                         0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: R1/reg_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R2/reg_out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R1/reg_out_reg[30]/CK (SDFF_X1)                         0.00       0.00 r
  R1/reg_out_reg[30]/Q (SDFF_X1)                          0.06       0.06 r
  R1/reg_out[30] (register_N32_1)                         0.00       0.06 r
  M0/b[30] (multiplierTreeV2)                             0.00       0.06 r
  M0/U1167/Z (XOR2_X1)                                    0.04       0.10 f
  M0/add_15/A[30] (multiplierTreeV2_DW01_add_1)           0.00       0.10 f
  M0/add_15/U58/ZN (AND2_X1)                              0.04       0.13 f
  M0/add_15/SUM[31] (multiplierTreeV2_DW01_add_1)         0.00       0.13 f
  M0/U69/ZN (INV_X1)                                      0.03       0.16 r
  M0/U1015/Z (BUF_X1)                                     0.06       0.22 r
  M0/U877/ZN (NOR2_X1)                                    0.05       0.27 f
  M0/A2/b[31] (carryLookAheadAdder_1)                     0.00       0.27 f
  M0/A2/U7/ZN (INV_X1)                                    0.03       0.29 r
  M0/A2/U6/ZN (OAI22_X1)                                  0.02       0.32 f
  M0/A2/cout (carryLookAheadAdder_1)                      0.00       0.32 f
  M0/U1133/Z (XOR2_X1)                                    0.05       0.36 r
  M0/add_32/A[63] (multiplierTreeV2_DW01_add_0)           0.00       0.36 r
  M0/add_32/U1/ZN (XNOR2_X2)                              0.05       0.41 f
  M0/add_32/U2/ZN (INV_X2)                                0.03       0.44 r
  M0/add_32/SUM[63] (multiplierTreeV2_DW01_add_0)         0.00       0.44 r
  M0/result[63] (multiplierTreeV2)                        0.00       0.44 r
  R2/reg_in[63] (register_N64)                            0.00       0.44 r
  R2/reg_out_reg[63]/SE (SDFF_X1)                         0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R2/reg_out_reg[63]/CK (SDFF_X1)                         0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: R0/reg_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R2/reg_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[0]/CK (SDFF_X1)                          0.00       0.00 r
  R0/reg_out_reg[0]/Q (SDFF_X1)                           0.06       0.06 f
  R0/reg_out[0] (register_N32_0)                          0.00       0.06 f
  M0/a[0] (multiplierTreeV2)                              0.00       0.06 f
  M0/U1168/Z (XOR2_X1)                                    0.05       0.11 r
  M0/add_14/A[0] (multiplierTreeV2_DW01_add_2)            0.00       0.11 r
  M0/add_14/U51/Z (XOR2_X1)                               0.04       0.15 f
  M0/add_14/SUM[0] (multiplierTreeV2_DW01_add_2)          0.00       0.15 f
  M0/U71/ZN (INV_X1)                                      0.03       0.18 r
  M0/U900/Z (BUF_X1)                                      0.06       0.24 r
  M0/U1022/ZN (NOR2_X1)                                   0.04       0.28 f
  M0/U1188/Z (XOR2_X1)                                    0.05       0.32 r
  M0/add_32/A[0] (multiplierTreeV2_DW01_add_0)            0.00       0.32 r
  M0/add_32/U1_0/CO (FA_X1)                               0.08       0.40 r
  M0/add_32/U120/Z (XOR2_X1)                              0.04       0.44 f
  M0/add_32/SUM[1] (multiplierTreeV2_DW01_add_0)          0.00       0.44 f
  M0/result[1] (multiplierTreeV2)                         0.00       0.44 f
  R2/reg_in[1] (register_N64)                             0.00       0.44 f
  R2/reg_out_reg[1]/SE (SDFF_X1)                          0.01       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R2/reg_out_reg[1]/CK (SDFF_X1)                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: R1/reg_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R2/reg_out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R1/reg_out_reg[30]/CK (SDFF_X1)                         0.00       0.00 r
  R1/reg_out_reg[30]/Q (SDFF_X1)                          0.06       0.06 r
  R1/reg_out[30] (register_N32_1)                         0.00       0.06 r
  M0/b[30] (multiplierTreeV2)                             0.00       0.06 r
  M0/U1167/Z (XOR2_X1)                                    0.04       0.10 f
  M0/add_15/A[30] (multiplierTreeV2_DW01_add_1)           0.00       0.10 f
  M0/add_15/U58/ZN (AND2_X1)                              0.04       0.13 f
  M0/add_15/SUM[31] (multiplierTreeV2_DW01_add_1)         0.00       0.13 f
  M0/U69/ZN (INV_X1)                                      0.03       0.16 r
  M0/U1015/Z (BUF_X1)                                     0.06       0.22 r
  M0/U687/ZN (NOR2_X1)                                    0.05       0.27 f
  M0/A2/b[3] (carryLookAheadAdder_1)                      0.00       0.27 f
  M0/A2/U18/ZN (AOI22_X1)                                 0.03       0.30 r
  M0/A2/U10/ZN (INV_X1)                                   0.03       0.32 f
  M0/A2/U70/Z (XOR2_X1)                                   0.04       0.37 r
  M0/A2/result[4] (carryLookAheadAdder_1)                 0.00       0.37 r
  M0/U1102/Z (XOR2_X1)                                    0.04       0.40 f
  M0/add_32/A[35] (multiplierTreeV2_DW01_add_0)           0.00       0.40 f
  M0/add_32/U45/Z (XOR2_X1)                               0.04       0.45 r
  M0/add_32/SUM[35] (multiplierTreeV2_DW01_add_0)         0.00       0.45 r
  M0/result[35] (multiplierTreeV2)                        0.00       0.45 r
  R2/reg_in[35] (register_N64)                            0.00       0.45 r
  R2/reg_out_reg[35]/SE (SDFF_X1)                         0.01       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R2/reg_out_reg[35]/CK (SDFF_X1)                         0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


1
