Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/programme/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CU_JumpController_SIM_behav xil_defaultlib.CU_JumpController_SIM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2065] size mismatch between entity and component port [D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_JumpController_SIM.vhd:49]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_JumpController_SIM.vhd:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.cu_jumpcontroller_sim
Built simulation snapshot CU_JumpController_SIM_behav
