// Seed: 1105154932
module module_0 (
    input wire id_0
);
endmodule
program module_1 #(
    parameter id_1 = 32'd93
) (
    input wand id_0,
    output wand _id_1,
    input tri id_2,
    input tri0 id_3,
    input wire id_4,
    output wor id_5,
    input uwire id_6,
    output tri0 id_7,
    output supply1 id_8,
    input wand id_9,
    output wand id_10,
    input supply0 id_11,
    output tri1 id_12,
    output wire id_13,
    input wor id_14,
    input wire id_15,
    input wor id_16,
    output tri1 id_17
    , id_19
);
  tri0 [1 : -1] id_20 = id_2 << 1;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
  assign id_17 = id_19;
  supply1 id_21 = -1;
  logic ["" : id_1] id_22;
  xor primCall (id_17, id_15, id_3, id_6, id_16, id_11, id_14);
endprogram
