// Seed: 3376698728
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input tri id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    output wand id_8,
    input wire id_9,
    input wor id_10
    , id_15,
    input supply0 id_11,
    input supply1 id_12,
    input wand id_13
);
  assign id_8 = {id_12{1 & 1 + 1}} || id_6 >= id_12 || 1;
  module_0(
      id_15, id_15
  );
endmodule
