 
****************************************
Report : qor
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 19:08:20 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.83
  Critical Path Slack:           3.71
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          3.10
  Critical Path Slack:           1.43
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              33.00
  Critical Path Length:          5.07
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.45
  Critical Path Slack:           3.20
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        122
  Hierarchical Port Count:       4894
  Leaf Cell Count:              28678
  Buf/Inv Cell Count:            2804
  Buf Cell Count:                  30
  Inv Cell Count:                2774
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     23325
  Sequential Cell Count:         5353
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    62688.640255
  Noncombinational Area: 45018.240372
  Buf/Inv Area:           2826.559945
  Total Buffer Area:            71.68
  Total Inverter Area:        2754.88
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            107706.880627
  Design Area:          107706.880627


  Design Rules
  -----------------------------------
  Total Number of Nets:         33033
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   19.00
  Logic Optimization:                 21.68
  Mapping Optimization:               42.58
  -----------------------------------------
  Overall Compile Time:              138.63
  Overall Compile Wall Clock Time:   139.14

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
