{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 184.7,
        "techmap_time(ms)": 5.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 23.2,
        "techmap_time(ms)": 6.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 178.7,
        "techmap_time(ms)": 5.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 13.2,
        "techmap_time(ms)": 8.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 58.5,
        "exec_time(ms)": 187.6,
        "techmap_time(ms)": 6.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 8
    },
    "operators/binary_equal/k6_N10_40nm": {
        "test_name": "operators/binary_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 22.1,
        "techmap_time(ms)": 7.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 8
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 177.3,
        "techmap_time(ms)": 6.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 8
    },
    "operators/binary_equal/no_arch": {
        "test_name": "operators/binary_equal/no_arch",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 8,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 8
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 168.8,
        "techmap_time(ms)": 6.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 42.4,
        "exec_time(ms)": 21.1,
        "techmap_time(ms)": 6.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 180.2,
        "techmap_time(ms)": 6.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 40.9,
        "exec_time(ms)": 11.7,
        "techmap_time(ms)": 7.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 181.9,
        "techmap_time(ms)": 6.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 19.4,
        "techmap_time(ms)": 5.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 177.8,
        "techmap_time(ms)": 6.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 11.2,
        "techmap_time(ms)": 7.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 182.8,
        "techmap_time(ms)": 6.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 21.7,
        "techmap_time(ms)": 6.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 57.7,
        "exec_time(ms)": 163.9,
        "techmap_time(ms)": 6.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 9.9,
        "techmap_time(ms)": 6.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 59.1,
        "exec_time(ms)": 189.4,
        "techmap_time(ms)": 7.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 22.1,
        "techmap_time(ms)": 6.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 162.7,
        "techmap_time(ms)": 6.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 41.4,
        "exec_time(ms)": 10.6,
        "techmap_time(ms)": 6.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 187.5,
        "techmap_time(ms)": 7.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 21.3,
        "techmap_time(ms)": 6.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 56.4,
        "exec_time(ms)": 157.5,
        "techmap_time(ms)": 6.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 41.4,
        "exec_time(ms)": 11.4,
        "techmap_time(ms)": 7.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 170.7,
        "techmap_time(ms)": 7.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 21,
        "techmap_time(ms)": 5.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 165.7,
        "techmap_time(ms)": 5.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 11.3,
        "techmap_time(ms)": 7.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 59.7,
        "exec_time(ms)": 157.5,
        "techmap_time(ms)": 6.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 22.1,
        "techmap_time(ms)": 6.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 57.8,
        "exec_time(ms)": 140.7,
        "techmap_time(ms)": 6.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 40.3,
        "exec_time(ms)": 10.1,
        "techmap_time(ms)": 6.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 172,
        "techmap_time(ms)": 6.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 42,
        "exec_time(ms)": 19.2,
        "techmap_time(ms)": 5.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 164.7,
        "techmap_time(ms)": 6.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 10.7,
        "techmap_time(ms)": 7.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 59.6,
        "exec_time(ms)": 176.2,
        "techmap_time(ms)": 8.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 7.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 56.4,
        "exec_time(ms)": 142.2,
        "techmap_time(ms)": 7.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 12,
        "techmap_time(ms)": 8.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 169.8,
        "techmap_time(ms)": 8,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 22.9,
        "techmap_time(ms)": 7.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 165.7,
        "techmap_time(ms)": 7.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 12.2,
        "techmap_time(ms)": 7.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 4
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 169.7,
        "techmap_time(ms)": 5.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 8
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 23,
        "techmap_time(ms)": 7.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 8
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 163.8,
        "techmap_time(ms)": 6.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 8
    },
    "operators/binary_not_equal/no_arch": {
        "test_name": "operators/binary_not_equal/no_arch",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 11.3,
        "techmap_time(ms)": 8.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 8
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 174,
        "techmap_time(ms)": 5.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 42,
        "exec_time(ms)": 22.8,
        "techmap_time(ms)": 7.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 171,
        "techmap_time(ms)": 5.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 11.9,
        "techmap_time(ms)": 8,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 168.9,
        "techmap_time(ms)": 5.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 20.2,
        "techmap_time(ms)": 6.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 177.8,
        "techmap_time(ms)": 6.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 10.2,
        "techmap_time(ms)": 6.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 166.5,
        "techmap_time(ms)": 6.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 19.7,
        "techmap_time(ms)": 6.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 176.9,
        "techmap_time(ms)": 6,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 12.1,
        "techmap_time(ms)": 7.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 56.5,
        "exec_time(ms)": 183.4,
        "techmap_time(ms)": 7.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 2
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 22.9,
        "techmap_time(ms)": 8.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 2
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 170.4,
        "techmap_time(ms)": 7.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 2
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 11.2,
        "techmap_time(ms)": 7,
        "Pi": 3,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 2
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 75.7,
        "exec_time(ms)": 222.6,
        "techmap_time(ms)": 54.5,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 50
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 59.9,
        "exec_time(ms)": 69.3,
        "techmap_time(ms)": 53.4,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 50
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 76.9,
        "exec_time(ms)": 216.5,
        "techmap_time(ms)": 54.9,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 50
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 57.6,
        "techmap_time(ms)": 54.1,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 67.8,
        "exec_time(ms)": 191.7,
        "techmap_time(ms)": 22.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 49.7,
        "exec_time(ms)": 42.1,
        "techmap_time(ms)": 27.4,
        "Pi": 10,
        "Po": 8,
        "logic element": 93,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 93,
        "Total Node": 101
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 183.7,
        "techmap_time(ms)": 22.3,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 50.3,
        "exec_time(ms)": 30.1,
        "techmap_time(ms)": 26.9,
        "Pi": 10,
        "Po": 8,
        "logic element": 93,
        "latch": 8,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 93,
        "Total Node": 101
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 159.6,
        "techmap_time(ms)": 7.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 22.1,
        "techmap_time(ms)": 7,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 174.7,
        "techmap_time(ms)": 7,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 11.1,
        "techmap_time(ms)": 7.1,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 163.3,
        "techmap_time(ms)": 6.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 23.6,
        "techmap_time(ms)": 7.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 170.9,
        "techmap_time(ms)": 7,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 11.2,
        "techmap_time(ms)": 7.6,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 162.2,
        "techmap_time(ms)": 12,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 27.2,
        "techmap_time(ms)": 12.3,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 175.5,
        "techmap_time(ms)": 12.5,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 17,
        "techmap_time(ms)": 12.8,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 172.2,
        "techmap_time(ms)": 5.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 22.2,
        "techmap_time(ms)": 6.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 166.4,
        "techmap_time(ms)": 7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asl_int_wide/no_arch",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 11.3,
        "techmap_time(ms)": 7.5,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 180.8,
        "techmap_time(ms)": 7.3,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 20.3,
        "techmap_time(ms)": 6.3,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 178.1,
        "techmap_time(ms)": 7.3,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asr_int_wide/no_arch",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 11.1,
        "techmap_time(ms)": 7.4,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 183.5,
        "techmap_time(ms)": 6.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 21.6,
        "techmap_time(ms)": 6.9,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 160.2,
        "techmap_time(ms)": 7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sl_int_wide/no_arch",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 12.7,
        "techmap_time(ms)": 8.7,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 169.7,
        "techmap_time(ms)": 4.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 24,
        "techmap_time(ms)": 7.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 56.5,
        "exec_time(ms)": 175.6,
        "techmap_time(ms)": 6.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sr_int_wide/no_arch",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 10,
        "techmap_time(ms)": 6.2,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 161.5,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 15.6,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 165.8,
        "techmap_time(ms)": 1.8,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asl_indexed/no_arch",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 5.7,
        "techmap_time(ms)": 2.5,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 56.5,
        "exec_time(ms)": 173.8,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 17.2,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 155.3,
        "techmap_time(ms)": 1.2,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/no_arch": {
        "test_name": "operators/signed_1bit_asl_wire/no_arch",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 5.5,
        "techmap_time(ms)": 2.2,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 169.9,
        "techmap_time(ms)": 1.4,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 16.7,
        "techmap_time(ms)": 1.5,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 163.6,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asr_indexed/no_arch",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 5.6,
        "techmap_time(ms)": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 149.5,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 40.3,
        "exec_time(ms)": 13.2,
        "techmap_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 151.2,
        "techmap_time(ms)": 0.8,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/no_arch": {
        "test_name": "operators/signed_1bit_asr_wire/no_arch",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 169.8,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 16.9,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 166.8,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sl_indexed/no_arch",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 5.6,
        "techmap_time(ms)": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 167.8,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 16.1,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 152.5,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/no_arch": {
        "test_name": "operators/signed_1bit_sl_wire/no_arch",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 1.3,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 173.6,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 1.8,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 161.1,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sr_indexed/no_arch",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 4.6,
        "techmap_time(ms)": 1.8,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 176.4,
        "techmap_time(ms)": 0.9,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 13.4,
        "techmap_time(ms)": 0.8,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 155.4,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/no_arch": {
        "test_name": "operators/signed_1bit_sr_wire/no_arch",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 1.7,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 160.3,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 16.2,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 165.6,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/no_arch": {
        "test_name": "operators/signed_2bits_asl_wide/no_arch",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 6,
        "techmap_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 175.5,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 17.5,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 147.9,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/no_arch": {
        "test_name": "operators/signed_2bits_asr_wide/no_arch",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 170.6,
        "techmap_time(ms)": 1.4,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 15.4,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 166.7,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/no_arch": {
        "test_name": "operators/signed_2bits_sl_wide/no_arch",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 6.4,
        "techmap_time(ms)": 3,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 166.5,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 16.9,
        "techmap_time(ms)": 1.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 167,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/no_arch": {
        "test_name": "operators/signed_2bits_sr_wide/no_arch",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 187,
        "techmap_time(ms)": 12.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 41,
        "exec_time(ms)": 27.5,
        "techmap_time(ms)": 12.5,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 181.6,
        "techmap_time(ms)": 12.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/no_arch",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 40.3,
        "exec_time(ms)": 17.1,
        "techmap_time(ms)": 13.2,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 57.7,
        "exec_time(ms)": 168.2,
        "techmap_time(ms)": 13.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 41.8,
        "exec_time(ms)": 24.8,
        "techmap_time(ms)": 13,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 164.7,
        "techmap_time(ms)": 12.5,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/no_arch",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 19.4,
        "techmap_time(ms)": 12.8,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 180.7,
        "techmap_time(ms)": 12.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 41.8,
        "exec_time(ms)": 28.2,
        "techmap_time(ms)": 12.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 149.7,
        "techmap_time(ms)": 10.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/no_arch",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 39.1,
        "exec_time(ms)": 16.7,
        "techmap_time(ms)": 12.5,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 56.5,
        "exec_time(ms)": 192,
        "techmap_time(ms)": 12,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 28.8,
        "techmap_time(ms)": 12.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 184.1,
        "techmap_time(ms)": 11.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/no_arch",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 16.2,
        "techmap_time(ms)": 12.8,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 56.4,
        "exec_time(ms)": 187.6,
        "techmap_time(ms)": 14,
        "Po": 128,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 30.4,
        "techmap_time(ms)": 15.1,
        "Po": 128,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 155.9,
        "techmap_time(ms)": 15.6,
        "Po": 128,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 39,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 12.9,
        "Po": 128,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 169.1,
        "techmap_time(ms)": 4.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 14.3,
        "techmap_time(ms)": 4.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 56.4,
        "exec_time(ms)": 154.3,
        "techmap_time(ms)": 4.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_indexed/no_arch": {
        "test_name": "operators/signed_variable_asl_indexed/no_arch",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 9.1,
        "techmap_time(ms)": 5.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 85.9,
        "exec_time(ms)": 228.6,
        "techmap_time(ms)": 72.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 69.6,
        "exec_time(ms)": 95,
        "techmap_time(ms)": 76.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 85.8,
        "exec_time(ms)": 232.6,
        "techmap_time(ms)": 75.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_int_wide/no_arch",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 69.4,
        "exec_time(ms)": 78.9,
        "techmap_time(ms)": 75.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241.2,
        "exec_time(ms)": 516,
        "techmap_time(ms)": 342.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 224,
        "exec_time(ms)": 348.6,
        "techmap_time(ms)": 332.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 242.5,
        "exec_time(ms)": 507.4,
        "techmap_time(ms)": 335.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_ultra_wide/no_arch",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 223.2,
        "exec_time(ms)": 341.3,
        "techmap_time(ms)": 338.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 59.8,
        "exec_time(ms)": 183.6,
        "techmap_time(ms)": 5.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 21.4,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 155.3,
        "techmap_time(ms)": 5.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_wide/no_arch",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 10.3,
        "techmap_time(ms)": 6.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 172.5,
        "techmap_time(ms)": 3.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 19.2,
        "techmap_time(ms)": 4.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 165.7,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/no_arch": {
        "test_name": "operators/signed_variable_asl_wire/no_arch",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 40.3,
        "exec_time(ms)": 8.1,
        "techmap_time(ms)": 4.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 162.2,
        "techmap_time(ms)": 4.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 41.7,
        "exec_time(ms)": 23.8,
        "techmap_time(ms)": 4.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 163.4,
        "techmap_time(ms)": 4.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/no_arch": {
        "test_name": "operators/signed_variable_asr_indexed/no_arch",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 9,
        "techmap_time(ms)": 5.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 86.4,
        "exec_time(ms)": 231.4,
        "techmap_time(ms)": 68.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 69.3,
        "exec_time(ms)": 91.8,
        "techmap_time(ms)": 76.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 85.7,
        "exec_time(ms)": 243.6,
        "techmap_time(ms)": 78.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_int_wide/no_arch",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 70.4,
        "exec_time(ms)": 83.5,
        "techmap_time(ms)": 80.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 242.6,
        "exec_time(ms)": 519.3,
        "techmap_time(ms)": 349.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 222.4,
        "exec_time(ms)": 344.5,
        "techmap_time(ms)": 329.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 242.3,
        "exec_time(ms)": 484.9,
        "techmap_time(ms)": 339.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_ultra_wide/no_arch",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 222.9,
        "exec_time(ms)": 339,
        "techmap_time(ms)": 335.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 172.2,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 20.8,
        "techmap_time(ms)": 6.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 56.5,
        "exec_time(ms)": 166.6,
        "techmap_time(ms)": 6.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_wide/no_arch",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 8.8,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 58.1,
        "exec_time(ms)": 149.8,
        "techmap_time(ms)": 3.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 39.2,
        "exec_time(ms)": 20.3,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 156.5,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/no_arch": {
        "test_name": "operators/signed_variable_asr_wire/no_arch",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 8.1,
        "techmap_time(ms)": 4.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 168.1,
        "techmap_time(ms)": 4.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 20.7,
        "techmap_time(ms)": 4.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 157.6,
        "techmap_time(ms)": 3.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/no_arch": {
        "test_name": "operators/signed_variable_sl_indexed/no_arch",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 8.7,
        "techmap_time(ms)": 5.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 86.4,
        "exec_time(ms)": 233.9,
        "techmap_time(ms)": 73.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 70.8,
        "exec_time(ms)": 94.1,
        "techmap_time(ms)": 78.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 85.3,
        "exec_time(ms)": 230.1,
        "techmap_time(ms)": 70.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_int_wide/no_arch",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 70.3,
        "exec_time(ms)": 80.8,
        "techmap_time(ms)": 77.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 240.9,
        "exec_time(ms)": 524.4,
        "techmap_time(ms)": 354.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 222.6,
        "exec_time(ms)": 320.4,
        "techmap_time(ms)": 310.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 240.3,
        "exec_time(ms)": 512.9,
        "techmap_time(ms)": 353.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_ultra_wide/no_arch",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 223.6,
        "exec_time(ms)": 342.9,
        "techmap_time(ms)": 339.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 59.7,
        "exec_time(ms)": 189.8,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 21.2,
        "techmap_time(ms)": 5.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 178.9,
        "techmap_time(ms)": 5.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_wide/no_arch",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 10.1,
        "techmap_time(ms)": 6.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 181,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 19.1,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 162.5,
        "techmap_time(ms)": 3.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/no_arch": {
        "test_name": "operators/signed_variable_sl_wire/no_arch",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 39.4,
        "exec_time(ms)": 8,
        "techmap_time(ms)": 3.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 160.6,
        "techmap_time(ms)": 4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 41.1,
        "exec_time(ms)": 19.8,
        "techmap_time(ms)": 4.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 165.9,
        "techmap_time(ms)": 4.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/no_arch": {
        "test_name": "operators/signed_variable_sr_indexed/no_arch",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 8.3,
        "techmap_time(ms)": 4.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 88.7,
        "exec_time(ms)": 236.8,
        "techmap_time(ms)": 77.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 69.4,
        "exec_time(ms)": 93.5,
        "techmap_time(ms)": 78.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 85.7,
        "exec_time(ms)": 244.8,
        "techmap_time(ms)": 77.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_int_wide/no_arch",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 70.5,
        "exec_time(ms)": 81.3,
        "techmap_time(ms)": 77.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 243.1,
        "exec_time(ms)": 529.5,
        "techmap_time(ms)": 357.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 224.7,
        "exec_time(ms)": 365.8,
        "techmap_time(ms)": 351.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 240.2,
        "exec_time(ms)": 516,
        "techmap_time(ms)": 348.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_ultra_wide/no_arch",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 223,
        "exec_time(ms)": 333.7,
        "techmap_time(ms)": 330.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 57.5,
        "exec_time(ms)": 170.9,
        "techmap_time(ms)": 6.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 21.3,
        "techmap_time(ms)": 6.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 170.2,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_wide/no_arch",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 10.7,
        "techmap_time(ms)": 6.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 58.2,
        "exec_time(ms)": 162.4,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 41.8,
        "exec_time(ms)": 18.4,
        "techmap_time(ms)": 3.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 162.9,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/no_arch": {
        "test_name": "operators/signed_variable_sr_wire/no_arch",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 8.2,
        "techmap_time(ms)": 5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 177.8,
        "techmap_time(ms)": 5.9,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 42.2,
        "exec_time(ms)": 21.5,
        "techmap_time(ms)": 5.6,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 58.7,
        "exec_time(ms)": 156.4,
        "techmap_time(ms)": 5.6,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 39,
        "exec_time(ms)": 9.9,
        "techmap_time(ms)": 5.9,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 149.5,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 19,
        "techmap_time(ms)": 3.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 165.9,
        "techmap_time(ms)": 3.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 7.3,
        "techmap_time(ms)": 4.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 59.2,
        "exec_time(ms)": 192.1,
        "techmap_time(ms)": 19.6,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 30.9,
        "techmap_time(ms)": 16.8,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 174.8,
        "techmap_time(ms)": 20.3,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 24,
        "techmap_time(ms)": 20.3,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 164.1,
        "techmap_time(ms)": 19.7,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 32.4,
        "techmap_time(ms)": 18,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 182.8,
        "techmap_time(ms)": 20.4,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 25.5,
        "techmap_time(ms)": 21.5,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 197.4,
        "techmap_time(ms)": 21.5,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 35.8,
        "techmap_time(ms)": 19.7,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 187.5,
        "techmap_time(ms)": 19.8,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 23.3,
        "techmap_time(ms)": 19.4,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_div.blif",
        "max_rss(MiB)": 61.5,
        "exec_time(ms)": 167,
        "techmap_time(ms)": 15.8,
        "Pi": 10,
        "Po": 9,
        "logic element": 24,
        "latch": 8,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 51
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_div.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 34.4,
        "techmap_time(ms)": 21.2,
        "Pi": 10,
        "Po": 9,
        "logic element": 150,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 150,
        "Total Node": 158
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_div.blif",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 169.4,
        "techmap_time(ms)": 21.2,
        "Pi": 10,
        "Po": 9,
        "logic element": 150,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 150,
        "Total Node": 158
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "test_name": "operators/twobits_arithmetic_div/no_arch",
        "input_blif": "twobits_arithmetic_div.blif",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 25.2,
        "techmap_time(ms)": 21.3,
        "Pi": 10,
        "Po": 9,
        "logic element": 150,
        "latch": 8,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 150,
        "Total Node": 158
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 168.3,
        "techmap_time(ms)": 9.1,
        "Pi": 6,
        "Po": 4,
        "logic element": 5,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 24.8,
        "techmap_time(ms)": 9.5,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 159,
        "techmap_time(ms)": 8.7,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 41.7,
        "exec_time(ms)": 12.9,
        "techmap_time(ms)": 9.3,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_mod.blif",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 153.4,
        "techmap_time(ms)": 7.8,
        "Pi": 6,
        "Po": 4,
        "logic element": 9,
        "latch": 3,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 17
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_mod.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 24.3,
        "techmap_time(ms)": 10.2,
        "Pi": 6,
        "Po": 4,
        "logic element": 43,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 4,
        "Estimated LUTs": 43,
        "Total Node": 46
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_mod.blif",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 157.7,
        "techmap_time(ms)": 10.7,
        "Pi": 6,
        "Po": 4,
        "logic element": 43,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 4,
        "Estimated LUTs": 43,
        "Total Node": 46
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "test_name": "operators/twobits_arithmetic_mod/no_arch",
        "input_blif": "twobits_arithmetic_mod.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 16,
        "techmap_time(ms)": 11.7,
        "Pi": 6,
        "Po": 4,
        "logic element": 43,
        "latch": 3,
        "Longest Path": 22,
        "Average Path": 4,
        "Estimated LUTs": 43,
        "Total Node": 46
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 60.6,
        "exec_time(ms)": 156.8,
        "techmap_time(ms)": 9,
        "Pi": 6,
        "Po": 5,
        "logic element": 4,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 27.1,
        "techmap_time(ms)": 10.5,
        "Pi": 6,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 17
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 59.9,
        "exec_time(ms)": 167.4,
        "techmap_time(ms)": 10,
        "Pi": 6,
        "Po": 5,
        "logic element": 4,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 13.5,
        "techmap_time(ms)": 9.8,
        "Pi": 6,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 17
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 60.7,
        "exec_time(ms)": 178.3,
        "techmap_time(ms)": 9,
        "Pi": 6,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 21.2,
        "techmap_time(ms)": 8.8,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 165.9,
        "techmap_time(ms)": 8.7,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 13.6,
        "techmap_time(ms)": 9.3,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 177.7,
        "techmap_time(ms)": 11,
        "Pi": 6,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 22
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 28.4,
        "techmap_time(ms)": 12.6,
        "Pi": 6,
        "Po": 5,
        "logic element": 54,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 3,
        "Estimated LUTs": 54,
        "Total Node": 58
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 58.2,
        "exec_time(ms)": 176.7,
        "techmap_time(ms)": 10.1,
        "Pi": 6,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 22
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "test_name": "operators/twobits_arithmetic_power/no_arch",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 16.6,
        "techmap_time(ms)": 13.2,
        "Pi": 6,
        "Po": 5,
        "logic element": 54,
        "latch": 4,
        "Longest Path": 16,
        "Average Path": 3,
        "Estimated LUTs": 54,
        "Total Node": 58
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 175.4,
        "techmap_time(ms)": 7.3,
        "Pi": 4,
        "Po": 4,
        "logic element": 5,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 24.6,
        "techmap_time(ms)": 9.1,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 172.5,
        "techmap_time(ms)": 7.6,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 13.5,
        "techmap_time(ms)": 9.7,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 57.8,
        "exec_time(ms)": 170.6,
        "techmap_time(ms)": 6.9,
        "Pi": 6,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 40.3,
        "exec_time(ms)": 23.3,
        "techmap_time(ms)": 7.5,
        "Pi": 6,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 168.1,
        "techmap_time(ms)": 7.2,
        "Pi": 6,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 11.8,
        "techmap_time(ms)": 7.9,
        "Pi": 6,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 181.9,
        "techmap_time(ms)": 7.6,
        "Pi": 6,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 40.9,
        "exec_time(ms)": 20.7,
        "techmap_time(ms)": 6.1,
        "Pi": 6,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 173.9,
        "techmap_time(ms)": 6.9,
        "Pi": 6,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 41.4,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 7.9,
        "Pi": 6,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 57.5,
        "exec_time(ms)": 180.3,
        "techmap_time(ms)": 7.1,
        "Pi": 6,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 11
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 42.3,
        "exec_time(ms)": 23.3,
        "techmap_time(ms)": 7.3,
        "Pi": 6,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 11
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 176.5,
        "techmap_time(ms)": 7.4,
        "Pi": 6,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 11
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 12,
        "techmap_time(ms)": 7.7,
        "Pi": 6,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 11
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 57.5,
        "exec_time(ms)": 163.3,
        "techmap_time(ms)": 7.3,
        "Pi": 6,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 23,
        "techmap_time(ms)": 7.5,
        "Pi": 6,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 163,
        "techmap_time(ms)": 7.2,
        "Pi": 6,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 11.4,
        "techmap_time(ms)": 7.8,
        "Pi": 6,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 7
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 175.9,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 39.1,
        "exec_time(ms)": 17.3,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 163.9,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 1.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 162,
        "techmap_time(ms)": 7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 21.2,
        "techmap_time(ms)": 6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 57.7,
        "exec_time(ms)": 142.5,
        "techmap_time(ms)": 5.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 10.1,
        "techmap_time(ms)": 6.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 171.4,
        "techmap_time(ms)": 6.9,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 41,
        "exec_time(ms)": 22.4,
        "techmap_time(ms)": 7.5,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 56.4,
        "exec_time(ms)": 159.7,
        "techmap_time(ms)": 6.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/no_arch",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 11.1,
        "techmap_time(ms)": 7.4,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 57.8,
        "exec_time(ms)": 169.3,
        "techmap_time(ms)": 6.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 23,
        "techmap_time(ms)": 7.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 176.4,
        "techmap_time(ms)": 6.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/no_arch",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 10.7,
        "techmap_time(ms)": 7.1,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 183.4,
        "techmap_time(ms)": 7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 41.1,
        "exec_time(ms)": 19.2,
        "techmap_time(ms)": 6.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 157.1,
        "techmap_time(ms)": 6.4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/no_arch",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 39.2,
        "exec_time(ms)": 11.4,
        "techmap_time(ms)": 7.7,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 159.7,
        "techmap_time(ms)": 6.4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 21.6,
        "techmap_time(ms)": 6.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 166.4,
        "techmap_time(ms)": 6.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/no_arch",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 10.7,
        "techmap_time(ms)": 6.6,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 169.1,
        "techmap_time(ms)": 1.4,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 17.1,
        "techmap_time(ms)": 1.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 152.7,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_indexed/no_arch",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 39.2,
        "exec_time(ms)": 5.3,
        "techmap_time(ms)": 1.8,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 168.5,
        "techmap_time(ms)": 0.7,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 14.8,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 161.1,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_wire/no_arch",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 5.1,
        "techmap_time(ms)": 1.2,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 157.1,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 16.2,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 162.4,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_indexed/no_arch",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 6,
        "techmap_time(ms)": 2.1,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 162.4,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 17.8,
        "techmap_time(ms)": 1.5,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 158.1,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_wire/no_arch",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 5.5,
        "techmap_time(ms)": 1.6,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 153.3,
        "techmap_time(ms)": 1,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 14.9,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 159,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_indexed/no_arch",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 5.6,
        "techmap_time(ms)": 1.8,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 169.6,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 16.2,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 151.9,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_wire/no_arch",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 1.6,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 169.4,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 40.3,
        "exec_time(ms)": 16.7,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 167.2,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_indexed/no_arch",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 4.4,
        "techmap_time(ms)": 1.4,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 167.9,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 17,
        "techmap_time(ms)": 1.2,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 162.8,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_wire/no_arch",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 1.6,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 167.7,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 14.5,
        "techmap_time(ms)": 1.3,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 138.6,
        "techmap_time(ms)": 1.2,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asl_wide/no_arch",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 158.4,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 16.9,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 139.6,
        "techmap_time(ms)": 1.4,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asr_wide/no_arch",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 5.9,
        "techmap_time(ms)": 2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 149,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 16.2,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 145.8,
        "techmap_time(ms)": 1.4,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sl_wide/no_arch",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 38.9,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 151.8,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 133.4,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sr_wide/no_arch",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 9,
        "techmap_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 58.6,
        "exec_time(ms)": 184.4,
        "techmap_time(ms)": 13.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 40.9,
        "exec_time(ms)": 28.2,
        "techmap_time(ms)": 12,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 167.1,
        "techmap_time(ms)": 12.5,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 15.2,
        "techmap_time(ms)": 12.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 58.7,
        "exec_time(ms)": 172.4,
        "techmap_time(ms)": 12.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 25.8,
        "techmap_time(ms)": 12.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 56,
        "exec_time(ms)": 170.7,
        "techmap_time(ms)": 9.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 17.3,
        "techmap_time(ms)": 13.6,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 170,
        "techmap_time(ms)": 13.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 41,
        "exec_time(ms)": 29.9,
        "techmap_time(ms)": 13.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 170.1,
        "techmap_time(ms)": 13.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 17.6,
        "techmap_time(ms)": 13.7,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 180.8,
        "techmap_time(ms)": 9.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 27.4,
        "techmap_time(ms)": 12.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 57.8,
        "exec_time(ms)": 175.5,
        "techmap_time(ms)": 12.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 13.2,
        "techmap_time(ms)": 9.8,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 58.2,
        "exec_time(ms)": 170.3,
        "techmap_time(ms)": 4.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 39.1,
        "exec_time(ms)": 17.1,
        "techmap_time(ms)": 4.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 150.9,
        "techmap_time(ms)": 4.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asl_indexed/no_arch",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 7,
        "techmap_time(ms)": 3.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 86.4,
        "exec_time(ms)": 242.5,
        "techmap_time(ms)": 78,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 71.7,
        "exec_time(ms)": 82.2,
        "techmap_time(ms)": 66.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 87.5,
        "exec_time(ms)": 250.6,
        "techmap_time(ms)": 72.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_int_wide/no_arch",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 70.3,
        "exec_time(ms)": 85.7,
        "techmap_time(ms)": 82.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 242.9,
        "exec_time(ms)": 545,
        "techmap_time(ms)": 372.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 223.9,
        "exec_time(ms)": 361.8,
        "techmap_time(ms)": 346,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241.7,
        "exec_time(ms)": 511.7,
        "techmap_time(ms)": 344.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 223,
        "exec_time(ms)": 334.4,
        "techmap_time(ms)": 330.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 170.6,
        "techmap_time(ms)": 4.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 21,
        "techmap_time(ms)": 5.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 165.6,
        "techmap_time(ms)": 5.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wide/no_arch",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 9.5,
        "techmap_time(ms)": 6.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 162.1,
        "techmap_time(ms)": 4.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 19.7,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 168.1,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wire/no_arch",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 8.4,
        "techmap_time(ms)": 4.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 175.2,
        "techmap_time(ms)": 4.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 41.7,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 4.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 157.2,
        "techmap_time(ms)": 4.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asr_indexed/no_arch",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 8.7,
        "techmap_time(ms)": 5.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 86.6,
        "exec_time(ms)": 248.4,
        "techmap_time(ms)": 79,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 70,
        "exec_time(ms)": 90.5,
        "techmap_time(ms)": 78.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 85.9,
        "exec_time(ms)": 218.6,
        "techmap_time(ms)": 77.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_int_wide/no_arch",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 69.9,
        "exec_time(ms)": 78.1,
        "techmap_time(ms)": 75.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241,
        "exec_time(ms)": 513.4,
        "techmap_time(ms)": 346.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 224.5,
        "exec_time(ms)": 356.5,
        "techmap_time(ms)": 340.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 240.3,
        "exec_time(ms)": 503.8,
        "techmap_time(ms)": 347.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 223,
        "exec_time(ms)": 342.8,
        "techmap_time(ms)": 339,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 57.7,
        "exec_time(ms)": 181.3,
        "techmap_time(ms)": 5.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 22.6,
        "techmap_time(ms)": 6.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 58.2,
        "exec_time(ms)": 180.1,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wide/no_arch",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 9.5,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 58.4,
        "exec_time(ms)": 177,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 18.9,
        "techmap_time(ms)": 4.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 144.4,
        "techmap_time(ms)": 4.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wire/no_arch",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 8.1,
        "techmap_time(ms)": 4.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 166.8,
        "techmap_time(ms)": 4.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 42.2,
        "exec_time(ms)": 18.4,
        "techmap_time(ms)": 4.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 160,
        "techmap_time(ms)": 4.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sl_indexed/no_arch",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 9.3,
        "techmap_time(ms)": 5.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 86.7,
        "exec_time(ms)": 224.7,
        "techmap_time(ms)": 75.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 91.1,
        "techmap_time(ms)": 75.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 88.1,
        "exec_time(ms)": 244.2,
        "techmap_time(ms)": 77.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_int_wide/no_arch",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 70.1,
        "exec_time(ms)": 79.6,
        "techmap_time(ms)": 75.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 243.3,
        "exec_time(ms)": 488.5,
        "techmap_time(ms)": 342.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 224.6,
        "exec_time(ms)": 348.4,
        "techmap_time(ms)": 333.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 240.2,
        "exec_time(ms)": 483.3,
        "techmap_time(ms)": 333.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 223.5,
        "exec_time(ms)": 343.6,
        "techmap_time(ms)": 339.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 182.7,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 21.2,
        "techmap_time(ms)": 6.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 163.2,
        "techmap_time(ms)": 5.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wide/no_arch",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 40.9,
        "exec_time(ms)": 10.4,
        "techmap_time(ms)": 6.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 162.9,
        "techmap_time(ms)": 3.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 19.6,
        "techmap_time(ms)": 4.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 148.4,
        "techmap_time(ms)": 3.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wire/no_arch",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 8.6,
        "techmap_time(ms)": 4.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 56.4,
        "exec_time(ms)": 166.9,
        "techmap_time(ms)": 4.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 41.7,
        "exec_time(ms)": 20.2,
        "techmap_time(ms)": 4.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 167.4,
        "techmap_time(ms)": 4.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sr_indexed/no_arch",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 9.1,
        "techmap_time(ms)": 5.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 88.5,
        "exec_time(ms)": 239.6,
        "techmap_time(ms)": 79.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 69.7,
        "exec_time(ms)": 90.7,
        "techmap_time(ms)": 75.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 85.3,
        "exec_time(ms)": 221.5,
        "techmap_time(ms)": 69.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_int_wide/no_arch",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 70.2,
        "exec_time(ms)": 77.1,
        "techmap_time(ms)": 73.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241,
        "exec_time(ms)": 412.6,
        "techmap_time(ms)": 249,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 222.6,
        "exec_time(ms)": 303.4,
        "techmap_time(ms)": 287.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 240.7,
        "exec_time(ms)": 414.9,
        "techmap_time(ms)": 268.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 223.7,
        "exec_time(ms)": 331.1,
        "techmap_time(ms)": 327.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 167,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 20.9,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 177.7,
        "techmap_time(ms)": 6.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wide/no_arch",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 10.5,
        "techmap_time(ms)": 6.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 58.1,
        "exec_time(ms)": 140.7,
        "techmap_time(ms)": 3.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 41.6,
        "exec_time(ms)": 15.6,
        "techmap_time(ms)": 3.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 169.7,
        "techmap_time(ms)": 2.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wire/no_arch",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 8.1,
        "techmap_time(ms)": 4.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
