<stg><name>softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config10></name>


<trans_list>

<trans id="246" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val

]]></Node>
<StgValue><ssdm name="data_9_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:9 %data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %icmp_ln65 = icmp_slt  i16 %data_0_val_read, i16 %data_1_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:12 %xor_ln65 = xor i1 %icmp_ln65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:13 %select_ln65 = select i1 %xor_ln65, i16 %data_0_val_read, i16 %data_1_val_read

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:14 %icmp_ln65_1 = icmp_slt  i16 %data_2_val_read, i16 %data_3_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln65_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:15 %xor_ln65_1 = xor i1 %icmp_ln65_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:16 %select_ln65_1 = select i1 %xor_ln65_1, i16 %data_2_val_read, i16 %data_3_val_read

]]></Node>
<StgValue><ssdm name="select_ln65_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:17 %icmp_ln65_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1

]]></Node>
<StgValue><ssdm name="icmp_ln65_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:18 %xor_ln65_2 = xor i1 %icmp_ln65_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:19 %select_ln65_2 = select i1 %xor_ln65_2, i16 %select_ln65, i16 %select_ln65_1

]]></Node>
<StgValue><ssdm name="select_ln65_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %icmp_ln65_3 = icmp_slt  i16 %data_4_val_read, i16 %data_5_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln65_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:21 %xor_ln65_3 = xor i1 %icmp_ln65_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:22 %select_ln65_3 = select i1 %xor_ln65_3, i16 %data_4_val_read, i16 %data_5_val_read

]]></Node>
<StgValue><ssdm name="select_ln65_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %icmp_ln65_4 = icmp_slt  i16 %data_6_val_read, i16 %data_7_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln65_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:24 %xor_ln65_4 = xor i1 %icmp_ln65_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:25 %select_ln65_4 = select i1 %xor_ln65_4, i16 %data_6_val_read, i16 %data_7_val_read

]]></Node>
<StgValue><ssdm name="select_ln65_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:26 %icmp_ln65_5 = icmp_slt  i16 %select_ln65_3, i16 %select_ln65_4

]]></Node>
<StgValue><ssdm name="icmp_ln65_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:27 %xor_ln65_5 = xor i1 %icmp_ln65_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:28 %select_ln65_5 = select i1 %xor_ln65_5, i16 %select_ln65_3, i16 %select_ln65_4

]]></Node>
<StgValue><ssdm name="select_ln65_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:29 %icmp_ln65_6 = icmp_slt  i16 %select_ln65_2, i16 %select_ln65_5

]]></Node>
<StgValue><ssdm name="icmp_ln65_6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:30 %xor_ln65_6 = xor i1 %icmp_ln65_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:31 %select_ln65_6 = select i1 %xor_ln65_6, i16 %select_ln65_2, i16 %select_ln65_5

]]></Node>
<StgValue><ssdm name="select_ln65_6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:32 %icmp_ln65_7 = icmp_slt  i16 %data_8_val_read, i16 %data_9_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln65_7"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:33 %xor_ln65_7 = xor i1 %icmp_ln65_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_7"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:34 %select_ln65_7 = select i1 %xor_ln65_7, i16 %data_8_val_read, i16 %data_9_val_read

]]></Node>
<StgValue><ssdm name="select_ln65_7"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:35 %icmp_ln65_8 = icmp_slt  i16 %select_ln65_6, i16 %select_ln65_7

]]></Node>
<StgValue><ssdm name="icmp_ln65_8"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:36 %xor_ln65_8 = xor i1 %icmp_ln65_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_8"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:37 %x_max = select i1 %xor_ln65_8, i16 %select_ln65_6, i16 %select_ln65_7

]]></Node>
<StgValue><ssdm name="x_max"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="16">
<![CDATA[
entry:38 %sext_ln245 = sext i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln245"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="16">
<![CDATA[
entry:39 %sext_ln245_1 = sext i16 %x_max

]]></Node>
<StgValue><ssdm name="sext_ln245_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:40 %sub_ln245 = sub i17 %sext_ln245, i17 %sext_ln245_1

]]></Node>
<StgValue><ssdm name="sub_ln245"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:41 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245, i32 16

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:42 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245, i32 15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:43 %xor_ln245 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln245"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:44 %and_ln245 = and i1 %tmp_11, i1 %xor_ln245

]]></Node>
<StgValue><ssdm name="and_ln245"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:45 %xor_ln245_1 = xor i1 %tmp_10, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln245_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="16">
<![CDATA[
entry:46 %sext_ln245_2 = sext i16 %data_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln245_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:47 %sub_ln245_1 = sub i17 %sext_ln245_2, i17 %sext_ln245_1

]]></Node>
<StgValue><ssdm name="sub_ln245_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:48 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:49 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:50 %xor_ln245_2 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln245_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:51 %and_ln245_1 = and i1 %tmp_13, i1 %xor_ln245_2

]]></Node>
<StgValue><ssdm name="and_ln245_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:52 %xor_ln245_3 = xor i1 %tmp_12, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="xor_ln245_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="16">
<![CDATA[
entry:53 %sext_ln245_3 = sext i16 %data_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln245_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:54 %sub_ln245_2 = sub i17 %sext_ln245_3, i17 %sext_ln245_1

]]></Node>
<StgValue><ssdm name="sub_ln245_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:55 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:56 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:57 %xor_ln245_4 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln245_4"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:58 %and_ln245_2 = and i1 %tmp_15, i1 %xor_ln245_4

]]></Node>
<StgValue><ssdm name="and_ln245_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:59 %xor_ln245_5 = xor i1 %tmp_14, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="xor_ln245_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="16">
<![CDATA[
entry:60 %sext_ln245_4 = sext i16 %data_3_val_read

]]></Node>
<StgValue><ssdm name="sext_ln245_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:61 %sub_ln245_3 = sub i17 %sext_ln245_4, i17 %sext_ln245_1

]]></Node>
<StgValue><ssdm name="sub_ln245_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:62 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_3, i32 16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:63 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:64 %xor_ln245_6 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln245_6"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:65 %and_ln245_3 = and i1 %tmp_17, i1 %xor_ln245_6

]]></Node>
<StgValue><ssdm name="and_ln245_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:66 %xor_ln245_7 = xor i1 %tmp_16, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="xor_ln245_7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="16">
<![CDATA[
entry:67 %sext_ln245_5 = sext i16 %data_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln245_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:68 %sub_ln245_4 = sub i17 %sext_ln245_5, i17 %sext_ln245_1

]]></Node>
<StgValue><ssdm name="sub_ln245_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:69 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_4, i32 16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:70 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:71 %xor_ln245_8 = xor i1 %tmp_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln245_8"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:72 %and_ln245_4 = and i1 %tmp_19, i1 %xor_ln245_8

]]></Node>
<StgValue><ssdm name="and_ln245_4"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:73 %xor_ln245_9 = xor i1 %tmp_18, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="xor_ln245_9"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="16">
<![CDATA[
entry:74 %sext_ln245_6 = sext i16 %data_5_val_read

]]></Node>
<StgValue><ssdm name="sext_ln245_6"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:75 %sub_ln245_5 = sub i17 %sext_ln245_6, i17 %sext_ln245_1

]]></Node>
<StgValue><ssdm name="sub_ln245_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:76 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_5, i32 16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:77 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:78 %xor_ln245_10 = xor i1 %tmp_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln245_10"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:79 %and_ln245_5 = and i1 %tmp_21, i1 %xor_ln245_10

]]></Node>
<StgValue><ssdm name="and_ln245_5"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:80 %xor_ln245_11 = xor i1 %tmp_20, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="xor_ln245_11"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="16">
<![CDATA[
entry:81 %sext_ln245_7 = sext i16 %data_6_val_read

]]></Node>
<StgValue><ssdm name="sext_ln245_7"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:82 %sub_ln245_6 = sub i17 %sext_ln245_7, i17 %sext_ln245_1

]]></Node>
<StgValue><ssdm name="sub_ln245_6"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:83 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_6, i32 16

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:84 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:85 %xor_ln245_12 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln245_12"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:86 %and_ln245_6 = and i1 %tmp_23, i1 %xor_ln245_12

]]></Node>
<StgValue><ssdm name="and_ln245_6"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:87 %xor_ln245_13 = xor i1 %tmp_22, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="xor_ln245_13"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="16">
<![CDATA[
entry:88 %sext_ln245_8 = sext i16 %data_7_val_read

]]></Node>
<StgValue><ssdm name="sext_ln245_8"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:89 %sub_ln245_7 = sub i17 %sext_ln245_8, i17 %sext_ln245_1

]]></Node>
<StgValue><ssdm name="sub_ln245_7"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:90 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_7, i32 16

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:91 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:92 %xor_ln245_14 = xor i1 %tmp_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln245_14"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:93 %and_ln245_7 = and i1 %tmp_25, i1 %xor_ln245_14

]]></Node>
<StgValue><ssdm name="and_ln245_7"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:94 %xor_ln245_15 = xor i1 %tmp_24, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="xor_ln245_15"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="16">
<![CDATA[
entry:95 %sext_ln245_9 = sext i16 %data_8_val_read

]]></Node>
<StgValue><ssdm name="sext_ln245_9"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:96 %sub_ln245_8 = sub i17 %sext_ln245_9, i17 %sext_ln245_1

]]></Node>
<StgValue><ssdm name="sub_ln245_8"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:97 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_8, i32 16

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:98 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:99 %xor_ln245_16 = xor i1 %tmp_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln245_16"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:100 %and_ln245_8 = and i1 %tmp_27, i1 %xor_ln245_16

]]></Node>
<StgValue><ssdm name="and_ln245_8"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:101 %xor_ln245_17 = xor i1 %tmp_26, i1 %tmp_27

]]></Node>
<StgValue><ssdm name="xor_ln245_17"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="16">
<![CDATA[
entry:102 %sext_ln245_10 = sext i16 %data_9_val_read

]]></Node>
<StgValue><ssdm name="sext_ln245_10"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:103 %sub_ln245_9 = sub i17 %sext_ln245_10, i17 %sext_ln245_1

]]></Node>
<StgValue><ssdm name="sub_ln245_9"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:104 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_9, i32 16

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:105 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:106 %xor_ln245_18 = xor i1 %tmp_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln245_18"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:107 %and_ln245_9 = and i1 %tmp_29, i1 %xor_ln245_18

]]></Node>
<StgValue><ssdm name="and_ln245_9"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:108 %xor_ln245_19 = xor i1 %tmp_28, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="xor_ln245_19"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:109 %select_ln245 = select i1 %and_ln245, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln245"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:110 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:111 %select_ln245_1 = select i1 %xor_ln245_1, i10 %select_ln245, i10 %tmp

]]></Node>
<StgValue><ssdm name="select_ln245_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="10">
<![CDATA[
entry:112 %zext_ln255 = zext i10 %select_ln245_1

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:113 %exp_table_addr = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255

]]></Node>
<StgValue><ssdm name="exp_table_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="10">
<![CDATA[
entry:114 %exp_res = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="exp_res"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:115 %select_ln245_2 = select i1 %and_ln245_1, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln245_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:116 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_1, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:117 %select_ln245_3 = select i1 %xor_ln245_3, i10 %select_ln245_2, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln245_3"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="10">
<![CDATA[
entry:118 %zext_ln255_1 = zext i10 %select_ln245_3

]]></Node>
<StgValue><ssdm name="zext_ln255_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:119 %exp_table_addr_1 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_1

]]></Node>
<StgValue><ssdm name="exp_table_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="10">
<![CDATA[
entry:120 %exp_res_1 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="exp_res_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:121 %select_ln245_4 = select i1 %and_ln245_2, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln245_4"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:122 %tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_2, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:123 %select_ln245_5 = select i1 %xor_ln245_5, i10 %select_ln245_4, i10 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln245_5"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="10">
<![CDATA[
entry:124 %zext_ln255_2 = zext i10 %select_ln245_5

]]></Node>
<StgValue><ssdm name="zext_ln255_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %exp_table_addr_2 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_2

]]></Node>
<StgValue><ssdm name="exp_table_addr_2"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="10">
<![CDATA[
entry:126 %exp_res_2 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="exp_res_2"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:127 %select_ln245_6 = select i1 %and_ln245_3, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln245_6"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:128 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_3, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:129 %select_ln245_7 = select i1 %xor_ln245_7, i10 %select_ln245_6, i10 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln245_7"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:133 %select_ln245_8 = select i1 %and_ln245_4, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln245_8"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:134 %tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_4, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:135 %select_ln245_9 = select i1 %xor_ln245_9, i10 %select_ln245_8, i10 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln245_9"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:139 %select_ln245_10 = select i1 %and_ln245_5, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln245_10"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:140 %tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_5, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:141 %select_ln245_11 = select i1 %xor_ln245_11, i10 %select_ln245_10, i10 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln245_11"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:145 %select_ln245_12 = select i1 %and_ln245_6, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln245_12"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:146 %tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_6, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:147 %select_ln245_13 = select i1 %xor_ln245_13, i10 %select_ln245_12, i10 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln245_13"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:151 %select_ln245_14 = select i1 %and_ln245_7, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln245_14"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:152 %tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_7, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:153 %select_ln245_15 = select i1 %xor_ln245_15, i10 %select_ln245_14, i10 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln245_15"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:157 %select_ln245_16 = select i1 %and_ln245_8, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln245_16"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:158 %tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_8, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:159 %select_ln245_17 = select i1 %xor_ln245_17, i10 %select_ln245_16, i10 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln245_17"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:163 %select_ln245_18 = select i1 %and_ln245_9, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln245_18"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:164 %tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_9, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:165 %select_ln245_19 = select i1 %xor_ln245_19, i10 %select_ln245_18, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln245_19"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="153" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="10">
<![CDATA[
entry:114 %exp_res = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="exp_res"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="10">
<![CDATA[
entry:120 %exp_res_1 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="exp_res_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="10">
<![CDATA[
entry:126 %exp_res_2 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="exp_res_2"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="10">
<![CDATA[
entry:130 %zext_ln255_3 = zext i10 %select_ln245_7

]]></Node>
<StgValue><ssdm name="zext_ln255_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %exp_table_addr_3 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_3

]]></Node>
<StgValue><ssdm name="exp_table_addr_3"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="10">
<![CDATA[
entry:132 %exp_res_3 = load i10 %exp_table_addr_3

]]></Node>
<StgValue><ssdm name="exp_res_3"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="10">
<![CDATA[
entry:136 %zext_ln255_4 = zext i10 %select_ln245_9

]]></Node>
<StgValue><ssdm name="zext_ln255_4"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:137 %exp_table_addr_4 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_4

]]></Node>
<StgValue><ssdm name="exp_table_addr_4"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="10">
<![CDATA[
entry:138 %exp_res_4 = load i10 %exp_table_addr_4

]]></Node>
<StgValue><ssdm name="exp_res_4"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="10">
<![CDATA[
entry:142 %zext_ln255_5 = zext i10 %select_ln245_11

]]></Node>
<StgValue><ssdm name="zext_ln255_5"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %exp_table_addr_5 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_5

]]></Node>
<StgValue><ssdm name="exp_table_addr_5"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="10">
<![CDATA[
entry:144 %exp_res_5 = load i10 %exp_table_addr_5

]]></Node>
<StgValue><ssdm name="exp_res_5"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="10">
<![CDATA[
entry:148 %zext_ln255_6 = zext i10 %select_ln245_13

]]></Node>
<StgValue><ssdm name="zext_ln255_6"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:149 %exp_table_addr_6 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_6

]]></Node>
<StgValue><ssdm name="exp_table_addr_6"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="10">
<![CDATA[
entry:150 %exp_res_6 = load i10 %exp_table_addr_6

]]></Node>
<StgValue><ssdm name="exp_res_6"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
entry:154 %zext_ln255_7 = zext i10 %select_ln245_15

]]></Node>
<StgValue><ssdm name="zext_ln255_7"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:155 %exp_table_addr_7 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_7

]]></Node>
<StgValue><ssdm name="exp_table_addr_7"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="10">
<![CDATA[
entry:156 %exp_res_7 = load i10 %exp_table_addr_7

]]></Node>
<StgValue><ssdm name="exp_res_7"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="10">
<![CDATA[
entry:160 %zext_ln255_8 = zext i10 %select_ln245_17

]]></Node>
<StgValue><ssdm name="zext_ln255_8"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:161 %exp_table_addr_8 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_8

]]></Node>
<StgValue><ssdm name="exp_table_addr_8"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="10">
<![CDATA[
entry:162 %exp_res_8 = load i10 %exp_table_addr_8

]]></Node>
<StgValue><ssdm name="exp_res_8"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
entry:166 %zext_ln255_9 = zext i10 %select_ln245_19

]]></Node>
<StgValue><ssdm name="zext_ln255_9"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167 %exp_table_addr_9 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_9

]]></Node>
<StgValue><ssdm name="exp_table_addr_9"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="10">
<![CDATA[
entry:168 %exp_res_9 = load i10 %exp_table_addr_9

]]></Node>
<StgValue><ssdm name="exp_res_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="177" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="10">
<![CDATA[
entry:132 %exp_res_3 = load i10 %exp_table_addr_3

]]></Node>
<StgValue><ssdm name="exp_res_3"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="10">
<![CDATA[
entry:138 %exp_res_4 = load i10 %exp_table_addr_4

]]></Node>
<StgValue><ssdm name="exp_res_4"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="10">
<![CDATA[
entry:144 %exp_res_5 = load i10 %exp_table_addr_5

]]></Node>
<StgValue><ssdm name="exp_res_5"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="10">
<![CDATA[
entry:150 %exp_res_6 = load i10 %exp_table_addr_6

]]></Node>
<StgValue><ssdm name="exp_res_6"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="10">
<![CDATA[
entry:156 %exp_res_7 = load i10 %exp_table_addr_7

]]></Node>
<StgValue><ssdm name="exp_res_7"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="10">
<![CDATA[
entry:162 %exp_res_8 = load i10 %exp_table_addr_8

]]></Node>
<StgValue><ssdm name="exp_res_8"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="10">
<![CDATA[
entry:168 %exp_res_9 = load i10 %exp_table_addr_9

]]></Node>
<StgValue><ssdm name="exp_res_9"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:169 %add_ln50 = add i18 %exp_res_9, i18 %exp_res_8

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:170 %add_ln50_1 = add i18 %exp_res_6, i18 %exp_res_4

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:171 %add_ln50_2 = add i18 %add_ln50_1, i18 %exp_res_7

]]></Node>
<StgValue><ssdm name="add_ln50_2"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:172 %add_ln50_3 = add i18 %add_ln50_2, i18 %add_ln50

]]></Node>
<StgValue><ssdm name="add_ln50_3"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:173 %add_ln50_4 = add i18 %exp_res_5, i18 %exp_res_3

]]></Node>
<StgValue><ssdm name="add_ln50_4"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:174 %add_ln50_5 = add i18 %exp_res, i18 %exp_res_1

]]></Node>
<StgValue><ssdm name="add_ln50_5"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:175 %add_ln50_6 = add i18 %add_ln50_5, i18 %exp_res_2

]]></Node>
<StgValue><ssdm name="add_ln50_6"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:176 %add_ln50_7 = add i18 %add_ln50_6, i18 %add_ln50_4

]]></Node>
<StgValue><ssdm name="add_ln50_7"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:177 %exp_sum = add i18 %add_ln50_7, i18 %add_ln50_3

]]></Node>
<StgValue><ssdm name="exp_sum"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:178 %tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %exp_sum, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="10">
<![CDATA[
entry:179 %zext_ln265 = zext i10 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln265"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:180 %invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265

]]></Node>
<StgValue><ssdm name="invert_table_addr"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="10">
<![CDATA[
entry:181 %inv_exp_sum = load i10 %invert_table_addr

]]></Node>
<StgValue><ssdm name="inv_exp_sum"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="10">
<![CDATA[
entry:181 %inv_exp_sum = load i10 %invert_table_addr

]]></Node>
<StgValue><ssdm name="inv_exp_sum"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="30" op_0_bw="18">
<![CDATA[
entry:182 %sext_ln268 = sext i18 %inv_exp_sum

]]></Node>
<StgValue><ssdm name="sext_ln268"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="30" op_0_bw="18">
<![CDATA[
entry:183 %sext_ln268_1 = sext i18 %exp_res

]]></Node>
<StgValue><ssdm name="sext_ln268_1"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:184 %mul_ln268 = mul i30 %sext_ln268, i30 %sext_ln268_1

]]></Node>
<StgValue><ssdm name="mul_ln268"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:185 %trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln268, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="30" op_0_bw="18">
<![CDATA[
entry:186 %sext_ln268_2 = sext i18 %exp_res_1

]]></Node>
<StgValue><ssdm name="sext_ln268_2"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:187 %mul_ln268_1 = mul i30 %sext_ln268, i30 %sext_ln268_2

]]></Node>
<StgValue><ssdm name="mul_ln268_1"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:188 %trunc_ln268_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln268_1, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln268_1"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="30" op_0_bw="18">
<![CDATA[
entry:189 %sext_ln268_3 = sext i18 %exp_res_2

]]></Node>
<StgValue><ssdm name="sext_ln268_3"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:190 %mul_ln268_2 = mul i30 %sext_ln268, i30 %sext_ln268_3

]]></Node>
<StgValue><ssdm name="mul_ln268_2"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:191 %trunc_ln268_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln268_2, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln268_2"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="18">
<![CDATA[
entry:192 %sext_ln268_4 = sext i18 %exp_res_3

]]></Node>
<StgValue><ssdm name="sext_ln268_4"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:193 %mul_ln268_3 = mul i30 %sext_ln268, i30 %sext_ln268_4

]]></Node>
<StgValue><ssdm name="mul_ln268_3"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:194 %trunc_ln268_3 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln268_3, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln268_3"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="18">
<![CDATA[
entry:195 %sext_ln268_5 = sext i18 %exp_res_4

]]></Node>
<StgValue><ssdm name="sext_ln268_5"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:196 %mul_ln268_4 = mul i30 %sext_ln268, i30 %sext_ln268_5

]]></Node>
<StgValue><ssdm name="mul_ln268_4"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:197 %trunc_ln268_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln268_4, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln268_4"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="30" op_0_bw="18">
<![CDATA[
entry:198 %sext_ln268_6 = sext i18 %exp_res_5

]]></Node>
<StgValue><ssdm name="sext_ln268_6"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:199 %mul_ln268_5 = mul i30 %sext_ln268, i30 %sext_ln268_6

]]></Node>
<StgValue><ssdm name="mul_ln268_5"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:200 %trunc_ln268_5 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln268_5, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln268_5"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="18">
<![CDATA[
entry:201 %sext_ln268_7 = sext i18 %exp_res_6

]]></Node>
<StgValue><ssdm name="sext_ln268_7"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:202 %mul_ln268_6 = mul i30 %sext_ln268, i30 %sext_ln268_7

]]></Node>
<StgValue><ssdm name="mul_ln268_6"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:203 %trunc_ln268_6 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln268_6, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln268_6"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="18">
<![CDATA[
entry:204 %sext_ln268_8 = sext i18 %exp_res_7

]]></Node>
<StgValue><ssdm name="sext_ln268_8"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:205 %mul_ln268_7 = mul i30 %sext_ln268, i30 %sext_ln268_8

]]></Node>
<StgValue><ssdm name="mul_ln268_7"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:206 %trunc_ln268_7 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln268_7, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln268_7"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="30" op_0_bw="18">
<![CDATA[
entry:207 %sext_ln268_9 = sext i18 %exp_res_8

]]></Node>
<StgValue><ssdm name="sext_ln268_9"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:208 %mul_ln268_8 = mul i30 %sext_ln268, i30 %sext_ln268_9

]]></Node>
<StgValue><ssdm name="mul_ln268_8"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:209 %trunc_ln268_8 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln268_8, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln268_8"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="30" op_0_bw="18">
<![CDATA[
entry:210 %sext_ln268_10 = sext i18 %exp_res_9

]]></Node>
<StgValue><ssdm name="sext_ln268_10"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:211 %mul_ln268_9 = mul i30 %sext_ln268, i30 %sext_ln268_10

]]></Node>
<StgValue><ssdm name="mul_ln268_9"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:212 %trunc_ln268_9 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln268_9, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln268_9"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:213 %mrv = insertvalue i160 <undef>, i16 %trunc_ln1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:214 %mrv_1 = insertvalue i160 %mrv, i16 %trunc_ln268_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:215 %mrv_2 = insertvalue i160 %mrv_1, i16 %trunc_ln268_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:216 %mrv_3 = insertvalue i160 %mrv_2, i16 %trunc_ln268_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:217 %mrv_4 = insertvalue i160 %mrv_3, i16 %trunc_ln268_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:218 %mrv_5 = insertvalue i160 %mrv_4, i16 %trunc_ln268_5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:219 %mrv_6 = insertvalue i160 %mrv_5, i16 %trunc_ln268_6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:220 %mrv_7 = insertvalue i160 %mrv_6, i16 %trunc_ln268_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:221 %mrv_8 = insertvalue i160 %mrv_7, i16 %trunc_ln268_8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:222 %mrv_9 = insertvalue i160 %mrv_8, i16 %trunc_ln268_9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="160">
<![CDATA[
entry:223 %ret_ln270 = ret i160 %mrv_9

]]></Node>
<StgValue><ssdm name="ret_ln270"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
