

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  IDCT
* Solution: solution1
* Date:     Tue Sep 29 20:16:18 2015



================================================================
== User Assignments
================================================================
* Product Family:           kintex7 kintex7_fpv6 zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           IDCT
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.36
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    ?
    * Average-case latency: ?
    * Worst-case latency:   ?


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        4|     56|    2283|   2334|      -|
|  1|       Expression|        -|      -|       -|      -|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|        -|      -|       -|      -|      -|
|  4|      Multiplexer|        -|      -|       -|      -|      -|
|  5|         Register|        -|      -|      35|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|        4|     56|    2318|   2334|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        1|     25|       2|      4|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    +---+-------------------------------------+---------+-------+------+------+
    | ID|                                 Name| BRAM_18K| DSP48E|    FF|   LUT|
    +---+-------------------------------------+---------+-------+------+------+
    |  0|  grp_IDCT_thread_fu_80 (IDCT_thread)|        4|     56|  2283|  2334|
    +---+-------------------------------------+---------+-------+------+------+
    |  -|                                Total|        4|     56|  2283|  2334|
    +---+-------------------------------------+---------+-------+------+------+

    * Expression: 
    N/A

    * FIFO: 
    N/A

    * Memory: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +---+-------------------+-----+-------+----+
    | ID|               Name| Bits| Consts|  FF|
    +---+-------------------+-----+-------+----+
    |  0|   ReadEnablePort_0|    1|      0|   1|
    |  1|   ReadEnablePort_1|    1|      0|   1|
    |  2|    WriteDataPort_0|   32|      0|  32|
    |  3|  WriteEnablePort_0|    1|      0|   1|
    +---+-------------------+-----+-------+----+
    |  -|              Total|   35|      0|  35|
    +---+-------------------+-----+-------+----+

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+-------------------------------------+-----+-----+------+
| ID|                                 Name| Size| Bits| Count|
+---+-------------------------------------+-----+-----+------+
|  0|                         (This level)|    0|    0|     0|
|  1|  grp_IDCT_thread_fu_80 (IDCT_thread)|  140|  297|  1394|
+---+-------------------------------------+-----+-----+------+
|  -|                                Total|  140|  297|  1394|
+---+-------------------------------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|   466|
|  1|   Expression|     -|
|  2|         FIFO|     -|
|  3|       Memory|     -|
|  4|  Multiplexer|     -|
|  5|     Register|     3|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|   469|
+---+-------------+------+

* Hierarchical Register Count: 
+---+-------------------------------------+------+
| ID|                                 Name| Count|
+---+-------------------------------------+------+
|  0|                         (This level)|    35|
|  1|  grp_IDCT_thread_fu_80 (IDCT_thread)|  2283|
+---+-------------------------------------+------+
|  -|                                Total|  2318|
+---+-------------------------------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+-------------------+-------------------+--------------+------+------------+----------+-----+-----+
| ID|          RTL Ports|             Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+-------------------+-------------------+--------------+------+------------+----------+-----+-----+
|  0|         nResetPort|         IDCT::IDCT|  return value|     -|           -|         -|   in|    1|
|  1|          ClockPort|                  -|             -|     -|           -|         -|   in|    1|
|  2|   ReadEnablePort_0|   ReadEnablePort_0|       pointer|     -|           -|         -|  out|    1|
|  3|    ReadEmptyPort_0|    ReadEmptyPort_0|       pointer|     -|           -|         -|   in|    1|
|  4|     ReadDataPort_0|     ReadDataPort_0|       pointer|     -|           -|         -|   in|   32|
|  5|  WriteEnablePort_0|  WriteEnablePort_0|       pointer|     -|           -|         -|  out|    1|
|  6|    WriteFullPort_0|    WriteFullPort_0|       pointer|     -|           -|         -|   in|    1|
|  7|    WriteDataPort_0|    WriteDataPort_0|       pointer|     -|           -|         -|  out|   32|
|  8|   ReadEnablePort_1|   ReadEnablePort_1|       pointer|     -|           -|         -|  out|    1|
|  9|    ReadEmptyPort_1|    ReadEmptyPort_1|       pointer|     -|           -|         -|   in|    1|
| 10|     ReadDataPort_1|     ReadDataPort_1|       pointer|     -|           -|         -|   in|   32|
+---+-------------------+-------------------+--------------+------+------------+----------+-----+-----+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (IDCT_ssdm_thread_M_thread_load)
2 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_3 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @p_str1, [5 x i8]* @p_str1) nounwind

ST_1: IDCT_ssdm_thread_M_thread_load [1/1] 0.00ns
entry:1  %IDCT_ssdm_thread_M_thread_load = load i1* @IDCT_ssdm_thread_M_thread, align 1 ; <i1> [#uses=1]

ST_1: stg_5 [1/1] 0.00ns
entry:2  br i1 %IDCT_ssdm_thread_M_thread_load, label %bb, label %bb1

ST_1: stg_6 [1/1] 0.00ns
bb1:0  call void (...)* @_ssdm_op_SpecProcessDecl([5 x i8]* @p_str1, i32 2, [7 x i8]* @p_str16) nounwind

ST_1: stg_7 [1/1] 0.00ns
bb1:1  call void (...)* @_ssdm_op_SpecSensitive([7 x i8]* @p_str16, [10 x i8]* @p_str4, i1* %ClockPort, i32 1) nounwind

ST_1: stg_8 [1/1] 0.00ns
bb1:2  call void (...)* @_ssdm_op_SpecSensitive([7 x i8]* @p_str16, [11 x i8]* @p_str3, i1* %nResetPort, i32 3) nounwind

ST_1: stg_9 [1/1] 0.00ns
bb1:3  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [7 x i8]* @p_str2, [11 x i8]* @p_str3, i32 0, i32 0, i1* %nResetPort) nounwind

ST_1: stg_10 [1/1] 0.00ns
bb1:4  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [7 x i8]* @p_str2, [10 x i8]* @p_str4, i32 0, i32 0, i1* %ClockPort) nounwind

ST_1: stg_11 [1/1] 0.00ns
bb1:5  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 1, [18 x i8]* @p_str5, [17 x i8]* @p_str6, i32 0, i32 0, i1* %ReadEnablePort_0) nounwind

ST_1: stg_12 [1/1] 0.00ns
bb1:6  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [18 x i8]* @p_str5, [16 x i8]* @p_str7, i32 0, i32 0, i1* %ReadEmptyPort_0) nounwind

ST_1: stg_13 [1/1] 0.00ns
bb1:7  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [19 x i8]* @p_str8, [15 x i8]* @p_str9, i32 0, i32 0, i32* %ReadDataPort_0) nounwind

ST_1: stg_14 [1/1] 0.00ns
bb1:8  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 1, [18 x i8]* @p_str5, [18 x i8]* @p_str10, i32 0, i32 0, i1* %WriteEnablePort_0) nounwind

ST_1: stg_15 [1/1] 0.00ns
bb1:9  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [18 x i8]* @p_str5, [16 x i8]* @p_str11, i32 0, i32 0, i1* %WriteFullPort_0) nounwind

ST_1: stg_16 [1/1] 0.00ns
bb1:10  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 1, [19 x i8]* @p_str8, [16 x i8]* @p_str12, i32 0, i32 0, i32* %WriteDataPort_0) nounwind

ST_1: stg_17 [1/1] 0.00ns
bb1:11  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 1, [18 x i8]* @p_str5, [17 x i8]* @p_str13, i32 0, i32 0, i1* %ReadEnablePort_1) nounwind

ST_1: stg_18 [1/1] 0.00ns
bb1:12  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [18 x i8]* @p_str5, [16 x i8]* @p_str14, i32 0, i32 0, i1* %ReadEmptyPort_1) nounwind

ST_1: stg_19 [1/1] 0.00ns
bb1:13  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [19 x i8]* @p_str8, [15 x i8]* @p_str15, i32 0, i32 0, i32* %ReadDataPort_1) nounwind

ST_1: stg_20 [1/1] 0.00ns
bb1:14  ret void

ST_1: stg_21 [2/2] 2.39ns
bb:0  call void @"IDCT::thread"(i1* %nResetPort, i1* %ClockPort, i1* %ReadEnablePort_0, i1* %ReadEmptyPort_0, i32* %ReadDataPort_0, i1* %WriteEnablePort_0, i1* %WriteFullPort_0, i32* %WriteDataPort_0, i1* %ReadEnablePort_1, i1* %ReadEmptyPort_1, i32* %ReadDataPort_1)


 <State 2>: 2.39ns
ST_2: stg_22 [1/2] 2.39ns
bb:0  call void @"IDCT::thread"(i1* %nResetPort, i1* %ClockPort, i1* %ReadEnablePort_0, i1* %ReadEmptyPort_0, i32* %ReadDataPort_0, i1* %WriteEnablePort_0, i1* %WriteFullPort_0, i32* %WriteDataPort_0, i1* %ReadEnablePort_1, i1* %ReadEmptyPort_1, i32* %ReadDataPort_1)

ST_2: stg_23 [1/1] 0.00ns
bb:1  unreachable



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=<null>
Port [ nResetPort]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ ClockPort]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ ReadEnablePort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ ReadEmptyPort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ ReadDataPort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ WriteEnablePort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ WriteFullPort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ WriteDataPort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ ReadEnablePort_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ ReadEmptyPort_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ ReadDataPort_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ zName]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ IDCT_ssdm_thread_M_thread]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; mode=0x0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=<null>
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3                          (spectopmodule  ) [ 000]
IDCT_ssdm_thread_M_thread_load (load           ) [ 010]
stg_5                          (br             ) [ 000]
stg_6                          (specprocessdecl) [ 000]
stg_7                          (specsensitive  ) [ 000]
stg_8                          (specsensitive  ) [ 000]
stg_9                          (specport       ) [ 000]
stg_10                         (specport       ) [ 000]
stg_11                         (specport       ) [ 000]
stg_12                         (specport       ) [ 000]
stg_13                         (specport       ) [ 000]
stg_14                         (specport       ) [ 000]
stg_15                         (specport       ) [ 000]
stg_16                         (specport       ) [ 000]
stg_17                         (specport       ) [ 000]
stg_18                         (specport       ) [ 000]
stg_19                         (specport       ) [ 000]
stg_20                         (ret            ) [ 000]
stg_22                         (call           ) [ 000]
stg_23                         (unreachable    ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nResetPort">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nResetPort"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ClockPort">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClockPort"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ReadEnablePort_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadEnablePort_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ReadEmptyPort_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadEmptyPort_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ReadDataPort_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadDataPort_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="WriteEnablePort_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WriteEnablePort_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WriteFullPort_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WriteFullPort_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="WriteDataPort_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WriteDataPort_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ReadEnablePort_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadEnablePort_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ReadEmptyPort_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadEmptyPort_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ReadDataPort_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadDataPort_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="zName">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="zName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="IDCT_ssdm_thread_M_thread">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDCT_ssdm_thread_M_thread"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDCT::thread"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="IDCT_ssdm_thread_M_thread_load_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IDCT_ssdm_thread_M_thread_load/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_IDCT_thread_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="0" index="3" bw="1" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="0" index="5" bw="32" slack="0"/>
<pin id="87" dir="0" index="6" bw="1" slack="0"/>
<pin id="88" dir="0" index="7" bw="1" slack="0"/>
<pin id="89" dir="0" index="8" bw="32" slack="0"/>
<pin id="90" dir="0" index="9" bw="1" slack="0"/>
<pin id="91" dir="0" index="10" bw="1" slack="0"/>
<pin id="92" dir="0" index="11" bw="32" slack="0"/>
<pin id="93" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_21/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="94"><net_src comp="74" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="80" pin=8"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="80" pin=9"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="80" pin=10"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="80" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ReadEnablePort_0 | {1 2 }
	Port: WriteEnablePort_0 | {1 2 }
	Port: WriteDataPort_0 | {1 2 }
	Port: ReadEnablePort_1 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|---------|
|   call   | grp_IDCT_thread_fu_80 |    4    |    56   | 24.2023 |   2438  |   2129  |
|----------|-----------------------|---------|---------|---------|---------|---------|
|   Total  |                       |    4    |    56   | 24.2023 |   2438  |   2129  |
|----------|-----------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   56   |   24   |  2438  |  2129  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   56   |   24   |  2438  |  2129  |
+-----------+--------+--------+--------+--------+--------+
