{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.670615",
   "Default View_TopLeft":"-204,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_dimm1 -pg 1 -lvl 4 -x 1420 -y 140 -defaultsOSRD
preplace port ddr4_dimm1_sma_clk -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port gt_refclk -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port PCIE -pg 1 -lvl 4 -x 1420 -y 380 -defaultsOSRD
preplace port port-id_PCIE_user_Clk -pg 1 -lvl 4 -x 1420 -y 480 -defaultsOSRD
preplace inst versal_cips_0 -pg 1 -lvl 2 -x 780 -y 480 -defaultsOSRD
preplace inst axi_noc_0 -pg 1 -lvl 1 -x 240 -y 120 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 2 -x 780 -y 770 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 3 -x 1280 -y 770 -defaultsOSRD
preplace inst axis_ila_BRAM -pg 1 -lvl 2 -x 780 -y 910 -defaultsOSRD
preplace netloc versal_cips_0_cpm_pcie_noc_axi0_clk 1 0 3 50 260 410J 230 1150
preplace netloc versal_cips_0_cpm_pcie_noc_axi1_clk 1 0 3 60 270 NJ 270 1140
preplace netloc versal_cips_0_dma0_axi_aresetn 1 1 2 450 680 1110
preplace netloc versal_cips_0_noc_cpm_pcie_axi0_clk 1 0 3 70 280 NJ 280 1110
preplace netloc versal_cips_0_pcie0_user_clk 1 0 4 20 290 440 260 1160 480 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 2 1 N 760
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 2 1 N 780
preplace netloc axi_noc_0_CH0_DDR4_0 1 1 3 NJ 140 NJ 140 NJ
preplace netloc axi_noc_0_M00_AXI 1 1 1 430 100n
preplace netloc axi_noc_0_M01_AXI 1 1 1 420 120n
preplace netloc ddr4_dimm1_sma_clk_1 1 0 1 NJ 100
preplace netloc gt_refclk0_0_1 1 0 2 NJ 460 NJ
preplace netloc versal_cips_0_CPM_PCIE_NOC_0 1 0 3 30 240 NJ 240 1130
preplace netloc versal_cips_0_CPM_PCIE_NOC_1 1 0 3 40 250 NJ 250 1120
preplace netloc versal_cips_0_PCIE0_GT 1 2 2 NJ 380 NJ
levelinfo -pg 1 0 240 780 1280 1420
pagesize -pg 1 -db -bbox -sgen -210 0 1570 990
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"3",
   "da_bram_cntlr_cnt":"2"
}
