============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue Jun 25 17:32:40 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
RUN-1001 : Project manager successfully analyzed 40 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.392720s wall, 1.046875s user + 0.062500s system = 1.109375s CPU (79.7%)

RUN-1004 : used memory is 279 MB, reserved memory is 257 MB, peak memory is 285 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 100145752440832"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 100145752440832"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4264902524928"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 89451283873792"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10223 instances
RUN-0007 : 6329 luts, 3028 seqs, 481 mslices, 253 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11456 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6868 nets have 2 pins
RUN-1001 : 3299 nets have [3 - 5] pins
RUN-1001 : 758 nets have [6 - 10] pins
RUN-1001 : 306 nets have [11 - 20] pins
RUN-1001 : 209 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1305     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     692     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  63   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 82
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10221 instances, 6329 luts, 3028 seqs, 734 slices, 142 macros(734 instances: 481 mslices 253 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48441, tnet num: 11454, tinst num: 10221, tnode num: 58599, tedge num: 79204.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11454 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.021976s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (64.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.81209e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10221.
PHY-3001 : Level 1 #clusters 1578.
PHY-3001 : End clustering;  0.084329s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (74.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 821846, overlap = 292.906
PHY-3002 : Step(2): len = 714174, overlap = 342.406
PHY-3002 : Step(3): len = 499037, overlap = 445.812
PHY-3002 : Step(4): len = 441598, overlap = 487.438
PHY-3002 : Step(5): len = 362174, overlap = 577.688
PHY-3002 : Step(6): len = 319091, overlap = 603.719
PHY-3002 : Step(7): len = 250308, overlap = 669.125
PHY-3002 : Step(8): len = 228277, overlap = 720.625
PHY-3002 : Step(9): len = 189774, overlap = 797.938
PHY-3002 : Step(10): len = 172564, overlap = 824.031
PHY-3002 : Step(11): len = 151479, overlap = 850.312
PHY-3002 : Step(12): len = 140384, overlap = 847.5
PHY-3002 : Step(13): len = 126843, overlap = 852.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.44722e-06
PHY-3002 : Step(14): len = 149641, overlap = 830.281
PHY-3002 : Step(15): len = 213675, overlap = 610.469
PHY-3002 : Step(16): len = 231865, overlap = 547.344
PHY-3002 : Step(17): len = 228612, overlap = 520.219
PHY-3002 : Step(18): len = 219425, overlap = 517.844
PHY-3002 : Step(19): len = 211700, overlap = 525.219
PHY-3002 : Step(20): len = 203619, overlap = 553.531
PHY-3002 : Step(21): len = 197523, overlap = 586.812
PHY-3002 : Step(22): len = 191698, overlap = 605.438
PHY-3002 : Step(23): len = 187665, overlap = 619.25
PHY-3002 : Step(24): len = 183891, overlap = 626.938
PHY-3002 : Step(25): len = 182159, overlap = 624
PHY-3002 : Step(26): len = 180761, overlap = 629.688
PHY-3002 : Step(27): len = 179969, overlap = 617.688
PHY-3002 : Step(28): len = 179736, overlap = 622.625
PHY-3002 : Step(29): len = 178891, overlap = 613.562
PHY-3002 : Step(30): len = 179092, overlap = 624.562
PHY-3002 : Step(31): len = 177927, overlap = 631.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.89444e-06
PHY-3002 : Step(32): len = 186869, overlap = 610.625
PHY-3002 : Step(33): len = 201109, overlap = 599.469
PHY-3002 : Step(34): len = 209295, overlap = 560.688
PHY-3002 : Step(35): len = 212798, overlap = 524.156
PHY-3002 : Step(36): len = 212698, overlap = 523.719
PHY-3002 : Step(37): len = 212375, overlap = 518.438
PHY-3002 : Step(38): len = 210711, overlap = 523
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.78887e-06
PHY-3002 : Step(39): len = 223873, overlap = 505.938
PHY-3002 : Step(40): len = 241008, overlap = 430.406
PHY-3002 : Step(41): len = 250566, overlap = 420.312
PHY-3002 : Step(42): len = 253297, overlap = 423.125
PHY-3002 : Step(43): len = 251920, overlap = 407.875
PHY-3002 : Step(44): len = 250358, overlap = 391.469
PHY-3002 : Step(45): len = 249117, overlap = 397.062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.95777e-05
PHY-3002 : Step(46): len = 265927, overlap = 352.844
PHY-3002 : Step(47): len = 286539, overlap = 322
PHY-3002 : Step(48): len = 300259, overlap = 309.312
PHY-3002 : Step(49): len = 304497, overlap = 298.438
PHY-3002 : Step(50): len = 303522, overlap = 301.562
PHY-3002 : Step(51): len = 301223, overlap = 303.656
PHY-3002 : Step(52): len = 299149, overlap = 304.156
PHY-3002 : Step(53): len = 297194, overlap = 294.438
PHY-3002 : Step(54): len = 295056, overlap = 295.75
PHY-3002 : Step(55): len = 294946, overlap = 288.375
PHY-3002 : Step(56): len = 294962, overlap = 279
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.91555e-05
PHY-3002 : Step(57): len = 309234, overlap = 254.375
PHY-3002 : Step(58): len = 324198, overlap = 256.344
PHY-3002 : Step(59): len = 332842, overlap = 236.375
PHY-3002 : Step(60): len = 337553, overlap = 231.375
PHY-3002 : Step(61): len = 339778, overlap = 226.406
PHY-3002 : Step(62): len = 340950, overlap = 226.438
PHY-3002 : Step(63): len = 338861, overlap = 217.344
PHY-3002 : Step(64): len = 338660, overlap = 211.719
PHY-3002 : Step(65): len = 338796, overlap = 210.156
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.8311e-05
PHY-3002 : Step(66): len = 353028, overlap = 200.031
PHY-3002 : Step(67): len = 365469, overlap = 197.125
PHY-3002 : Step(68): len = 368543, overlap = 195.312
PHY-3002 : Step(69): len = 372436, overlap = 184.156
PHY-3002 : Step(70): len = 376611, overlap = 171.344
PHY-3002 : Step(71): len = 379474, overlap = 145.562
PHY-3002 : Step(72): len = 378586, overlap = 131.688
PHY-3002 : Step(73): len = 378865, overlap = 129.938
PHY-3002 : Step(74): len = 380273, overlap = 128.094
PHY-3002 : Step(75): len = 380078, overlap = 122.906
PHY-3002 : Step(76): len = 378649, overlap = 119.625
PHY-3002 : Step(77): len = 378238, overlap = 127.656
PHY-3002 : Step(78): len = 378128, overlap = 130.719
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000156622
PHY-3002 : Step(79): len = 388942, overlap = 126.781
PHY-3002 : Step(80): len = 396556, overlap = 119.469
PHY-3002 : Step(81): len = 398643, overlap = 111.188
PHY-3002 : Step(82): len = 401415, overlap = 105.562
PHY-3002 : Step(83): len = 406275, overlap = 98.6875
PHY-3002 : Step(84): len = 408473, overlap = 99.0938
PHY-3002 : Step(85): len = 407032, overlap = 99.5312
PHY-3002 : Step(86): len = 406785, overlap = 102.469
PHY-3002 : Step(87): len = 408058, overlap = 103.094
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000313244
PHY-3002 : Step(88): len = 414904, overlap = 95.8125
PHY-3002 : Step(89): len = 419492, overlap = 94.625
PHY-3002 : Step(90): len = 421020, overlap = 94.0625
PHY-3002 : Step(91): len = 423447, overlap = 89.6562
PHY-3002 : Step(92): len = 426961, overlap = 92.5625
PHY-3002 : Step(93): len = 429799, overlap = 103
PHY-3002 : Step(94): len = 430484, overlap = 104.25
PHY-3002 : Step(95): len = 432001, overlap = 104.25
PHY-3002 : Step(96): len = 433747, overlap = 105.469
PHY-3002 : Step(97): len = 435163, overlap = 102.594
PHY-3002 : Step(98): len = 434849, overlap = 103.938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000608951
PHY-3002 : Step(99): len = 438795, overlap = 104.188
PHY-3002 : Step(100): len = 442300, overlap = 96.8125
PHY-3002 : Step(101): len = 443794, overlap = 99.75
PHY-3002 : Step(102): len = 445965, overlap = 94.3125
PHY-3002 : Step(103): len = 448362, overlap = 91.0625
PHY-3002 : Step(104): len = 449705, overlap = 85.1562
PHY-3002 : Step(105): len = 449089, overlap = 86.4062
PHY-3002 : Step(106): len = 449431, overlap = 86.9688
PHY-3002 : Step(107): len = 450947, overlap = 86.2812
PHY-3002 : Step(108): len = 451893, overlap = 84.0312
PHY-3002 : Step(109): len = 451197, overlap = 85.5312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00111592
PHY-3002 : Step(110): len = 454499, overlap = 80.7812
PHY-3002 : Step(111): len = 457540, overlap = 73.6875
PHY-3002 : Step(112): len = 457756, overlap = 76.2812
PHY-3002 : Step(113): len = 458352, overlap = 74.8438
PHY-3002 : Step(114): len = 460150, overlap = 75.9688
PHY-3002 : Step(115): len = 461605, overlap = 79.5312
PHY-3002 : Step(116): len = 461268, overlap = 78.6562
PHY-3002 : Step(117): len = 462403, overlap = 78.3438
PHY-3002 : Step(118): len = 464797, overlap = 75.9688
PHY-3002 : Step(119): len = 466837, overlap = 75.1562
PHY-3002 : Step(120): len = 466354, overlap = 74.6562
PHY-3002 : Step(121): len = 466639, overlap = 80.4375
PHY-3002 : Step(122): len = 467719, overlap = 75.9375
PHY-3002 : Step(123): len = 468507, overlap = 73.5625
PHY-3002 : Step(124): len = 468519, overlap = 73.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00184705
PHY-3002 : Step(125): len = 470068, overlap = 73.75
PHY-3002 : Step(126): len = 471782, overlap = 72.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012785s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (122.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11456.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625632, over cnt = 1359(3%), over = 7749, worst = 33
PHY-1001 : End global iterations;  0.355853s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (48.3%)

PHY-1001 : Congestion index: top1 = 92.41, top5 = 67.14, top10 = 55.42, top15 = 48.41.
PHY-3001 : End congestion estimation;  0.462777s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (57.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11454 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.401267s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (74.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000158219
PHY-3002 : Step(127): len = 521893, overlap = 27.125
PHY-3002 : Step(128): len = 523593, overlap = 24.3438
PHY-3002 : Step(129): len = 516706, overlap = 23.4062
PHY-3002 : Step(130): len = 515380, overlap = 23.625
PHY-3002 : Step(131): len = 515722, overlap = 22.6562
PHY-3002 : Step(132): len = 516212, overlap = 19.3438
PHY-3002 : Step(133): len = 515260, overlap = 18.75
PHY-3002 : Step(134): len = 513386, overlap = 18.375
PHY-3002 : Step(135): len = 512315, overlap = 18.2188
PHY-3002 : Step(136): len = 510458, overlap = 17.0625
PHY-3002 : Step(137): len = 508373, overlap = 17.0938
PHY-3002 : Step(138): len = 506232, overlap = 17.1562
PHY-3002 : Step(139): len = 504377, overlap = 17.6875
PHY-3002 : Step(140): len = 502120, overlap = 18.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000316438
PHY-3002 : Step(141): len = 502931, overlap = 18.0625
PHY-3002 : Step(142): len = 506362, overlap = 18.0938
PHY-3002 : Step(143): len = 507898, overlap = 17.75
PHY-3002 : Step(144): len = 510080, overlap = 14.0312
PHY-3002 : Step(145): len = 510933, overlap = 14.4062
PHY-3002 : Step(146): len = 512073, overlap = 13.4062
PHY-3002 : Step(147): len = 512114, overlap = 13.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000632875
PHY-3002 : Step(148): len = 513590, overlap = 12.9688
PHY-3002 : Step(149): len = 518147, overlap = 10.5625
PHY-3002 : Step(150): len = 520851, overlap = 9.34375
PHY-3002 : Step(151): len = 525909, overlap = 4.9375
PHY-3002 : Step(152): len = 526760, overlap = 4.25
PHY-3002 : Step(153): len = 527336, overlap = 4
PHY-3002 : Step(154): len = 527481, overlap = 2.8125
PHY-3002 : Step(155): len = 527085, overlap = 2.4375
PHY-3002 : Step(156): len = 526409, overlap = 1
PHY-3002 : Step(157): len = 525489, overlap = 2.28125
PHY-3002 : Step(158): len = 525529, overlap = 3.25
PHY-3002 : Step(159): len = 526392, overlap = 5.15625
PHY-3002 : Step(160): len = 525817, overlap = 5.21875
PHY-3002 : Step(161): len = 525265, overlap = 5.4375
PHY-3002 : Step(162): len = 524771, overlap = 5.84375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 71/11456.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 632056, over cnt = 1816(5%), over = 7459, worst = 60
PHY-1001 : End global iterations;  0.431278s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (50.7%)

PHY-1001 : Congestion index: top1 = 80.78, top5 = 60.14, top10 = 51.03, top15 = 45.87.
PHY-3001 : End congestion estimation;  0.556028s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (59.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11454 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.412170s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (75.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000129077
PHY-3002 : Step(163): len = 523537, overlap = 112.438
PHY-3002 : Step(164): len = 522913, overlap = 82.0312
PHY-3002 : Step(165): len = 517926, overlap = 76.625
PHY-3002 : Step(166): len = 515001, overlap = 77.2188
PHY-3002 : Step(167): len = 510394, overlap = 74.2188
PHY-3002 : Step(168): len = 505584, overlap = 66.5938
PHY-3002 : Step(169): len = 501185, overlap = 57.75
PHY-3002 : Step(170): len = 496704, overlap = 52.125
PHY-3002 : Step(171): len = 492761, overlap = 55.8125
PHY-3002 : Step(172): len = 488219, overlap = 54.9688
PHY-3002 : Step(173): len = 484039, overlap = 61.75
PHY-3002 : Step(174): len = 480780, overlap = 65.0312
PHY-3002 : Step(175): len = 478584, overlap = 64.6562
PHY-3002 : Step(176): len = 475575, overlap = 64.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000258153
PHY-3002 : Step(177): len = 476898, overlap = 62.3125
PHY-3002 : Step(178): len = 478688, overlap = 57.0312
PHY-3002 : Step(179): len = 479151, overlap = 55.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000439389
PHY-3002 : Step(180): len = 484004, overlap = 51.9062
PHY-3002 : Step(181): len = 491472, overlap = 47.1875
PHY-3002 : Step(182): len = 492573, overlap = 47.75
PHY-3002 : Step(183): len = 493174, overlap = 44.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48441, tnet num: 11454, tinst num: 10221, tnode num: 58599, tedge num: 79204.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 297.12 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 304/11456.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 604472, over cnt = 1847(5%), over = 6367, worst = 28
PHY-1001 : End global iterations;  0.450717s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (52.0%)

PHY-1001 : Congestion index: top1 = 67.35, top5 = 53.21, top10 = 46.26, top15 = 42.26.
PHY-1001 : End incremental global routing;  0.588721s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (55.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11454 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.418041s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (82.2%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10110 has valid locations, 79 needs to be replaced
PHY-3001 : design contains 10291 instances, 6361 luts, 3066 seqs, 734 slices, 142 macros(734 instances: 481 mslices 253 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 499554
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9601/11526.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 610928, over cnt = 1869(5%), over = 6415, worst = 28
PHY-1001 : End global iterations;  0.076652s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (101.9%)

PHY-1001 : Congestion index: top1 = 67.41, top5 = 53.37, top10 = 46.40, top15 = 42.39.
PHY-3001 : End congestion estimation;  0.224142s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48689, tnet num: 11524, tinst num: 10291, tnode num: 58961, tedge num: 79560.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11524 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.179859s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (63.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(184): len = 499143, overlap = 0
PHY-3002 : Step(185): len = 499080, overlap = 0
PHY-3002 : Step(186): len = 499124, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9616/11526.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609408, over cnt = 1864(5%), over = 6423, worst = 28
PHY-1001 : End global iterations;  0.082159s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (57.1%)

PHY-1001 : Congestion index: top1 = 67.65, top5 = 53.41, top10 = 46.44, top15 = 42.41.
PHY-3001 : End congestion estimation;  0.237617s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (78.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11524 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.444866s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (66.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000743842
PHY-3002 : Step(187): len = 498997, overlap = 45.0938
PHY-3002 : Step(188): len = 499050, overlap = 45
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00148768
PHY-3002 : Step(189): len = 499139, overlap = 44.9062
PHY-3002 : Step(190): len = 499166, overlap = 44.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00297537
PHY-3002 : Step(191): len = 499200, overlap = 44.9062
PHY-3002 : Step(192): len = 499271, overlap = 44.6875
PHY-3001 : Final: Len = 499271, Over = 44.6875
PHY-3001 : End incremental placement;  2.471651s wall, 1.640625s user + 0.078125s system = 1.718750s CPU (69.5%)

OPT-1001 : Total overflow 298.94 peak overflow 2.69
OPT-1001 : End high-fanout net optimization;  3.702952s wall, 2.484375s user + 0.078125s system = 2.562500s CPU (69.2%)

OPT-1001 : Current memory(MB): used = 521, reserve = 508, peak = 531.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9615/11526.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609736, over cnt = 1850(5%), over = 6267, worst = 28
PHY-1002 : len = 635784, over cnt = 1297(3%), over = 3408, worst = 28
PHY-1002 : len = 660232, over cnt = 451(1%), over = 1058, worst = 18
PHY-1002 : len = 668416, over cnt = 82(0%), over = 140, worst = 8
PHY-1002 : len = 670728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.653655s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (74.1%)

PHY-1001 : Congestion index: top1 = 56.53, top5 = 47.31, top10 = 42.78, top15 = 39.93.
OPT-1001 : End congestion update;  0.805540s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (75.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11524 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.365439s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (51.3%)

OPT-0007 : Start: WNS -3045 TNS -627545 NUM_FEPS 418
OPT-0007 : Iter 1: improved WNS -3045 TNS -374495 NUM_FEPS 418 with 35 cells processed and 2850 slack improved
OPT-0007 : Iter 2: improved WNS -3045 TNS -374495 NUM_FEPS 418 with 4 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.192098s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (72.1%)

OPT-1001 : Current memory(MB): used = 521, reserve = 507, peak = 531.
OPT-1001 : End physical optimization;  5.909928s wall, 4.078125s user + 0.078125s system = 4.156250s CPU (70.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6361 LUT to BLE ...
SYN-4008 : Packed 6361 LUT and 1301 SEQ to BLE.
SYN-4003 : Packing 1765 remaining SEQ's ...
SYN-4005 : Packed 1367 SEQ with LUT/SLICE
SYN-4006 : 3802 single LUT's are left
SYN-4006 : 398 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6759/7869 primitive instances ...
PHY-3001 : End packing;  0.430025s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (65.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4594 instances
RUN-1001 : 2231 mslices, 2231 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10484 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5588 nets have 2 pins
RUN-1001 : 3428 nets have [3 - 5] pins
RUN-1001 : 869 nets have [6 - 10] pins
RUN-1001 : 338 nets have [11 - 20] pins
RUN-1001 : 253 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4592 instances, 4462 slices, 142 macros(734 instances: 481 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 517017, Over = 86.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5302/10484.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 666176, over cnt = 1163(3%), over = 1780, worst = 9
PHY-1002 : len = 671048, over cnt = 687(1%), over = 890, worst = 7
PHY-1002 : len = 677832, over cnt = 185(0%), over = 224, worst = 4
PHY-1002 : len = 680856, over cnt = 21(0%), over = 21, worst = 1
PHY-1002 : len = 681448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.741308s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (86.4%)

PHY-1001 : Congestion index: top1 = 56.51, top5 = 47.74, top10 = 43.19, top15 = 40.19.
PHY-3001 : End congestion estimation;  0.934451s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (85.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45830, tnet num: 10482, tinst num: 4592, tnode num: 53990, tedge num: 77661.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10482 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.317522s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (73.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.48664e-05
PHY-3002 : Step(193): len = 510668, overlap = 98.25
PHY-3002 : Step(194): len = 507628, overlap = 104.5
PHY-3002 : Step(195): len = 506211, overlap = 110.75
PHY-3002 : Step(196): len = 505436, overlap = 115
PHY-3002 : Step(197): len = 505663, overlap = 117.75
PHY-3002 : Step(198): len = 505887, overlap = 113.75
PHY-3002 : Step(199): len = 506922, overlap = 115.25
PHY-3002 : Step(200): len = 508174, overlap = 116
PHY-3002 : Step(201): len = 507338, overlap = 115.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000129733
PHY-3002 : Step(202): len = 511756, overlap = 110
PHY-3002 : Step(203): len = 518239, overlap = 98.75
PHY-3002 : Step(204): len = 517975, overlap = 99.5
PHY-3002 : Step(205): len = 518072, overlap = 99.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000253433
PHY-3002 : Step(206): len = 525020, overlap = 88.75
PHY-3002 : Step(207): len = 535296, overlap = 76
PHY-3002 : Step(208): len = 536891, overlap = 72.5
PHY-3002 : Step(209): len = 537622, overlap = 71.5
PHY-3002 : Step(210): len = 539578, overlap = 73.5
PHY-3002 : Step(211): len = 541713, overlap = 75.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.936334s wall, 0.156250s user + 0.546875s system = 0.703125s CPU (75.1%)

PHY-3001 : Trial Legalized: Len = 581454
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 520/10484.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 699960, over cnt = 1528(4%), over = 2514, worst = 7
PHY-1002 : len = 710128, over cnt = 815(2%), over = 1151, worst = 7
PHY-1002 : len = 718104, over cnt = 288(0%), over = 396, worst = 6
PHY-1002 : len = 721968, over cnt = 67(0%), over = 83, worst = 3
PHY-1002 : len = 722952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.007324s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (65.1%)

PHY-1001 : Congestion index: top1 = 55.02, top5 = 47.62, top10 = 43.44, top15 = 40.87.
PHY-3001 : End congestion estimation;  1.225168s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (67.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10482 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.435111s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (53.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000156689
PHY-3002 : Step(212): len = 565965, overlap = 9
PHY-3002 : Step(213): len = 558220, overlap = 16.75
PHY-3002 : Step(214): len = 551296, overlap = 30.5
PHY-3002 : Step(215): len = 545486, overlap = 40.5
PHY-3002 : Step(216): len = 542668, overlap = 45.75
PHY-3002 : Step(217): len = 540867, overlap = 51.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000313378
PHY-3002 : Step(218): len = 546764, overlap = 43
PHY-3002 : Step(219): len = 549746, overlap = 40.25
PHY-3002 : Step(220): len = 551944, overlap = 37.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000626756
PHY-3002 : Step(221): len = 556841, overlap = 35.75
PHY-3002 : Step(222): len = 563718, overlap = 33
PHY-3002 : Step(223): len = 566677, overlap = 32.75
PHY-3002 : Step(224): len = 568684, overlap = 32.75
PHY-3002 : Step(225): len = 570997, overlap = 37.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011619s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 585204, Over = 0
PHY-3001 : Spreading special nets. 29 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028786s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.6%)

PHY-3001 : 39 instances has been re-located, deltaX = 10, deltaY = 24, maxDist = 2.
PHY-3001 : Final: Len = 585758, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45830, tnet num: 10482, tinst num: 4592, tnode num: 53990, tedge num: 77661.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2443/10484.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 717144, over cnt = 1434(4%), over = 2231, worst = 6
PHY-1002 : len = 725256, over cnt = 747(2%), over = 1017, worst = 5
PHY-1002 : len = 731752, over cnt = 298(0%), over = 396, worst = 5
PHY-1002 : len = 735432, over cnt = 79(0%), over = 97, worst = 5
PHY-1002 : len = 736456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.976549s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (64.0%)

PHY-1001 : Congestion index: top1 = 50.28, top5 = 44.95, top10 = 41.72, top15 = 39.52.
PHY-1001 : End incremental global routing;  1.183840s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (64.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10482 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.443454s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (59.9%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4487 has valid locations, 14 needs to be replaced
PHY-3001 : design contains 4603 instances, 4473 slices, 142 macros(734 instances: 481 mslices 253 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 587765
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9646/10495.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 738984, over cnt = 33(0%), over = 37, worst = 3
PHY-1002 : len = 739064, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 739344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275559s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (51.0%)

PHY-1001 : Congestion index: top1 = 50.28, top5 = 45.00, top10 = 41.78, top15 = 39.60.
PHY-3001 : End congestion estimation;  0.471497s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (66.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45941, tnet num: 10493, tinst num: 4603, tnode num: 54134, tedge num: 77827.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.027878s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (68.4%)

RUN-1004 : used memory is 521 MB, reserved memory is 516 MB, peak memory is 548 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10493 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.468479s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (68.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(226): len = 587107, overlap = 0
PHY-3002 : Step(227): len = 586808, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9637/10495.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 737448, over cnt = 28(0%), over = 39, worst = 4
PHY-1002 : len = 737576, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 737728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 737736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.354075s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (53.0%)

PHY-1001 : Congestion index: top1 = 50.28, top5 = 44.97, top10 = 41.73, top15 = 39.56.
PHY-3001 : End congestion estimation;  0.559656s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (61.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10493 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.440776s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (63.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000130966
PHY-3002 : Step(228): len = 586892, overlap = 0.5
PHY-3002 : Step(229): len = 586892, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004108s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 586882, Over = 0
PHY-3001 : End spreading;  0.025976s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.2%)

PHY-3001 : Final: Len = 586882, Over = 0
PHY-3001 : End incremental placement;  3.216609s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (64.6%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.134916s wall, 3.250000s user + 0.062500s system = 3.312500s CPU (64.5%)

OPT-1001 : Current memory(MB): used = 557, reserve = 548, peak = 559.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9644/10495.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 738136, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 738224, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 738368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.266632s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (70.3%)

PHY-1001 : Congestion index: top1 = 50.28, top5 = 44.95, top10 = 41.74, top15 = 39.58.
OPT-1001 : End congestion update;  0.468461s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (76.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10493 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.369112s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (67.7%)

OPT-0007 : Start: WNS -3011 TNS -266247 NUM_FEPS 289
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4501 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4603 instances, 4473 slices, 142 macros(734 instances: 481 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 601258, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027952s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.9%)

PHY-3001 : 17 instances has been re-located, deltaX = 3, deltaY = 13, maxDist = 2.
PHY-3001 : Final: Len = 601606, Over = 0
PHY-3001 : End incremental legalization;  0.201870s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.7%)

OPT-0007 : Iter 1: improved WNS -3011 TNS -187753 NUM_FEPS 289 with 153 cells processed and 35691 slack improved
OPT-0007 : Iter 2: improved WNS -3011 TNS -187753 NUM_FEPS 289 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.244468s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (64.0%)

OPT-1001 : Current memory(MB): used = 558, reserve = 549, peak = 560.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10493 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.351276s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (62.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9126/10495.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 752528, over cnt = 148(0%), over = 228, worst = 6
PHY-1002 : len = 753648, over cnt = 56(0%), over = 64, worst = 3
PHY-1002 : len = 754280, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 754304, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 754376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.541085s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (63.5%)

PHY-1001 : Congestion index: top1 = 50.86, top5 = 45.31, top10 = 42.14, top15 = 40.03.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10493 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.363771s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (77.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3011 TNS -189248 NUM_FEPS 289
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.448276
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3011ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10495 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10495 nets
OPT-1001 : End physical optimization;  9.037856s wall, 5.687500s user + 0.078125s system = 5.765625s CPU (63.8%)

RUN-1003 : finish command "place" in  29.186988s wall, 17.093750s user + 1.703125s system = 18.796875s CPU (64.4%)

RUN-1004 : used memory is 465 MB, reserved memory is 452 MB, peak memory is 560 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.142936s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (117.6%)

RUN-1004 : used memory is 470 MB, reserved memory is 460 MB, peak memory is 560 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4605 instances
RUN-1001 : 2239 mslices, 2234 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10495 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5585 nets have 2 pins
RUN-1001 : 3431 nets have [3 - 5] pins
RUN-1001 : 872 nets have [6 - 10] pins
RUN-1001 : 341 nets have [11 - 20] pins
RUN-1001 : 258 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45941, tnet num: 10493, tinst num: 4603, tnode num: 54134, tedge num: 77827.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2239 mslices, 2234 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10493 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719120, over cnt = 1456(4%), over = 2394, worst = 7
PHY-1002 : len = 729856, over cnt = 718(2%), over = 990, worst = 7
PHY-1002 : len = 736456, over cnt = 329(0%), over = 437, worst = 7
PHY-1002 : len = 741904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.791635s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (73.0%)

PHY-1001 : Congestion index: top1 = 51.59, top5 = 45.14, top10 = 41.85, top15 = 39.66.
PHY-1001 : End global routing;  0.983636s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (68.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 564, reserve = 555, peak = 564.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 814, reserve = 808, peak = 814.
PHY-1001 : End build detailed router design. 2.848241s wall, 1.625000s user + 0.046875s system = 1.671875s CPU (58.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 128560, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.283268s wall, 0.812500s user + 0.062500s system = 0.875000s CPU (68.2%)

PHY-1001 : Current memory(MB): used = 849, reserve = 844, peak = 849.
PHY-1001 : End phase 1; 1.289017s wall, 0.812500s user + 0.062500s system = 0.875000s CPU (67.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.89458e+06, over cnt = 895(0%), over = 906, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 853, reserve = 847, peak = 853.
PHY-1001 : End initial routed; 27.533934s wall, 11.265625s user + 0.062500s system = 11.328125s CPU (41.1%)

PHY-1001 : Update timing.....
PHY-1001 : 289/9855(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.439   |  -992.919  |  355  
RUN-1001 :   Hold   |   0.095   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.638903s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (42.9%)

PHY-1001 : Current memory(MB): used = 862, reserve = 856, peak = 862.
PHY-1001 : End phase 2; 29.172899s wall, 11.968750s user + 0.062500s system = 12.031250s CPU (41.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 19 pins with SWNS -4.135ns STNS -981.200ns FEP 355.
PHY-1001 : End OPT Iter 1; 0.199429s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (78.3%)

PHY-1022 : len = 1.89462e+06, over cnt = 915(0%), over = 926, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.336600s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (60.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.87269e+06, over cnt = 341(0%), over = 342, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.204000s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.86326e+06, over cnt = 70(0%), over = 70, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.680790s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (73.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.86324e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.201623s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (69.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.86315e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.153633s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (61.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.86315e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.131499s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (71.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.86315e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.165577s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (84.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.86315e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.216929s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (93.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.86317e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.104009s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.86315e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.104576s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (59.8%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.86314e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.135247s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (80.9%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.86318e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 11; 0.125784s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (74.5%)

PHY-1001 : Update timing.....
PHY-1001 : 289/9855(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.135   |  -981.200  |  355  
RUN-1001 :   Hold   |   0.095   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.637392s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (80.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 299 feed throughs used by 162 nets
PHY-1001 : End commit to database; 1.270811s wall, 0.906250s user + 0.062500s system = 0.968750s CPU (76.2%)

PHY-1001 : Current memory(MB): used = 931, reserve = 928, peak = 931.
PHY-1001 : End phase 3; 6.687149s wall, 5.218750s user + 0.109375s system = 5.328125s CPU (79.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 15 pins with SWNS -4.135ns STNS -980.469ns FEP 355.
PHY-1001 : End OPT Iter 1; 0.221819s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (91.6%)

PHY-1022 : len = 1.86312e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.355274s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (83.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.135ns, -980.469ns, 355}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.86306e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.094901s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.8%)

PHY-1001 : Update timing.....
PHY-1001 : 289/9855(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.135   |  -980.742  |  355  
RUN-1001 :   Hold   |   0.095   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.649698s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (65.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 301 feed throughs used by 164 nets
PHY-1001 : End commit to database; 1.264236s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (64.3%)

PHY-1001 : Current memory(MB): used = 938, reserve = 935, peak = 938.
PHY-1001 : End phase 4; 3.390630s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (68.2%)

PHY-1003 : Routed, final wirelength = 1.86306e+06
PHY-1001 : Current memory(MB): used = 941, reserve = 938, peak = 941.
PHY-1001 : End export database. 0.041744s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  43.680373s wall, 22.062500s user + 0.296875s system = 22.359375s CPU (51.2%)

RUN-1003 : finish command "route" in  46.104270s wall, 23.718750s user + 0.312500s system = 24.031250s CPU (52.1%)

RUN-1004 : used memory is 886 MB, reserved memory is 881 MB, peak memory is 941 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8249   out of  19600   42.09%
#reg                     3233   out of  19600   16.49%
#le                      8642
  #lut only              5409   out of   8642   62.59%
  #reg only               393   out of   8642    4.55%
  #lut&reg               2840   out of   8642   32.86%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1701
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    257
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    249
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 86
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    58


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8642   |7515    |734     |3245    |25      |3       |
|  ISP                       |AHBISP                                          |1450   |859     |352     |816     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |594    |306     |142     |322     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |74     |29      |18      |46      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |4       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |69     |39      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |5      |5       |0       |5       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |74     |50      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |6       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |66     |32      |18      |37      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|    u_CC                    |CC                                              |107    |91      |16      |61      |0       |0       |
|    u_bypass                |bypass                                          |129    |89      |40      |40      |0       |0       |
|    u_demosaic              |demosaic                                        |441    |219     |142     |281     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |111    |42      |31      |79      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |75     |36      |27      |47      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |76     |42      |27      |49      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |86     |44      |33      |66      |0       |0       |
|    u_gamma                 |gamma                                           |28     |28      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |13     |13      |0       |5       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |5      |5       |0       |2       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |17     |10      |7       |7       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |17     |10      |7       |7       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |9      |9       |0       |7       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |26     |26      |0       |18      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |7      |7       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |6      |6       |0       |5       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |21     |12      |0       |19      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |2      |2       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |10     |10      |0       |8       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |133    |65      |18      |105     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |5       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |38     |20      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |31     |19      |0       |31      |0       |0       |
|  kb                        |Keyboard                                        |92     |76      |16      |45      |0       |0       |
|  sd_reader                 |sd_reader                                       |753    |631     |100     |332     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |315    |268     |34      |149     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |787    |603     |119     |423     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |436    |298     |73      |293     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |148    |108     |21      |120     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |42     |28      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |32     |32      |0       |32      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |168    |92      |30      |128     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |27     |4       |0       |27      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |31     |26      |0       |31      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |38     |25      |0       |38      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |351    |305     |46      |130     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |56     |44      |12      |20      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |78     |78      |0       |22      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |44     |40      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |99     |81      |18      |33      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |74     |62      |12      |26      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5112   |5059    |51      |1376    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |153    |88      |65      |30      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5540  
    #2          2       2092  
    #3          3       712   
    #4          4       627   
    #5        5-10      939   
    #6        11-50     511   
    #7       51-100      19   
    #8       101-500     2    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.429907s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (100.5%)

RUN-1004 : used memory is 887 MB, reserved memory is 882 MB, peak memory is 943 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45941, tnet num: 10493, tinst num: 4603, tnode num: 54134, tedge num: 77827.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10493 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4603
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10495, pip num: 122136
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 301
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3080 valid insts, and 331697 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.845237s wall, 100.281250s user + 1.375000s system = 101.656250s CPU (539.4%)

RUN-1004 : used memory is 942 MB, reserved memory is 943 MB, peak memory is 1114 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240625_173240.log"
