$date
	Sun Sep 14 08:38:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_clk_rst $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1"
x!
$end
#5000
0!
#10000
1!
#15000
0!
#20000
1!
#25000
0"
0!
#30000
1!
#35000
0!
#40000
1!
#45000
0!
#50000
1!
#55000
0!
#60000
1!
