<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — bist stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="test.html">test</a></span> (27)
<br/><span class="tag"><a href="base.html">base</a></span> (14)
<br/><span class="tag"><a href="scan.html">scan</a></span> (12)
<br/><span class="tag"><a href="logic.html">logic</a></span> (10)
<br/><span class="tag"><a href="use.html">use</a></span> (8)
</div>
<h2><span class="ttl">Stem</span> bist$ (<a href="../words.html">all stems</a>)</h2>
<h3>70 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-ReimannGTCGUWEA.html">DAC-2014-ReimannGTCGUWEA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures (<abbr title="Felix Reimann">FR</abbr>, <abbr title="Michael Glaß">MG</abbr>, <abbr title="Jürgen Teich">JT</abbr>, <abbr title="Alejandro Cook">AC</abbr>, <abbr title="Laura Rodríguez Gómez">LRG</abbr>, <abbr title="Dominik Ull">DU</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>, <abbr title="Piet Engelke">PE</abbr>, <abbr title="Ulrich Abelein">UA</abbr>), p. 9.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-DogaruSR.html">DATE-2014-DogaruSR</a></dt><dd>A flexible BIST strategy for SDR transmitters (<abbr title="Emanuel Dogaru">ED</abbr>, <abbr title="Filipe Vinci dos Santos">FVdS</abbr>, <abbr title="William Rebernak">WR</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KahngK.html">DATE-2014-KahngK</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Co-optimization of memory BIST grouping, test scheduling, and logic placement (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Ilgweon Kang">IK</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-MaliukM.html">DATE-2014-MaliukM</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>An analog non-volatile neural network platform for prototyping RF BIST solutions (<abbr title="Dzmitry Maliuk">DM</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-Voyiatzis.html">DATE-2012-Voyiatzis</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Input vector monitoring on line concurrent BIST based on multilevel decoding logic (<abbr title="Ioannis Voyiatzis">IV</abbr>), pp. 1251–1256.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-AsianVR.html">DATE-2008-AsianVR</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Practical Implementation of a Network Analyzer for Analog BIST Applications (<abbr title="Manuel J. Barragan Asian">MJBA</abbr>, <abbr title="Diego Vázquez">DV</abbr>, <abbr title="Adoración Rueda">AR</abbr>), pp. 80–85.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-StratigopoulosTM.html">DATE-2008-StratigopoulosTM</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>A General Method to Evaluate RF BIST Techniques Based on Non-parametric Density Estimation (<abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>, <abbr title="Jeanne Tongbong">JT</abbr>, <abbr title="Salvador Mir">SM</abbr>), pp. 68–73.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-VenutoR.html">DATE-2008-VenutoR</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>PWM-Based Test Stimuli Generation for BIST of High Resolution ADCs (<abbr title="Daniela De Venuto">DDV</abbr>, <abbr title="Leonardo Reyneri">LR</abbr>), pp. 284–287.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ZjajoAG.html">DATE-2007-ZjajoAG</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Interactive presentation: BIST method for die-level process parameter variation monitoring in analog/mixed-signal integrated circuits (<abbr title="Amir Zjajo">AZ</abbr>, <abbr title="Manuel J. Barragan Asian">MJBA</abbr>, <abbr title="José Pineda de Gyvez">JPdG</abbr>), pp. 1301–1306.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-DhayniMRB.html">DATE-2006-DhayniMRB</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Pseudorandom functional BIST for linear and nonlinear MEMS (<abbr title="Achraf Dhayni">AD</abbr>, <abbr title="Salvador Mir">SM</abbr>, <abbr title="Libor Rufer">LR</abbr>, <abbr title="Ahcène Bounceur">AB</abbr>), pp. 664–669.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-CheonLWWHCPCW.html">DATE-2005-CheonLWWHCPCW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>At-Speed Logic BIST for IP Cores (<abbr title="B. Cheon">BC</abbr>, <abbr title="E. Lee">EL</abbr>, <abbr title="Laung-Terng Wang">LTW</abbr>, <abbr title="Xiaoqing Wen">XW</abbr>, <abbr title="P. Hsu">PH</abbr>, <abbr title="J. Cho">JC</abbr>, <abbr title="J. Park">JP</abbr>, <abbr title="H. Chao">HC</abbr>, <abbr title="Shianling Wu">SW</abbr>), pp. 860–861.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LiC.html">DATE-2005-LiC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>Hybrid BIST Based on Repeating Sequences and Cluster Analysis (<abbr title="Lei Li">LL</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1142–1147.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-NegreirosCS.html">DATE-2005-NegreirosCS</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Noise Figure Evaluation Using Low Cost BIST (<abbr title="Marcelo Negreiros">MN</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>), pp. 158–163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-Pomeranz04a.html">DAC-2004-Pomeranz04a</a></dt><dd>Scan-BIST based on transition probabilities (<abbr title="Irith Pomeranz">IP</abbr>), pp. 940–943.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-WohlWP.html">DAC-2004-WohlWP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable selector architecture for x-tolerant deterministic BIST (<abbr title="Peter Wohl">PW</abbr>, <abbr title="John A. Waicukauski">JAW</abbr>, <abbr title="Sanjay Patel">SP</abbr>), pp. 934–939.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BernardiMQR04.html">DATE-2005-BernardiMQR04</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study (<abbr title="Paolo Bernardi">PB</abbr>, <abbr title="Guido Masera">GM</abbr>, <abbr title="Federico Quaglio">FQ</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 228–233.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-LiYRP.html">DAC-2003-LiYRP</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A scan BIST generation method using a markov source and partial bit-fixing (<abbr title="Wei Li">WL</abbr>, <abbr title="Chaowen Yu">CY</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Irith Pomeranz">IP</abbr>), pp. 554–559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-NegreirosCS.html">DAC-2003-NegreirosCS</a></dt><dd>Ultimate low cost analog BIST (<abbr title="Marcelo Negreiros">MN</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>), pp. 570–573.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-WohlWPA.html">DAC-2003-WohlWPA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient compression and application of deterministic patterns in a logic BIST architecture (<abbr title="Peter Wohl">PW</abbr>, <abbr title="John A. Waicukauski">JAW</abbr>, <abbr title="Sanjay Patel">SP</abbr>, <abbr title="Minesh B. Amin">MBA</abbr>), pp. 566–569.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-BernardiRRV.html">DATE-2003-BernardiRRV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>A P1500-Compatible Programmable BIST Approach for the Test of Embedded Flash Memories (<abbr title="Paolo Bernardi">PB</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 10720–10725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LiuC.html">DATE-2003-LiuC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>A Partition-Based Approach for Identifying Failing Scan Cells in Scan-BIST with Applications to System-on-Chip Fault Diagnosis (<abbr title="Chunsheng Liu">CL</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 10230–10237.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LupeaPJ.html">DATE-2003-LupeaPJ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RF-BIST: Loopback Spectral Signature Analysis (<abbr title="Doris Lupea">DL</abbr>, <abbr title="Udo Pursche">UP</abbr>, <abbr title="Hans-Joachim Jentschel">HJJ</abbr>), pp. 10478–10483.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-PolianBR.html">DATE-2003-PolianBR</a> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Evolutionary Optimization of Markov Sources for Pseudo Random Scan BIST (<abbr title="Ilia Polian">IP</abbr>, <abbr title="Bernd Becker">BB</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 11184–11185.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SantosFTT.html">DATE-2003-SantosFTT</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>RTL Test Pattern Generation for High Quality Loosely Deterministic BIST (<abbr title="Marcelino B. Santos">MBS</abbr>, <abbr title="José M. Fernandes">JMF</abbr>, <abbr title="Isabel C. Teixeira">ICT</abbr>, <abbr title="João Paulo Teixeira">JPT</abbr>), pp. 10994–10999.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-WohlWPM.html">DAC-2002-WohlWPM</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>Effective diagnostics through interval unloads in a BIST environment (<abbr title="Peter Wohl">PW</abbr>, <abbr title="John A. Waicukauski">JAW</abbr>, <abbr title="Sanjay Patel">SP</abbr>, <abbr title="Gregory A. Maston">GAM</abbr>), pp. 249–254.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BayraktarogluO.html">DATE-2002-BayraktarogluO</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Gate Level Fault Diagnosis in Scan-Based BIST (<abbr title="Ismet Bayraktaroglu">IB</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 376–381.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-Hoffmann.html">DATE-2002-Hoffmann</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A New Design Flow and Testability Measure for the Generation of a Structural Test and BIST for Analogue and Mixed-Signal Circuits (<abbr title="Christoph Hoffmann">CH</abbr>), pp. 197–204.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-KapurWM.html">DATE-2002-KapurWM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Directed-Binary Search in Logic BIST Diagnostics (<abbr title="Rohit Kapur">RK</abbr>, <abbr title="Thomas W. Williams">TWW</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), p. 1121.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LiuCG.html">DATE-2002-LiuCG</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>An Interval-Based Diagnosis Scheme for Identifying Failing Vectors in a Scan-BIST Environment (<abbr title="Chunsheng Liu">CL</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Michael Gössel">MG</abbr>), pp. 382–386.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-OckunzziP.html">DAC-2001-OckunzziP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Test Strategies for BIST at the Algorithmic and Register-Transfer Levels (<abbr title="Kelly A. Ockunzzi">KAO</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 65–70.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-AzaisBBR.html">DATE-2001-AzaisBBR</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Implementation of a linear histogram BIST for ADCs (<abbr title="Florence Azaïs">FA</abbr>, <abbr title="Serge Bernard">SB</abbr>, <abbr title="Yves Bertrand">YB</abbr>, <abbr title="Michel Renovell">MR</abbr>), pp. 590–595.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-BayraktarogluO.html">DATE-2001-BayraktarogluO</a></dt><dd>Diagnosis for scan-based BIST: reaching deep into the signatures (<abbr title="Ismet Bayraktaroglu">IB</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 102–111.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-IrionKVW.html">DATE-2001-IrionKVW</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Circuit partitioning for efficient logic BIST synthesis (<abbr title="A. Irion">AI</abbr>, <abbr title="Gundolf Kiefer">GK</abbr>, <abbr title="Harald P. E. Vranken">HPEV</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 86–91.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-NicoliciA.html">DATE-2001-NicoliciA</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testability trade-offs for BIST RTL data paths: the case for three dimensional design space (<abbr title="Nicola Nicolici">NN</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), p. 802.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2001-CornoRS.html">SAC-2001-CornoRS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span></dt><dd>Evolving effective CA/CSTP: BIST architectures for sequential circuits (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 345–350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-BayraktarogluO.html">DAC-2000-BayraktarogluO</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Improved fault diagnosis in scan-based BIST via superposition (<abbr title="Ismet Bayraktaroglu">IB</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 55–58.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-BergfeldNR.html">DATE-2000-BergfeldNR</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Diagnostic Testing of Embedded Memories Using BIST (<abbr title="Timothy J. Bergfeld">TJB</abbr>, <abbr title="Dirk Niggemeyer">DN</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>), pp. 305–309.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-CataldoCPW.html">DATE-2000-CataldoCPW</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Optimal Hardware Pattern Generation for Functional BIST (<abbr title="Silvia Cataldo">SC</abbr>, <abbr title="Silvia Chiusano">SC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 292–297.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-CotaRABCL.html">DATE-2000-CotaRABCL</a> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Reuse of Existing Resources for Analog BIST of a Switch Capacitor Filte (<abbr title="Érika F. Cota">ÉFC</abbr>, <abbr title="Michel Renovell">MR</abbr>, <abbr title="Florence Azaïs">FA</abbr>, <abbr title="Yves Bertrand">YB</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Marcelo Lubaszewski">ML</abbr>), pp. 226–230.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GizopoulosKPPZ.html">DATE-2000-GizopoulosKPPZ</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Effective Low Power BIST for Datapaths (<abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), p. 757.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GoodbyO.html">DATE-2000-GoodbyO</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Test Quality and Fault Risk in Digital Filter Datapath BIST (<abbr title="Laurence Goodby">LG</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 468–475.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-HuangOC.html">DATE-2000-HuangOC</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A BIST Scheme for On-Chip ADC and DAC Testing (<abbr title="Jiun-Lang Huang">JLH</abbr>, <abbr title="Chee-Kian Ong">CKO</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 216–220.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-LuW.html">DATE-2000-LuW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Cost and Benefit Models for Logic and Memory BIST (<abbr title="Juin-Ming Lu">JML</abbr>, <abbr title="Cheng-Wen Wu">CWW</abbr>), pp. 710–714.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SilvaDM.html">DATE-2000-SilvaDM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Mixed-Signal BIST Using Correlation and Reconfigurable Hardware (<abbr title="José Machado da Silva">JMdS</abbr>, <abbr title="J. Soeiro Duarte">JSD</abbr>, <abbr title="José Silva Matos">JSM</abbr>), p. 744.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SugiharaYD.html">DATE-2000-SugiharaYD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>Analysis and Minimization of Test Time in a Combined BIST and External Test Approach (<abbr title="Makoto Sugihara">MS</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>, <abbr title="Hiroshi Date">HD</abbr>), pp. 134–140.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-TsaiCB.html">DAC-1999-TsaiCB</a> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Improving the Test Quality for Scan-Based BIST Using a General Test Application Scheme (<abbr title="Huan-Chih Tsai">HCT</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Sudipta Bhawmik">SB</abbr>), pp. 748–753.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-HellebrandWY.html">DATE-1999-HellebrandWY</a> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Symmetric Transparent BIST for RAMs (<abbr title="Sybille Hellebrand">SH</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>, <abbr title="Vyacheslav N. Yarmolik">VNY</abbr>), pp. 702–707.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-NicoliciA.html">DATE-1999-NicoliciA</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient BIST Hardware Insertion with Low Test Application Time for Synthesized Data Paths (<abbr title="Nicola Nicolici">NN</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), p. 289–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-PaschalisKPGZ.html">DATE-1999-PaschalisKPGZ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Effective BIST Architecture for Fast Multiplier Cores (<abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 117–121.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RayaneVN.html">DATE-1999-RayaneVN</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>A One-Bit-Signature BIST for Embedded Operational Amplifiers in Mixed-Signal Circuits Based on the Slew-Rate Detection (<abbr title="Iyad Rayane">IR</abbr>, <abbr title="Jaime Velasco-Medina">JVM</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), p. 792–?.</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-GhoshJB.html">DAC-1998-GhoshJB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis (<abbr title="Indradeep Ghosh">IG</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Sudipta Bhawmik">SB</abbr>), pp. 554–559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-ParulkarGB.html">DAC-1998-ParulkarGB</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>Introducing Redundant Computations in a Behavior for Reducing BIST Resources (<abbr title="Ishwar Parulkar">IP</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-ParulkarGB.html">DATE-1998-ParulkarGB</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling and Module Assignment for Reducing Bist Resources (<abbr title="Ishwar Parulkar">IP</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 66–73.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-YarmolikHW.html">DATE-1998-YarmolikHW</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs (<abbr title="Vyacheslav N. Yarmolik">VNY</abbr>, <abbr title="Sybille Hellebrand">SH</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 173–179.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-GoodbyO.html">DAC-1997-GoodbyO</a></dt><dd>Frequency-Domain Compatibility in Digital Filter BIST (<abbr title="Laurence Goodby">LG</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-TsaiCLB.html">DAC-1997-TsaiCLB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>A Hybrid Algorithm for Test Point Selection for Scan-Based BIST (<abbr title="Huan-Chih Tsai">HCT</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Chih-Jen Lin">CJL</abbr>, <abbr title="Sudipta Bhawmik">SB</abbr>), pp. 478–483.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-Kristof.html">EDTC-1997-Kristof</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/idea.html" title="idea">#idea</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Extension of the boundary-scan architecture and new idea of BIST for more effective testing and self-testing of interconnections (<abbr title="Adam Kristof">AK</abbr>), p. 630.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-NouraniP.html">EDTC-1997-NouraniP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Structural BIST insertion using behavioral test analysis (<abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 64–68.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-ParulkarGB.html">DAC-1995-ParulkarGB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead (<abbr title="Ishwar Parulkar">IP</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 395–401.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-ParulkarBN.html">DAC-1994-ParulkarBN</a> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Extraction of a High-level structural Representation from Circuit Descriptions with Applications to DFT/BIST (<abbr title="Ishwar Parulkar">IP</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>, <abbr title="Charles Njinda">CN</abbr>), pp. 345–356.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-ChenG.html">EDAC-1994-ChenG</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>BIST Test Pattern Generators for Stuck-Open and Delay Testing (<abbr title="Chih-Ang Chen">CAC</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 289–296.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-HarrisO.html">EDAC-1994-HarrisO</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Fine-Grained Concurrency in Test Scheduling for Partial-Intrusion BIST (<abbr title="Ian G. Harris">IGH</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 119–123.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-IllmanT.html">EDAC-1994-IllmanT</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Fragmented Register Architecture and Test Advisor for BIST (<abbr title="Richard Illman">RI</abbr>, <abbr title="D. J. Traynor">DJT</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-LinGB.html">EDAC-1994-LinGB</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>A Low Cost BIST Methodology and Associated Novel Test Pattern Generator (<abbr title="Sen-Pin Lin">SPL</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 106–112.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-VuksicF.html">EDAC-1994-VuksicF</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A New BIST Approach for Delay Fault Testing (<abbr title="Anton Vuksic">AV</abbr>, <abbr title="Karl Fuchs">KF</abbr>), pp. 284–288.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-UpadhyayaT.html">DAC-1990-UpadhyayaT</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span></dt><dd>BIST PLAs, Pass or Fail — A Case Study (<abbr title="Shambhu J. Upadhyaya">SJU</abbr>, <abbr title="John A. Thodiyil">JAT</abbr>), pp. 724–727.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-KimTH.html">DAC-1988-KimTH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automatic Insertion of BIST Hardware Using VHDL (<abbr title="Kwanghyun Kim">KK</abbr>, <abbr title="Joseph G. Tront">JGT</abbr>, <abbr title="Dong Sam Ha">DSH</abbr>), pp. 9–15.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Stroud.html">DAC-1988-Stroud</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Automated BIST Approach for General Sequential Logic Synthesis (<abbr title="Charles E. Stroud">CES</abbr>), pp. 3–8.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-KrasniewskiP.html">DAC-1987-KrasniewskiP</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Circular Self-Test Path: A Low-Cost BIST Technique (<abbr title="Andrzej Krasniewski">AK</abbr>, <abbr title="Slawomir Pilarski">SP</abbr>), pp. 407–415.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-LiuSU.html">DAC-1987-LiuSU</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>BIST-PLA: A Built-in Self-Test Design of Large Programmable Logic Arrays (<abbr title="Chun-Yeh Liu">CYL</abbr>, <abbr title="Kewal K. Saluja">KKS</abbr>, <abbr title="Shambhu J. Upadhyaya">SJU</abbr>), pp. 385–391.</dd> <div class="pagevis" style="width:6px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>