
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    clayface.ece.northwestern.edu
Date:        Wed Jan 24 11:31:15 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 11:31:19 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 11:31:19 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 11:31:19 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 11:31:23 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 11:31:23 2024

multi_srs_gen completed
# Wed Jan 24 11:31:23 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 11:31:24 2024

premap completed with warnings
# Wed Jan 24 11:31:24 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 11:31:24 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 11:31:24 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 11:31:26 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 11:35:09 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 11:35:09 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 11:35:09 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 11:35:13 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 11:35:13 2024

multi_srs_gen completed
# Wed Jan 24 11:35:13 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 11:35:13 2024

premap completed with warnings
# Wed Jan 24 11:35:14 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 11:35:14 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 11:35:14 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 11:35:15 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0Removed file: /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/bram.sv
Removed file: /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/Top.sv
log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 11:44:10 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 11:44:10 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 11:44:10 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 11:44:14 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 11:44:14 2024

multi_srs_gen completed
# Wed Jan 24 11:44:14 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 11:44:14 2024

premap completed with warnings
# Wed Jan 24 11:44:15 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 11:44:15 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 11:44:15 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 11:44:15 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 11:47:16 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 11:47:16 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 11:47:16 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 11:47:19 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 11:47:19 2024

multi_srs_gen completed
# Wed Jan 24 11:47:19 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 11:47:19 2024

premap completed with warnings
# Wed Jan 24 11:47:20 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 11:47:20 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 11:47:20 2024
Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open design d:0 is out of date.
Continued use can yield inconsistent results.

Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 11:47:21 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 11:47:33 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 11:47:33 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 11:47:33 2024

compiler completed
# Wed Jan 24 11:47:35 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 11:47:35 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 11:47:35 2024
Up-To-Date: premap. No run necessary
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 11:47:35 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 11:47:35 2024
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 11:48:12 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 11:48:12 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 11:48:12 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 11:48:16 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 11:48:16 2024
Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open design d:1 is out of date.
Continued use can yield inconsistent results.


multi_srs_gen completed
# Wed Jan 24 11:48:17 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 11:48:17 2024

premap completed with warnings
# Wed Jan 24 11:48:17 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 11:48:17 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 11:48:17 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 11:48:18 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 11:48:54 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 11:48:54 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 11:48:54 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 11:48:58 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 11:48:58 2024

multi_srs_gen completed
# Wed Jan 24 11:48:58 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 11:48:58 2024

premap completed with warnings
# Wed Jan 24 11:48:59 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 11:48:59 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 11:48:59 2024
Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open design d:2 is out of date.
Continued use can yield inconsistent results.

Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 11:49:00 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 11:53:48 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 11:53:48 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 11:53:48 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 11:53:51 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 11:53:51 2024

multi_srs_gen completed
# Wed Jan 24 11:53:51 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 11:53:51 2024

premap completed with warnings
# Wed Jan 24 11:53:52 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 11:53:52 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 11:53:52 2024
Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open design d:3 is out of date.
Continued use can yield inconsistent results.

Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 11:53:54 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 11:56:07 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 11:56:07 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 11:56:07 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 11:56:10 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 11:56:10 2024

multi_srs_gen completed
# Wed Jan 24 11:56:10 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 11:56:10 2024

premap completed with warnings
# Wed Jan 24 11:56:11 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 11:56:11 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 11:56:11 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 11:56:12 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open designs d:4, d:5 are out of date.
Continued use can yield inconsistent results.

log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 11:57:13 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 11:57:13 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 11:57:13 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 11:57:18 2024

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 11:57:18 2024
Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open design d:6 is out of date.
Continued use can yield inconsistent results.


multi_srs_gen completed
# Wed Jan 24 11:57:19 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 11:57:19 2024

premap completed with warnings
# Wed Jan 24 11:57:19 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 11:57:19 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 11:57:19 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 11:57:20 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 11:57:47 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 11:57:47 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 11:57:47 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 11:57:51 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 11:57:51 2024

multi_srs_gen completed
# Wed Jan 24 11:57:51 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 11:57:51 2024

premap completed with warnings
# Wed Jan 24 11:57:51 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 11:57:51 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 11:57:51 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 11:57:52 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0Removed file: /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/matmul.sv
Removed file: /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/bram.sv
Removed file: /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/Top.sv
log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:12:08 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:12:08 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:12:08 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:12:11 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:12:11 2024
Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open design d:7 is out of date.
Continued use can yield inconsistent results.


multi_srs_gen completed
# Wed Jan 24 12:12:13 2024

Return Code: 0
Run Time:00h:00m:02s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:12:13 2024

premap completed with warnings
# Wed Jan 24 12:12:13 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:12:13 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:12:13 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:12:15 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0FSM Viewer - mapped register encodings are not available
Removed file: /home/sfs6562/CE495-Digital-design-and-Verification/HW2/muti.sv
log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:17:27 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:17:27 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:17:27 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:17:30 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:17:30 2024
Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open design d:8 is out of date.
Continued use can yield inconsistent results.

Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs has been modified.
As a result the open design d:10 is out of date.
Continued use can yield inconsistent results.


multi_srs_gen completed
# Wed Jan 24 12:17:48 2024

Return Code: 0
Run Time:00h:00m:18s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:17:48 2024

premap completed with warnings
# Wed Jan 24 12:17:48 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:17:48 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:17:48 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:17:49 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm has been modified.
As a result the open design d:9 is out of date.
Continued use can yield inconsistent results.

log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:19:24 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:19:24 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:19:24 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:19:28 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:19:28 2024

multi_srs_gen completed
# Wed Jan 24 12:19:28 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:19:28 2024

premap completed with warnings
# Wed Jan 24 12:19:28 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:19:28 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:19:28 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:19:29 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:23:52 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:23:52 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:23:52 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:23:56 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:23:56 2024

multi_srs_gen completed
# Wed Jan 24 12:23:56 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:23:56 2024

premap completed with warnings
# Wed Jan 24 12:23:57 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:23:57 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:23:57 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:23:58 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:25:09 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:25:09 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:25:09 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:25:13 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:25:13 2024

multi_srs_gen completed
# Wed Jan 24 12:25:13 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:25:13 2024

premap completed with warnings
# Wed Jan 24 12:25:13 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:25:13 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:25:13 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:25:15 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:26:12 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:26:12 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:26:12 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:26:16 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:26:16 2024

multi_srs_gen completed
# Wed Jan 24 12:26:16 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:26:16 2024

premap completed with warnings
# Wed Jan 24 12:26:16 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:26:16 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:26:16 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:26:17 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/matmul.sv
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/matmul.sv
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/matmul.sv
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/matmul.sv
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr
log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:32:12 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:32:12 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:32:12 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:32:16 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:32:16 2024

multi_srs_gen completed
# Wed Jan 24 12:32:16 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:32:16 2024

premap completed with warnings
# Wed Jan 24 12:32:17 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:32:17 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:32:17 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:32:17 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:34:11 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:34:11 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:34:11 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:34:15 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:34:15 2024

multi_srs_gen completed
# Wed Jan 24 12:34:15 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:34:15 2024

premap completed with warnings
# Wed Jan 24 12:34:16 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:34:16 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:34:16 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:34:16 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:37:21 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:37:21 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:37:21 2024
compiler exited with errors
Job failed on: proj_1|rev_1

Job: "compiler" terminated with error status: 2
See log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synlog/matmul_compiler.srr"
# Wed Jan 24 12:37:22 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on proj_1|rev_1
Complete: Compile on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
2Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/matmul.sv
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/matmul.sv
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/matmul.sv
log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:37:54 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:37:54 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:37:54 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:37:58 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:37:58 2024

multi_srs_gen completed
# Wed Jan 24 12:37:58 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:37:58 2024

premap completed with warnings
# Wed Jan 24 12:37:58 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:37:58 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:37:58 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:37:59 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:38:45 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:38:45 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:38:45 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:38:49 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:38:49 2024
Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open design d:11 is out of date.
Continued use can yield inconsistent results.


multi_srs_gen completed
# Wed Jan 24 12:38:50 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:38:50 2024

premap completed with warnings
# Wed Jan 24 12:38:51 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:38:51 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:38:51 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:38:51 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0exit status=0
License checkin: synplifypremierdp
