#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f4c040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f5c430 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x1f4fe30 .functor NOT 1, L_0x1fac9b0, C4<0>, C4<0>, C4<0>;
L_0x1fac740 .functor XOR 1, L_0x1fac570, L_0x1fac6a0, C4<0>, C4<0>;
L_0x1fac8a0 .functor XOR 1, L_0x1fac740, L_0x1fac800, C4<0>, C4<0>;
v0x1f9a360_0 .net *"_ivl_10", 0 0, L_0x1fac800;  1 drivers
v0x1f9a460_0 .net *"_ivl_12", 0 0, L_0x1fac8a0;  1 drivers
v0x1f9a540_0 .net *"_ivl_2", 0 0, L_0x1fac4d0;  1 drivers
v0x1f9a600_0 .net *"_ivl_4", 0 0, L_0x1fac570;  1 drivers
v0x1f9a6e0_0 .net *"_ivl_6", 0 0, L_0x1fac6a0;  1 drivers
v0x1f9a810_0 .net *"_ivl_8", 0 0, L_0x1fac740;  1 drivers
v0x1f9a8f0_0 .net "areset", 0 0, L_0x1f49f20;  1 drivers
v0x1f9a990_0 .var "clk", 0 0;
v0x1f9aa30_0 .var/2u "stats1", 159 0;
v0x1f9aba0_0 .var/2u "strobe", 0 0;
v0x1f9ac60_0 .net "tb_match", 0 0, L_0x1fac9b0;  1 drivers
v0x1f9ad00_0 .net "tb_mismatch", 0 0, L_0x1f4fe30;  1 drivers
v0x1f9ada0_0 .net "wavedrom_enable", 0 0, v0x1f98f90_0;  1 drivers
v0x1f9ae40_0 .net "wavedrom_title", 511 0, v0x1f99080_0;  1 drivers
v0x1f9aee0_0 .net "x", 0 0, v0x1f99160_0;  1 drivers
v0x1f9af80_0 .net "z_dut", 0 0, L_0x1fac370;  1 drivers
v0x1f9b020_0 .net "z_ref", 0 0, L_0x1f4aba0;  1 drivers
L_0x1fac4d0 .concat [ 1 0 0 0], L_0x1f4aba0;
L_0x1fac570 .concat [ 1 0 0 0], L_0x1f4aba0;
L_0x1fac6a0 .concat [ 1 0 0 0], L_0x1fac370;
L_0x1fac800 .concat [ 1 0 0 0], L_0x1f4aba0;
L_0x1fac9b0 .cmp/eeq 1, L_0x1fac4d0, L_0x1fac8a0;
S_0x1f66630 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x1f5c430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1f74a40 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x1f74a80 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x1f4a160 .functor AND 1, L_0x1fab3a0, L_0x1fab670, C4<1>, C4<1>;
L_0x1f4a420 .functor AND 1, L_0x1faba40, L_0x1fabcb0, C4<1>, C4<1>;
L_0x1f4aba0 .functor OR 1, L_0x1f4a160, L_0x1f4a420, C4<0>, C4<0>;
v0x1f4fa00_0 .net *"_ivl_0", 31 0, L_0x1f9b230;  1 drivers
L_0x7f85e5b3d0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4fd40_0 .net *"_ivl_11", 30 0, L_0x7f85e5b3d0a8;  1 drivers
L_0x7f85e5b3d0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f4ff40_0 .net/2u *"_ivl_12", 31 0, L_0x7f85e5b3d0f0;  1 drivers
v0x1f49f90_0 .net *"_ivl_14", 0 0, L_0x1fab670;  1 drivers
v0x1f4a230_0 .net *"_ivl_17", 0 0, L_0x1f4a160;  1 drivers
v0x1f4a4f0_0 .net *"_ivl_18", 31 0, L_0x1fab8b0;  1 drivers
L_0x7f85e5b3d138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4acf0_0 .net *"_ivl_21", 30 0, L_0x7f85e5b3d138;  1 drivers
L_0x7f85e5b3d180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f971d0_0 .net/2u *"_ivl_22", 31 0, L_0x7f85e5b3d180;  1 drivers
v0x1f972b0_0 .net *"_ivl_24", 0 0, L_0x1faba40;  1 drivers
v0x1f97400_0 .net *"_ivl_26", 31 0, L_0x1fabbc0;  1 drivers
L_0x7f85e5b3d1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f974e0_0 .net *"_ivl_29", 30 0, L_0x7f85e5b3d1c8;  1 drivers
L_0x7f85e5b3d018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f975c0_0 .net *"_ivl_3", 30 0, L_0x7f85e5b3d018;  1 drivers
L_0x7f85e5b3d210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f976a0_0 .net/2u *"_ivl_30", 31 0, L_0x7f85e5b3d210;  1 drivers
v0x1f97780_0 .net *"_ivl_32", 0 0, L_0x1fabcb0;  1 drivers
v0x1f97840_0 .net *"_ivl_35", 0 0, L_0x1f4a420;  1 drivers
L_0x7f85e5b3d060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f97900_0 .net/2u *"_ivl_4", 31 0, L_0x7f85e5b3d060;  1 drivers
v0x1f979e0_0 .net *"_ivl_6", 0 0, L_0x1fab3a0;  1 drivers
v0x1f97aa0_0 .net *"_ivl_8", 31 0, L_0x1fab510;  1 drivers
v0x1f97b80_0 .net "areset", 0 0, L_0x1f49f20;  alias, 1 drivers
v0x1f97c40_0 .net "clk", 0 0, v0x1f9a990_0;  1 drivers
v0x1f97d00_0 .var "state", 0 0;
v0x1f97dc0_0 .net "x", 0 0, v0x1f99160_0;  alias, 1 drivers
v0x1f97e80_0 .net "z", 0 0, L_0x1f4aba0;  alias, 1 drivers
E_0x1f5a580 .event posedge, v0x1f97b80_0, v0x1f97c40_0;
L_0x1f9b230 .concat [ 1 31 0 0], v0x1f97d00_0, L_0x7f85e5b3d018;
L_0x1fab3a0 .cmp/eq 32, L_0x1f9b230, L_0x7f85e5b3d060;
L_0x1fab510 .concat [ 1 31 0 0], v0x1f99160_0, L_0x7f85e5b3d0a8;
L_0x1fab670 .cmp/eq 32, L_0x1fab510, L_0x7f85e5b3d0f0;
L_0x1fab8b0 .concat [ 1 31 0 0], v0x1f97d00_0, L_0x7f85e5b3d138;
L_0x1faba40 .cmp/eq 32, L_0x1fab8b0, L_0x7f85e5b3d180;
L_0x1fabbc0 .concat [ 1 31 0 0], v0x1f99160_0, L_0x7f85e5b3d1c8;
L_0x1fabcb0 .cmp/eq 32, L_0x1fabbc0, L_0x7f85e5b3d210;
S_0x1f97fc0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x1f5c430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1f49f20 .functor BUFZ 1, v0x1f98e20_0, C4<0>, C4<0>, C4<0>;
v0x1f98c80_0 .net "areset", 0 0, L_0x1f49f20;  alias, 1 drivers
v0x1f98d50_0 .net "clk", 0 0, v0x1f9a990_0;  alias, 1 drivers
v0x1f98e20_0 .var "reset", 0 0;
v0x1f98ef0_0 .net "tb_match", 0 0, L_0x1fac9b0;  alias, 1 drivers
v0x1f98f90_0 .var "wavedrom_enable", 0 0;
v0x1f99080_0 .var "wavedrom_title", 511 0;
v0x1f99160_0 .var "x", 0 0;
E_0x1f5a060/0 .event negedge, v0x1f97c40_0;
E_0x1f5a060/1 .event posedge, v0x1f97c40_0;
E_0x1f5a060 .event/or E_0x1f5a060/0, E_0x1f5a060/1;
S_0x1f98260 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x1f97fc0;
 .timescale -12 -12;
v0x1f984c0_0 .var/2u "arfail", 0 0;
v0x1f985a0_0 .var "async", 0 0;
v0x1f98660_0 .var/2u "datafail", 0 0;
v0x1f98700_0 .var/2u "srfail", 0 0;
E_0x1f429f0 .event posedge, v0x1f97c40_0;
E_0x1f79bf0 .event negedge, v0x1f97c40_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1f429f0;
    %wait E_0x1f429f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f98e20_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f429f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1f79bf0;
    %load/vec4 v0x1f98ef0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f98660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f98e20_0, 0;
    %wait E_0x1f429f0;
    %load/vec4 v0x1f98ef0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f984c0_0, 0, 1;
    %wait E_0x1f429f0;
    %load/vec4 v0x1f98ef0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f98700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f98e20_0, 0;
    %load/vec4 v0x1f98700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1f984c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1f985a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1f98660_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1f985a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1f987c0 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x1f97fc0;
 .timescale -12 -12;
v0x1f989c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f98aa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x1f97fc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f992a0 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x1f5c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1f97350 .param/l "A" 0 4 8, C4<0>;
P_0x1f97390 .param/l "B" 0 4 9, C4<1>;
L_0x7f85e5b3d258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1f670c0 .functor XNOR 1, v0x1f99e50_0, L_0x7f85e5b3d258, C4<0>, C4<0>;
L_0x1f75970 .functor AND 1, L_0x1f670c0, v0x1f99160_0, C4<1>, C4<1>;
L_0x7f85e5b3d2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1fac0b0 .functor XNOR 1, v0x1f99e50_0, L_0x7f85e5b3d2a0, C4<0>, C4<0>;
L_0x1fac260 .functor AND 1, L_0x1fac0b0, L_0x1fac1c0, C4<1>, C4<1>;
L_0x1fac370 .functor OR 1, L_0x1f75970, L_0x1fac260, C4<0>, C4<0>;
v0x1f99650_0 .net/2u *"_ivl_0", 0 0, L_0x7f85e5b3d258;  1 drivers
v0x1f99730_0 .net *"_ivl_11", 0 0, L_0x1fac1c0;  1 drivers
v0x1f997f0_0 .net *"_ivl_13", 0 0, L_0x1fac260;  1 drivers
v0x1f998c0_0 .net *"_ivl_2", 0 0, L_0x1f670c0;  1 drivers
v0x1f99980_0 .net *"_ivl_5", 0 0, L_0x1f75970;  1 drivers
v0x1f99a90_0 .net/2u *"_ivl_6", 0 0, L_0x7f85e5b3d2a0;  1 drivers
v0x1f99b70_0 .net *"_ivl_8", 0 0, L_0x1fac0b0;  1 drivers
v0x1f99c30_0 .net "areset", 0 0, L_0x1f49f20;  alias, 1 drivers
v0x1f99d20_0 .net "clk", 0 0, v0x1f9a990_0;  alias, 1 drivers
v0x1f99e50_0 .var "state", 0 0;
v0x1f99f10_0 .net "x", 0 0, v0x1f99160_0;  alias, 1 drivers
v0x1f9a000_0 .net "z", 0 0, L_0x1fac370;  alias, 1 drivers
L_0x1fac1c0 .reduce/nor v0x1f99160_0;
S_0x1f9a140 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x1f5c430;
 .timescale -12 -12;
E_0x1f59e00 .event anyedge, v0x1f9aba0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f9aba0_0;
    %nor/r;
    %assign/vec4 v0x1f9aba0_0, 0;
    %wait E_0x1f59e00;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f97fc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f99160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f98e20_0, 0;
    %wait E_0x1f429f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f98e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f99160_0, 0;
    %wait E_0x1f429f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f99160_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f985a0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1f98260;
    %join;
    %wait E_0x1f79bf0;
    %wait E_0x1f429f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f99160_0, 0;
    %assign/vec4 v0x1f98e20_0, 0;
    %wait E_0x1f429f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f99160_0, 0;
    %assign/vec4 v0x1f98e20_0, 0;
    %wait E_0x1f429f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f99160_0, 0;
    %assign/vec4 v0x1f98e20_0, 0;
    %wait E_0x1f429f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f99160_0, 0;
    %assign/vec4 v0x1f98e20_0, 0;
    %wait E_0x1f429f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f99160_0, 0;
    %assign/vec4 v0x1f98e20_0, 0;
    %wait E_0x1f429f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f99160_0, 0;
    %assign/vec4 v0x1f98e20_0, 0;
    %wait E_0x1f429f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f99160_0, 0;
    %assign/vec4 v0x1f98e20_0, 0;
    %wait E_0x1f429f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f99160_0, 0;
    %assign/vec4 v0x1f98e20_0, 0;
    %wait E_0x1f429f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f99160_0, 0;
    %assign/vec4 v0x1f98e20_0, 0;
    %wait E_0x1f79bf0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f98aa0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f5a060;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x1f99160_0, 0;
    %assign/vec4 v0x1f98e20_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f66630;
T_5 ;
    %wait E_0x1f5a580;
    %load/vec4 v0x1f97b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f97d00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1f97d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x1f97dc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x1f97d00_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f97d00_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f992a0;
T_6 ;
    %wait E_0x1f5a580;
    %load/vec4 v0x1f99c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f99e50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1f99e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f99e50_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x1f99f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f99e50_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f99e50_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f99e50_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f5c430;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9aba0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1f5c430;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f9a990_0;
    %inv;
    %store/vec4 v0x1f9a990_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1f5c430;
T_9 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f98d50_0, v0x1f9ad00_0, v0x1f9a990_0, v0x1f9a8f0_0, v0x1f9aee0_0, v0x1f9b020_0, v0x1f9af80_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1f5c430;
T_10 ;
    %load/vec4 v0x1f9aa30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1f9aa30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f9aa30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1f9aa30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f9aa30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f9aa30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f9aa30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1f5c430;
T_11 ;
    %wait E_0x1f5a060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9aa30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9aa30_0, 4, 32;
    %load/vec4 v0x1f9ac60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1f9aa30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9aa30_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9aa30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9aa30_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1f9b020_0;
    %load/vec4 v0x1f9b020_0;
    %load/vec4 v0x1f9af80_0;
    %xor;
    %load/vec4 v0x1f9b020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1f9aa30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9aa30_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1f9aa30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9aa30_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth5/machine/ece241_2014_q5b/iter0/response0/top_module.sv";
