{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1743820217767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1743820217771 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743820217799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743820217833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743820217833 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743820218190 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743820218277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743820218277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743820218277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743820218277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743820218277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743820218277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743820218277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743820218277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743820218277 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1743820218277 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/" { { 0 { 0 ""} 0 16562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743820218282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/" { { 0 { 0 ""} 0 16564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743820218282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/" { { 0 { 0 ""} 0 16566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743820218282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/" { { 0 { 0 ""} 0 16568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743820218282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/" { { 0 { 0 ""} 0 16570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743820218282 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1743820218282 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1743820218283 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1743820218521 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1743820218977 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1743820219355 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1743820219355 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1743820219383 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1743820219383 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1743820219384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25:PLL\|clk_25  " "Automatically promoted node clk25:PLL\|clk_25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743820219681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25:PLL\|clk_25~0 " "Destination node clk25:PLL\|clk_25~0" {  } { { "clk25.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/clk25.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/" { { 0 { 0 ""} 0 1957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743820219681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/" { { 0 { 0 ""} 0 16527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743820219681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743820219681 ""}  } { { "clk25.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/clk25.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743820219681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TD_RESET_N~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node TD_RESET_N~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743820219682 ""}  } { { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/" { { 0 { 0 ""} 0 16557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743820219682 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1743820220112 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743820220114 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743820220114 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743820220117 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743820220119 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1743820220121 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1743820220121 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1743820220122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1743820220237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1743820220238 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743820220238 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 2.5V 1 29 0 " "Number of I/O pins in group: 30 (unused VREF, 2.5V VCCIO, 1 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1743820220248 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1743820220248 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1743820220248 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743820220249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743820220249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743820220249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743820220249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743820220249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743820220249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743820220249 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743820220249 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1743820220249 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1743820220249 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743820220598 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1743820220611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743820222645 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "432 M9K " "Selected device has 432 RAM location(s) of type M9K.  However, the current design needs more than 432 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a520 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11483 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a521 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11505 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a522 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11527 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a523 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11549 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a524 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11571 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a525 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11593 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a526 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11615 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a527 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11637 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a512 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11307 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a513 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11329 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a514 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11351 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a515 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11373 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a516 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11395 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a517 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11417 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a518 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11439 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a519 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11461 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a504 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11131 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a505 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11153 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a506 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11175 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a507 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11197 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a508 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11219 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a509 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11241 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a510 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11263 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a511 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11285 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a544 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12011 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a545 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12033 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a546 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12055 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a547 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12077 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a548 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12099 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a549 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12121 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a550 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12143 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a551 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12165 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a536 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11835 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a537 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11857 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a538 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11879 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a539 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11901 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a540 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11923 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a541 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11945 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a542 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11967 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a543 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11989 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a528 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11659 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a529 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11681 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a530 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11703 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a531 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11725 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a532 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11747 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a533 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11769 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a534 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11791 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a535 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11813 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a496 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10955 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a497 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10977 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a498 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10999 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a499 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11021 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a500 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11043 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a501 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11065 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a502 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11087 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a503 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 11109 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a488 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10779 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a489 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10801 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a490 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10823 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a491 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10845 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a492 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10867 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a493 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10889 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a494 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10911 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a495 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10933 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a480 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10603 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a481 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10625 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a482 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10647 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a483 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10669 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a484 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10691 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a485 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10713 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a486 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10735 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a487 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10757 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a568 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12539 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a569 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12561 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a570 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12583 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a571 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12605 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a572 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12627 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a573 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12649 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a574 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12671 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a575 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12693 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a560 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12363 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a561 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12385 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a562 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12407 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a563 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12429 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a564 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12451 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a565 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12473 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a566 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12495 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a567 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12517 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a552 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12187 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a553 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12209 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a554 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12231 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a555 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12253 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a556 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12275 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a557 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12297 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a558 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12319 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a559 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12341 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a424 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9371 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a425 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9393 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a426 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9415 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a427 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9437 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a428 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9459 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a429 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9481 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a430 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9503 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a431 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9525 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a416 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9195 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a417 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9217 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a418 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9239 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a419 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9261 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a420 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9283 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a421 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9305 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a422 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9327 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a423 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9349 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a408 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9019 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a409 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9041 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a410 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9063 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a411 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9085 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a412 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9107 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a413 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9129 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a414 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9151 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a415 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9173 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a448 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9899 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a449 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9921 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a450 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9943 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a451 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9965 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a452 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9987 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a453 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10009 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a454 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10031 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a455 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10053 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a440 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9723 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a441 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9745 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a442 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9767 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a443 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9789 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a444 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9811 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a445 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9833 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a446 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9855 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a447 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9877 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a432 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9547 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a433 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9569 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a434 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9591 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a435 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9613 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a436 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9635 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a437 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9657 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a438 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9679 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a439 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 9701 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a400 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8843 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a401 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8865 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a402 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8887 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a403 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8909 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a404 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8931 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a405 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8953 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a406 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8975 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a407 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8997 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a392 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8667 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a393 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8689 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a394 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8711 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a395 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8733 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a396 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8755 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a397 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8777 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a398 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8799 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a399 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8821 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a384 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8491 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a385 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8513 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a386 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8535 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a387 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8557 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a388 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8579 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a389 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8601 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a390 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8623 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a391 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8645 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a472 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10427 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a473 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10449 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a474 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10471 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a475 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10493 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a476 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10515 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a477 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10537 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a478 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10559 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a479 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10581 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a464 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10251 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a465 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10273 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a466 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10295 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a467 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10317 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a468 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10339 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a469 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10361 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a470 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10383 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a471 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10405 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a456 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10075 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a457 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10097 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a458 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10119 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a459 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10141 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a460 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10163 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a461 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10185 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a462 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10207 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a463 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 10229 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a136 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3035 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a137 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3057 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a138 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3079 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a139 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3101 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a140 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3123 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a141 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3145 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a142 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3167 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a143 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3189 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a128 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2859 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a129 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2881 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a130 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2903 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a131 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2925 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a132 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2947 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a133 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2969 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a134 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2991 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a135 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3013 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a120 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2683 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a121 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2705 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a122 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2727 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a123 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2749 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a124 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2771 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a125 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2793 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a126 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2815 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a127 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2837 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a160 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3563 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a161 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3585 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a162 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3607 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a163 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3629 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a164 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3651 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a165 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3673 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a166 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3695 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a167 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3717 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a152 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3387 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a153 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3409 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a154 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3431 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a155 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3453 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a156 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3475 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a157 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3497 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a158 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3519 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a159 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3541 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a144 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3211 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a145 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3233 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a146 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3255 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a147 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3277 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a148 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3299 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a149 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3321 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a150 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3343 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a151 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3365 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a112 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2507 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a113 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2529 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a114 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2551 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a115 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2573 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a116 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2595 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a117 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2617 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a118 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2639 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a119 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2661 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a104 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2331 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a105 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2353 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a106 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2375 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a107 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2397 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a108 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2419 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a109 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2441 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a110 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2463 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a111 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2485 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a96 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2155 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a97 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2177 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a98 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2199 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a99 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2221 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a100 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2243 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a101 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2265 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a102 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2287 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a103 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2309 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a184 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4091 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a185 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4113 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a186 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4135 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a187 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4157 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a188 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4179 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a189 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4201 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a190 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4223 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a191 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4245 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a176 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3915 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a177 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3937 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a178 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3959 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a179 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3981 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a180 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4003 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a181 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4025 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a182 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4047 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a183 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4069 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a168 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3739 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a169 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3761 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a170 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3783 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a171 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3805 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a172 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3827 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a173 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3849 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a174 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3871 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a175 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 3893 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a760 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16763 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a760" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a761 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16785 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a761" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a762 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16807 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a762" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a763 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16829 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a763" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a764 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16851 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a764" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a765 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16873 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a765" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a766 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16895 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a766" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a767 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16917 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a767" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a752 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16587 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a752" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a753 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16609 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a753" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a754 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16631 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a754" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a755 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16653 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a755" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a756 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16675 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a756" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a757 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16697 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a757" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a758 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16719 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a758" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a759 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16741 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a759" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a744 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16411 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a744" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a745 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16433 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a745" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a746 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16455 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a746" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a747 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16477 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a747" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a748 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16499 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a748" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a749 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16521 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a749" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a750 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16543 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a750" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a751 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16565 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a751" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a736 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16235 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a736" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a737 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16257 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a737" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a738 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16279 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a738" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a739 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16301 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a739" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a740 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16323 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a740" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a741 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16345 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a741" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a742 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16367 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a742" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a743 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16389 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a743" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a728 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16059 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a728" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a729 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16081 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a729" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a730 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16103 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a730" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a731 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16125 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a731" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a732 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16147 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a732" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a733 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16169 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a733" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a734 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16191 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a734" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a735 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16213 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a735" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a720 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15883 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a720" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a721 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15905 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a721" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a722 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15927 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a722" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a723 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15949 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a723" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a724 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15971 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a724" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a725 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15993 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a725" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a726 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16015 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a726" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a727 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16037 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a727" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a712 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15707 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a712" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a713 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15729 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a713" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a714 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15751 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a714" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a715 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15773 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a715" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a716 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15795 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a716" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a717 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15817 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a717" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a718 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15839 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a718" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a719 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15861 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a719" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a704 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15531 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a704" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a705 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15553 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a705" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a706 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15575 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a706" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a707 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15597 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a707" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a708 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15619 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a708" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a709 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15641 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a709" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a710 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15663 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a710" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a711 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15685 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a711" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a696 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15355 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a696" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a697 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15377 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a697" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a698 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15399 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a698" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a699 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15421 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a699" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a700 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15443 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a700" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a701 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15465 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a701" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a702 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15487 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a702" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a703 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15509 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a703" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a688 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15179 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a688" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a689 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15201 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a689" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a690 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15223 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a690" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a691 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15245 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a691" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a692 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15267 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a692" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a693 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15289 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a693" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a694 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15311 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a694" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a695 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15333 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a695" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a680 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15003 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a680" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a681 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15025 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a681" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a682 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15047 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a682" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a683 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15069 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a683" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a684 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15091 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a684" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a685 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15113 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a685" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a686 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15135 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a686" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a687 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 15157 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a687" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a672 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14827 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a672" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a673 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14849 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a673" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a674 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14871 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a674" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a675 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14893 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a675" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a676 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14915 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a676" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a677 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14937 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a677" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a678 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14959 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a678" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a679 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14981 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a679" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a664 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14651 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a664" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a665 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14673 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a665" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a666 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14695 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a666" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a667 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14717 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a667" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a668 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14739 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a668" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a669 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14761 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a669" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a670 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14783 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a670" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a671 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14805 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a671" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a656 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14475 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a656" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a657 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14497 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a657" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a658 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14519 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a658" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a659 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14541 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a659" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a660 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14563 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a660" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a661 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14585 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a661" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a662 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14607 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a662" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a663 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14629 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a663" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a648 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14299 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a648" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a649 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14321 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a649" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a650 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14343 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a650" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a651 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14365 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a651" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a652 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14387 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a652" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a653 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14409 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a653" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a654 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14431 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a654" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a655 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14453 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a655" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a640 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14123 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a640" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a641 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14145 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a641" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a642 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14167 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a642" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a643 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14189 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a643" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a644 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14211 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a644" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a645 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14233 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a645" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a646 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14255 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a646" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a647 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14277 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a647" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a632 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13947 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a632" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a633 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13969 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a633" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a634 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13991 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a634" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a635 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14013 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a635" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a636 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14035 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a636" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a637 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14057 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a637" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a638 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14079 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a638" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a639 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 14101 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a639" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a624 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13771 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a624" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a625 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13793 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a625" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a626 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13815 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a626" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a627 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13837 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a627" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a628 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13859 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a628" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a629 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13881 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a629" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a630 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13903 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a630" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a631 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13925 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a631" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a616 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13595 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a616" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a617 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13617 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a617" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a618 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13639 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a618" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a619 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13661 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a619" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a620 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13683 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a620" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a621 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13705 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a621" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a622 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13727 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a622" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a623 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13749 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a623" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a608 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13419 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a608" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a609 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13441 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a609" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a610 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13463 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a610" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a611 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13485 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a611" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a612 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13507 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a612" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a613 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13529 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a613" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a614 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13551 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a614" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a615 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13573 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a615" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a600 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13243 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a600" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a601 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13265 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a601" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a602 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13287 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a602" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a603 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13309 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a603" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a604 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13331 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a604" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a605 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13353 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a605" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a606 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13375 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a606" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a607 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13397 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a607" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a592 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13067 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a592" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a593 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13089 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a593" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a594 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13111 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a594" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a595 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13133 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a595" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a596 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13155 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a596" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a597 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13177 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a597" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a598 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13199 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a598" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a599 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13221 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a599" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a584 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12891 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a584" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a585 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12913 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a585" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a586 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12935 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a586" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a587 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12957 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a587" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a588 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12979 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a588" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a589 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13001 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a589" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a590 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13023 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a590" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a591 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 13045 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a591" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a576 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12715 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a577 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12737 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a578 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12759 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a579 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12781 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a580 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12803 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a581 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12825 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a582 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12847 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a583 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 12869 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a376 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8315 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a377 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8337 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a378 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8359 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a379 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8381 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a380 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8403 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a381 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8425 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a382 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8447 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a383 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8469 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a368 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8139 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a369 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8161 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a370 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8183 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a371 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8205 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a372 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8227 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a373 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8249 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a374 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8271 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a375 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8293 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a360 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7963 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a361 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7985 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a362 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8007 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a363 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8029 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a364 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8051 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a365 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8073 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a366 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8095 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a367 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 8117 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a352 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7787 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a353 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7809 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a354 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7831 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a355 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7853 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a356 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7875 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a357 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7897 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a358 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7919 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a359 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7941 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a344 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7611 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a345 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7633 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a346 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7655 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a347 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7677 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a348 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7699 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a349 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7721 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a350 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7743 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a351 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7765 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a336 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7435 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a337 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7457 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a338 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7479 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a339 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7501 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a340 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7523 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a341 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7545 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a342 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7567 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a343 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7589 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a328 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7259 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a329 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7281 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a330 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7303 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a331 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7325 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a332 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7347 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a333 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7369 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a334 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7391 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a335 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7413 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a320 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7083 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a321 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7105 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a322 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7127 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a323 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7149 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a324 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7171 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a325 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7193 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a326 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7215 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a327 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7237 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a312 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6907 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a313 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6929 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a314 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6951 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a315 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6973 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a316 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6995 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a317 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7017 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a318 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7039 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a319 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 7061 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a304 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6731 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a305 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6753 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a306 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6775 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a307 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6797 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a308 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6819 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a309 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6841 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a310 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6863 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a311 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6885 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a296 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6555 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a297 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6577 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a298 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6599 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a299 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6621 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a300 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6643 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a301 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6665 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a302 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6687 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a303 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6709 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a288 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6379 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a289 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6401 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a290 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6423 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a291 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6445 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a292 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6467 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a293 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6489 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a294 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6511 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a295 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6533 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a280 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6203 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a281 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6225 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a282 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6247 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a283 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6269 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a284 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6291 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a285 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6313 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a286 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6335 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a287 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6357 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a272 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6027 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a273 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6049 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a274 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6071 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a275 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6093 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a276 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6115 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a277 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6137 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a278 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6159 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a279 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6181 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a264 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5851 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a265 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5873 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a266 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5895 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a267 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5917 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a268 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5939 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a269 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5961 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a270 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5983 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a271 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 6005 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a256 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5675 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a257 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5697 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a258 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5719 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a259 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5741 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a260 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5763 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a261 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5785 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a262 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5807 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a263 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5829 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a248 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5499 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a249 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5521 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a250 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5543 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a251 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5565 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a252 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5587 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a253 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5609 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a254 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5631 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a255 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5653 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a240 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5323 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a241 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5345 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a242 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5367 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a243 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5389 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a244 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5411 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a245 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5433 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a246 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5455 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a247 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5477 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a232 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5147 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a233 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5169 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a234 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5191 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a235 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5213 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a236 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5235 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a237 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5257 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a238 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5279 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a239 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5301 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a224 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4971 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a225 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4993 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a226 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5015 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a227 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5037 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a228 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5059 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a229 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5081 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a230 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5103 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a231 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 5125 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a216 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4795 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a217 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4817 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a218 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4839 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a219 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4861 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a220 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4883 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a221 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4905 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a222 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4927 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a223 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4949 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a208 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4619 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a209 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4641 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a210 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4663 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a211 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4685 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a212 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4707 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a213 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4729 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a214 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4751 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a215 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4773 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a200 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4443 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a201 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4465 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a202 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4487 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a203 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4509 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a204 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4531 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a205 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4553 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a206 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4575 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a207 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4597 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a192 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4267 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a193 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4289 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a194 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4311 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a195 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4333 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a196 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4355 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a197 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4377 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a198 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4399 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a199 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 4421 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a904 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19931 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a904" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a905 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19953 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a905" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a906 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19975 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a906" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a907 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19997 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a907" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a908 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 20019 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a908" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a909 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 20041 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a909" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a910 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 20063 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a910" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a911 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 20085 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a911" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a896 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19755 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a896" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a897 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19777 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a897" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a898 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19799 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a898" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a899 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19821 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a899" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a900 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19843 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a900" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a901 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19865 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a901" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a902 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19887 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a902" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a903 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19909 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a903" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a888 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19579 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a888" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a889 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19601 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a889" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a890 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19623 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a890" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a891 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19645 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a891" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a892 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19667 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a892" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a893 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19689 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a893" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a894 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19711 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a894" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a895 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19733 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a895" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a880 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19403 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a880" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a881 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19425 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a881" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a882 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19447 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a882" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a883 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19469 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a883" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a884 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19491 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a884" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a885 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19513 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a885" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a886 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19535 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a886" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a887 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19557 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a887" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a872 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19227 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a872" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a873 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19249 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a873" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a874 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19271 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a874" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a875 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19293 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a875" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a876 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19315 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a876" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a877 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19337 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a877" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a878 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19359 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a878" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a879 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19381 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a879" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a864 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19051 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a864" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a865 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19073 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a865" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a866 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19095 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a866" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a867 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19117 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a867" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a868 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19139 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a868" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a869 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19161 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a869" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a870 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19183 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a870" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a871 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19205 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a871" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a808 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17819 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a808" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a809 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17841 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a809" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a810 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17863 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a810" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a811 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17885 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a811" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a812 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17907 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a812" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a813 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17929 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a813" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a814 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17951 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a814" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a815 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17973 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a815" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a800 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17643 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a800" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a801 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17665 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a801" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a802 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17687 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a802" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a803 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17709 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a803" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a804 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17731 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a804" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a805 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17753 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a805" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a806 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17775 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a806" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a807 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17797 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a807" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a792 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17467 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a792" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a793 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17489 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a793" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a794 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17511 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a794" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a795 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17533 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a795" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a796 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17555 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a796" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a797 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17577 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a797" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a798 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17599 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a798" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a799 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17621 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a799" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a832 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18347 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a832" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a833 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18369 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a833" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a834 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18391 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a834" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a835 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18413 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a835" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a836 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18435 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a836" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a837 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18457 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a837" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a838 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18479 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a838" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a839 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18501 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a839" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a824 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18171 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a824" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a825 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18193 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a825" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a826 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18215 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a826" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a827 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18237 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a827" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a828 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18259 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a828" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a829 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18281 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a829" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a830 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18303 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a830" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a831 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18325 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a831" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a816 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17995 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a816" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a817 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18017 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a817" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a818 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18039 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a818" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a819 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18061 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a819" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a820 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18083 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a820" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a821 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18105 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a821" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a822 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18127 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a822" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a823 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18149 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a823" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a784 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17291 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a784" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a785 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17313 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a785" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a786 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17335 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a786" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a787 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17357 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a787" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a788 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17379 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a788" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a789 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17401 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a789" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a790 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17423 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a790" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a791 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17445 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a791" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a776 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17115 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a776" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a777 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17137 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a777" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a778 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17159 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a778" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a779 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17181 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a779" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a780 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17203 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a780" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a781 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17225 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a781" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a782 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17247 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a782" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a783 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17269 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a783" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a768 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16939 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a768" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a769 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16961 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a769" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a770 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 16983 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a770" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a771 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17005 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a771" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a772 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17027 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a772" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a773 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17049 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a773" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a774 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17071 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a774" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a775 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 17093 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a775" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a856 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18875 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a856" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a857 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18897 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a857" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a858 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18919 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a858" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a859 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18941 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a859" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a860 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18963 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a860" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a861 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18985 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a861" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a862 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19007 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a862" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a863 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 19029 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a863" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a848 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18699 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a848" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a849 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18721 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a849" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a850 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18743 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a850" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a851 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18765 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a851" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a852 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18787 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a852" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a853 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18809 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a853" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a854 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18831 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a854" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a855 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18853 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a855" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a840 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18523 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a840" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a841 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18545 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a841" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a842 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18567 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a842" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a843 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18589 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a843" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a844 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18611 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a844" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a845 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18633 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a845" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a846 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18655 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a846" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a847 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 18677 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a847" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a40 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 923 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a41 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 945 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a42 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 967 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a43 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 989 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a44 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1011 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a45 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1033 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a46 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1055 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a47 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1077 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a32 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 747 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a33 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 769 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a34 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 791 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a35 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 813 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a36 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 835 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a37 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 857 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a38 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 879 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a39 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 901 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a24 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 571 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a25 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 593 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a26 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 615 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a27 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 637 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a28 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 659 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a29 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 681 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a30 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 703 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a31 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 725 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a64 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1451 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a65 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1473 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a66 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1495 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a67 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1517 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a68 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1539 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a69 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1561 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a70 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1583 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a71 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1605 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a56 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1275 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a57 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1297 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a58 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1319 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a59 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1341 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a60 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1363 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a61 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1385 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a62 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1407 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a63 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1429 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a48 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1099 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a49 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1121 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a50 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1143 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a51 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1165 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a52 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1187 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a53 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1209 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a54 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1231 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a55 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1253 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a16 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 395 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a17 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 417 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a18 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 439 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a19 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 461 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a20 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 483 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a21 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 505 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a22 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 527 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a23 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 549 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a8 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 219 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a9 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 241 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a10 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 263 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a11 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 285 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a12 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 307 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a13 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 329 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a14 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 351 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a15 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 373 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a0 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 43 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a1 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 65 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a2 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 87 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a3 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 109 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a4 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 131 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a5 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 153 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a6 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 175 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a7 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 197 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a88 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1979 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a89 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2001 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a90 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2023 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a91 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2045 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a92 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2067 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a93 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2089 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a94 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2111 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a95 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 2133 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a80 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1803 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a81 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1825 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a82 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1847 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a83 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1869 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a84 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1891 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a85 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1913 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a86 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1935 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a87 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1957 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a72 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1627 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a73 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1649 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a74 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1671 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a75 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1693 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a76 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1715 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a77 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1737 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a78 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1759 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a79 " "Node \"mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_br91.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/db/altsyncram_br91.tdf" 1781 2 0 } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mif_to_hex:MEM\|altsyncram:altsyncram_component\|altsyncram_br91:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743820222726 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1743820222726 ""}  } { { "/package/eda/intelFPGA/quartus21.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1743820222726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743820222759 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1743820222759 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1743820226626 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/output_files/top.fit.smsg " "Generated suppressed messages file /home/shay/a/lee3682/Documents/VGA-Project/Unicolor Monitor/image_load_monitor/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743820227490 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1036 " "Peak virtual memory: 1036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743820228856 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr  4 22:30:28 2025 " "Processing ended: Fri Apr  4 22:30:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743820228856 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743820228856 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743820228856 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743820228856 ""}
