{"Jaeyong Chung": [0.9440060257911682, ["A hierarchy of subgraphs underlying a timing graph and its use in capturing topological correlation in SSTA", ["Jaeyong Chung", "Jacob A. Abraham"], "https://doi.org/10.1145/1687399.1687461", 7, "iccad", 2009]], "Seonggwan Lee": [0.9988809376955032, ["Retiming and time borrowing: Optimizing high-performance pulsed-latch-based circuits", ["Seonggwan Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1687399.1687471", 6, "iccad", 2009]], "Young-Joon Lee": [0.9998951256275177, ["Multi-functional interconnect co-optimization for fast and reliable 3D stacked ICs", ["Young-Joon Lee", "Rohan Goel", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687519", 7, "iccad", 2009]], "Donghwa Shin": [0.927527517080307, ["Energy-optimal dynamic thermal management for green computing", ["Donghwa Shin", "Jihun Kim", "Naehyuck Chang", "Jinhang Choi", "Sung Woo Chung", "Eui-Young Chung"], "https://doi.org/10.1145/1687399.1687520", 6, "iccad", 2009]], "Daehyun Kim": [0.9972383975982666, ["A study of Through-Silicon-Via impact on the 3D stacked IC layout", ["Daehyun Kim", "Krit Athikulwongse", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687524", 7, "iccad", 2009]]}