# Benchmark "faults\fault_STATE_REG_2___false_8_frames" written by ABC on Tue Dec 06 01:10:54 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
n73         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( CONT_EQL_00, n73 )
n75         = LUT 0x1 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n76         = LUT 0x1 ( EQL_00, n75 )
n77         = LUT 0x4 ( EQL_00, n75 )
n78         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n79         = LUT 0x1 ( n77, n78 )
n80         = LUT 0x1 ( n73, n76 )
n81         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, n78 )
n82         = LUT 0x2 ( n76, n81 )
n83         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, EQL_00 )
n84         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, n83 )
n85         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n86         = LUT 0x1 ( STATE_REG_0__WFCIRCUIT, n84 )
n87         = LUT 0x4 ( n85, n86 )
n88         = LUT 0x4 ( n73, n85 )
n89         = LUT 0x1 ( n79, n80 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( CONT_EQL_01, n89 )
n91         = LUT 0x8 ( n79, n80 )
n92         = LUT 0x1 ( EQL_01, n91 )
n93         = LUT 0x4 ( EQL_01, n91 )
n94         = LUT 0x4 ( n79, EQL_01 )
n95         = LUT 0x1 ( n93, n94 )
n96         = LUT 0x1 ( n89, n92 )
n97         = LUT 0x8 ( n80, n94 )
n98         = LUT 0x2 ( n92, n97 )
n99         = LUT 0x8 ( n80, EQL_01 )
n100        = LUT 0x1 ( n79, n99 )
n101        = LUT 0x8 ( n79, EQL_01 )
n102        = LUT 0x2 ( n80, n100 )
n103        = LUT 0x4 ( n101, n102 )
n104        = LUT 0x4 ( n89, n101 )
n105        = LUT 0x1 ( n95, n96 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( CONT_EQL_02, n105 )
n107        = LUT 0x8 ( n95, n96 )
n108        = LUT 0x1 ( EQL_02, n107 )
n109        = LUT 0x4 ( EQL_02, n107 )
n110        = LUT 0x4 ( n95, EQL_02 )
n111        = LUT 0x1 ( n109, n110 )
n112        = LUT 0x1 ( n105, n108 )
n113        = LUT 0x8 ( n96, n110 )
n114        = LUT 0x2 ( n108, n113 )
n115        = LUT 0x8 ( n96, EQL_02 )
n116        = LUT 0x1 ( n95, n115 )
n117        = LUT 0x8 ( n95, EQL_02 )
n118        = LUT 0x2 ( n96, n116 )
n119        = LUT 0x4 ( n117, n118 )
n120        = LUT 0x4 ( n105, n117 )
n121        = LUT 0x1 ( n111, n112 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( CONT_EQL_03, n121 )
n123        = LUT 0x8 ( n111, n112 )
n124        = LUT 0x1 ( EQL_03, n123 )
n125        = LUT 0x4 ( EQL_03, n123 )
n126        = LUT 0x4 ( n111, EQL_03 )
n127        = LUT 0x1 ( n125, n126 )
n128        = LUT 0x1 ( n121, n124 )
n129        = LUT 0x8 ( n112, n126 )
n130        = LUT 0x2 ( n124, n129 )
n131        = LUT 0x8 ( n112, EQL_03 )
n132        = LUT 0x1 ( n111, n131 )
n133        = LUT 0x8 ( n111, EQL_03 )
n134        = LUT 0x2 ( n112, n132 )
n135        = LUT 0x4 ( n133, n134 )
n136        = LUT 0x4 ( n121, n133 )
n137        = LUT 0x1 ( n127, n128 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( CONT_EQL_04, n137 )
n139        = LUT 0x8 ( n127, n128 )
n140        = LUT 0x1 ( EQL_04, n139 )
n141        = LUT 0x4 ( EQL_04, n139 )
n142        = LUT 0x4 ( n127, EQL_04 )
n143        = LUT 0x1 ( n141, n142 )
n144        = LUT 0x1 ( n137, n140 )
n145        = LUT 0x8 ( n128, n142 )
n146        = LUT 0x2 ( n140, n145 )
n147        = LUT 0x8 ( n128, EQL_04 )
n148        = LUT 0x1 ( n127, n147 )
n149        = LUT 0x8 ( n127, EQL_04 )
n150        = LUT 0x2 ( n128, n148 )
n151        = LUT 0x4 ( n149, n150 )
n152        = LUT 0x4 ( n137, n149 )
n153        = LUT 0x1 ( n143, n144 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( CONT_EQL_05, n153 )
n155        = LUT 0x8 ( n143, n144 )
n156        = LUT 0x1 ( EQL_05, n155 )
n157        = LUT 0x4 ( EQL_05, n155 )
n158        = LUT 0x4 ( n143, EQL_05 )
n159        = LUT 0x1 ( n157, n158 )
n160        = LUT 0x1 ( n153, n156 )
n161        = LUT 0x8 ( n144, n158 )
n162        = LUT 0x2 ( n156, n161 )
n163        = LUT 0x8 ( n144, EQL_05 )
n164        = LUT 0x1 ( n143, n163 )
n165        = LUT 0x8 ( n143, EQL_05 )
n166        = LUT 0x2 ( n144, n164 )
n167        = LUT 0x4 ( n165, n166 )
n168        = LUT 0x4 ( n153, n165 )
n169        = LUT 0x1 ( n159, n160 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( CONT_EQL_06, n169 )
n171        = LUT 0x8 ( n159, n160 )
n172        = LUT 0x1 ( EQL_06, n171 )
n173        = LUT 0x4 ( EQL_06, n171 )
n174        = LUT 0x4 ( n159, EQL_06 )
n175        = LUT 0x1 ( n173, n174 )
n176        = LUT 0x8 ( n160, n174 )
n177        = LUT 0x2 ( n172, n176 )
n178        = LUT 0x8 ( n160, EQL_06 )
n179        = LUT 0x1 ( n159, n178 )
n180        = LUT 0x8 ( n159, EQL_06 )
n181        = LUT 0x2 ( n160, n179 )
n182        = LUT 0x4 ( n180, n181 )
n183        = LUT 0x4 ( n169, n180 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n82 )
CC_MUX_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n87 )
USCITE_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n79 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n88 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_01 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n98 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n103 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n95 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n104 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_02 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n114 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n119 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n111 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n120 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_03 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n130 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n135 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n127 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n136 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_04 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n146 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n151 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n143 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n152 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_05 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n162 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n167 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n159 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n168 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_06 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n177 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n182 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n175 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n183 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_07 )
