
#define REGS_ECC8_BASE	(STMP3XXX_REGS_BASE + 0x8000)

#define HW_ECC8_CTRL		0x0
#define BM_ECC8_CTRL_COMPLETE_IRQ	0x00000001
#define BP_ECC8_CTRL_COMPLETE_IRQ	0
#define BM_ECC8_CTRL_COMPLETE_IRQ_EN	0x00000100
#define BM_ECC8_CTRL_AHBM_SFTRST	0x20000000

#define HW_ECC8_STATUS0		0x10
#define BM_ECC8_STATUS0_UNCORRECTABLE	0x00000004
#define BM_ECC8_STATUS0_CORRECTED	0x00000008
#define BM_ECC8_STATUS0_STATUS_AUX	0x00000F00
#define BP_ECC8_STATUS0_STATUS_AUX	8
#define BM_ECC8_STATUS0_COMPLETED_CE	0x000F0000
#define BP_ECC8_STATUS0_COMPLETED_CE	16

#define HW_ECC8_STATUS1		0x20
