TimeQuest Timing Analyzer report for pexaria
Tue Jun 17 14:52:03 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Output Enable Times
 18. Minimum Output Enable Times
 19. Output Disable Times
 20. Minimum Output Disable Times
 21. Slow 1100mV 85C Model Metastability Report
 22. Slow 1100mV 0C Model Fmax Summary
 23. Slow 1100mV 0C Model Setup Summary
 24. Slow 1100mV 0C Model Hold Summary
 25. Slow 1100mV 0C Model Recovery Summary
 26. Slow 1100mV 0C Model Removal Summary
 27. Slow 1100mV 0C Model Minimum Pulse Width Summary
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. Slow 1100mV 0C Model Metastability Report
 37. Fast 1100mV 85C Model Setup Summary
 38. Fast 1100mV 85C Model Hold Summary
 39. Fast 1100mV 85C Model Recovery Summary
 40. Fast 1100mV 85C Model Removal Summary
 41. Fast 1100mV 85C Model Minimum Pulse Width Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Fast 1100mV 85C Model Metastability Report
 51. Fast 1100mV 0C Model Setup Summary
 52. Fast 1100mV 0C Model Hold Summary
 53. Fast 1100mV 0C Model Recovery Summary
 54. Fast 1100mV 0C Model Removal Summary
 55. Fast 1100mV 0C Model Minimum Pulse Width Summary
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Output Enable Times
 61. Minimum Output Enable Times
 62. Output Disable Times
 63. Minimum Output Disable Times
 64. Fast 1100mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 900mv 0c Model)
 73. Signal Integrity Metrics (Slow 900mv 85c Model)
 74. Signal Integrity Metrics (Fast 900mv 0c Model)
 75. Signal Integrity Metrics (Fast 900mv 85c Model)
 76. Setup Transfers
 77. Hold Transfers
 78. Recovery Transfers
 79. Removal Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; pexaria                                             ;
; Device Family      ; Arria V                                             ;
; Device Name        ; 5AGXMA3D4F27C5                                      ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;   5.9%      ;
;     Processor 4            ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                          ; Status ; Read at                  ;
+--------------------------------------------------------------------------------------------------------+--------+--------------------------+
; ../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_reconfig.sdc        ; OK     ; Tue Jun 17 14:51:48 2014 ;
; ../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_reset_controller.sdc ; OK     ; Tue Jun 17 14:51:48 2014 ;
; ../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xcvr_reconfig.sdc        ; OK     ; Tue Jun 17 14:51:48 2014 ;
; ../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_reset_controller.sdc ; OK     ; Tue Jun 17 14:51:48 2014 ;
; ../../../top/gsi_pexarria5/butis_converter/pexaria.sdc                                                 ; OK     ; Tue Jun 17 14:51:48 2014 ;
+--------------------------------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Clock Name                                                                    ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                      ; Source                                                                           ; Targets                                                                           ;
+-------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; altera_reserved_tck                                                           ; Base      ; 33.333 ; 30.0 MHz  ; 0.000 ; 16.666 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                  ; { altera_reserved_tck }                                                           ;
; clk                                                                           ; Base      ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                  ; { clk }                                                                           ;
; core_clk_125m_local_i                                                         ; Base      ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                  ; { core_clk_125m_local_i }                                                         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; Generated ; 3.200  ; 312.5 MHz ; 0.000 ; 1.600  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; core_clk_125m_local_i                                                       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }   ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; Generated ; 16.000 ; 62.5 MHz  ; 0.000 ; 8.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0] ; { sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk } ;
+-------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                  ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; 62.75 MHz  ; 62.75 MHz       ; altera_reserved_tck                                                           ;      ;
; 122.76 MHz ; 122.76 MHz      ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
; 288.52 MHz ; 288.52 MHz      ; clk                                                                           ;      ;
; 325.95 MHz ; 325.95 MHz      ; core_clk_125m_local_i                                                         ;      ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                   ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; clk                                                                           ; 1.534 ; 0.000         ;
; core_clk_125m_local_i                                                         ; 4.932 ; 0.000         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.854 ; 0.000         ;
; altera_reserved_tck                                                           ; 8.699 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                    ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; core_clk_125m_local_i                                                         ; 0.317 ; 0.000         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.336 ; 0.000         ;
; clk                                                                           ; 0.341 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.373 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary                                                                 ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 6.054  ; 0.000         ;
; altera_reserved_tck                                                           ; 12.687 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary                                                                 ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.580 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.871 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; clk                                                                           ; 1.348  ; 0.000         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.600  ; 0.000         ;
; core_clk_125m_local_i                                                         ; 3.262  ; 0.000         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 6.886  ; 0.000         ;
; altera_reserved_tck                                                           ; 15.726 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck   ; 6.447  ; 9.577  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tms ; altera_reserved_tck   ; 5.867  ; 7.714  ; Rise       ; altera_reserved_tck                                                           ;
; button              ; clk                   ; 0.651  ; 0.872  ; Rise       ; clk                                                                           ;
; io2                 ; clk                   ; 2.754  ; 3.039  ; Rise       ; clk                                                                           ;
; usb_ebcyc_i         ; core_clk_125m_local_i ; -4.835 ; -4.501 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_emptyn_i        ; core_clk_125m_local_i ; -4.841 ; -4.507 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; -4.695 ; -4.353 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; -4.812 ; -4.477 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; -4.894 ; -4.561 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; -4.855 ; -4.522 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; -4.866 ; -4.533 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; -4.847 ; -4.514 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; -4.695 ; -4.353 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; -4.765 ; -4.430 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; -4.794 ; -4.459 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fulln_i         ; core_clk_125m_local_i ; -4.847 ; -4.512 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_readyn_io       ; core_clk_125m_local_i ; -4.834 ; -4.500 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_shift_i         ; core_clk_125m_local_i ; -4.780 ; -4.446 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_speed_i         ; core_clk_125m_local_i ; -4.786 ; -4.451 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                 ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck   ; 0.901  ; 0.742  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tms ; altera_reserved_tck   ; 0.718  ; 0.497  ; Rise       ; altera_reserved_tck                                                           ;
; button              ; clk                   ; 0.063  ; -0.114 ; Rise       ; clk                                                                           ;
; io2                 ; clk                   ; -0.692 ; -0.918 ; Rise       ; clk                                                                           ;
; usb_ebcyc_i         ; core_clk_125m_local_i ; 5.438  ; 5.089  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_emptyn_i        ; core_clk_125m_local_i ; 5.448  ; 5.099  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 5.502  ; 5.154  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 5.421  ; 5.071  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 5.502  ; 5.154  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 5.462  ; 5.114  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 5.474  ; 5.126  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 5.454  ; 5.106  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 5.304  ; 4.947  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 5.371  ; 5.021  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 5.402  ; 5.052  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fulln_i         ; core_clk_125m_local_i ; 5.455  ; 5.105  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_readyn_io       ; core_clk_125m_local_i ; 5.440  ; 5.091  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_shift_i         ; core_clk_125m_local_i ; 5.383  ; 5.034  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_speed_i         ; core_clk_125m_local_i ; 5.389  ; 5.039  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck   ; 6.115  ; 6.196  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tdo ; altera_reserved_tck   ; 11.578 ; 11.703 ; Fall       ; altera_reserved_tck                                                           ;
; LED2                ; clk                   ; 13.745 ; 14.765 ; Rise       ; clk                                                                           ;
; io1                 ; clk                   ; 11.445 ; 11.052 ; Rise       ; clk                                                                           ;
; io1(n)              ; clk                   ; 11.052 ; 11.445 ; Rise       ; clk                                                                           ;
; io3                 ; clk                   ; 10.782 ; 10.547 ; Rise       ; clk                                                                           ;
; io3(n)              ; clk                   ; 10.547 ; 10.782 ; Rise       ; clk                                                                           ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 10.759 ; 10.680 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 10.743 ; 10.664 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 10.725 ; 10.639 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 10.703 ; 10.617 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 10.728 ; 10.642 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 10.742 ; 10.656 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 10.710 ; 10.631 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 10.759 ; 10.680 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 10.735 ; 10.656 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fifoadr_o[*]    ; core_clk_125m_local_i ; 10.795 ; 10.714 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[0]   ; core_clk_125m_local_i ; 10.773 ; 10.684 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[1]   ; core_clk_125m_local_i ; 10.795 ; 10.714 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_pktendn_o       ; core_clk_125m_local_i ; 10.787 ; 10.698 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_rstn_o          ; core_clk_125m_local_i ; 17.469 ; 18.079 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_sloen_o         ; core_clk_125m_local_i ; 10.710 ; 10.621 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slrdn_o         ; core_clk_125m_local_i ; 10.708 ; 10.622 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slwrn_o         ; core_clk_125m_local_i ; 10.712 ; 10.633 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck   ; 5.790  ; 5.858  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tdo ; altera_reserved_tck   ; 5.583  ; 5.677  ; Fall       ; altera_reserved_tck                                                           ;
; LED2                ; clk                   ; 12.125 ; 12.965 ; Rise       ; clk                                                                           ;
; io1                 ; clk                   ; 10.343 ; 10.046 ; Rise       ; clk                                                                           ;
; io1(n)              ; clk                   ; 10.046 ; 10.343 ; Rise       ; clk                                                                           ;
; io3                 ; clk                   ; 9.794  ; 9.601  ; Rise       ; clk                                                                           ;
; io3(n)              ; clk                   ; 9.601  ; 9.794  ; Rise       ; clk                                                                           ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 10.224 ; 10.139 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 10.261 ; 10.183 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 10.243 ; 10.158 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 10.224 ; 10.139 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 10.247 ; 10.162 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 10.260 ; 10.175 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 10.231 ; 10.153 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 10.277 ; 10.199 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 10.254 ; 10.176 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fifoadr_o[*]    ; core_clk_125m_local_i ; 10.293 ; 10.205 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[0]   ; core_clk_125m_local_i ; 10.293 ; 10.205 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[1]   ; core_clk_125m_local_i ; 10.315 ; 10.235 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_pktendn_o       ; core_clk_125m_local_i ; 10.305 ; 10.217 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_rstn_o          ; core_clk_125m_local_i ; 15.133 ; 15.621 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_sloen_o         ; core_clk_125m_local_i ; 10.231 ; 10.143 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slrdn_o         ; core_clk_125m_local_i ; 10.229 ; 10.144 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slwrn_o         ; core_clk_125m_local_i ; 10.233 ; 10.155 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                  ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 10.864 ; 10.800 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 10.897 ; 10.833 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 10.909 ; 10.841 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 10.887 ; 10.819 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 10.912 ; 10.844 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 10.926 ; 10.858 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 10.864 ; 10.800 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 10.913 ; 10.849 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 10.889 ; 10.825 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                          ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 10.371 ; 10.307 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 10.401 ; 10.337 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 10.413 ; 10.345 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 10.394 ; 10.326 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 10.417 ; 10.349 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 10.430 ; 10.362 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 10.371 ; 10.307 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 10.417 ; 10.353 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 10.394 ; 10.330 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                       ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 10.782    ; 10.846    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 10.815    ; 10.879    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 10.823    ; 10.891    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 10.801    ; 10.869    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 10.826    ; 10.894    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 10.840    ; 10.908    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 10.782    ; 10.846    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 10.831    ; 10.895    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 10.807    ; 10.871    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                               ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 10.292    ; 10.356    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 10.322    ; 10.386    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 10.330    ; 10.398    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 10.311    ; 10.379    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 10.334    ; 10.402    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 10.347    ; 10.415    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 10.292    ; 10.356    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 10.338    ; 10.402    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 10.315    ; 10.379    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; 65.41 MHz  ; 65.41 MHz       ; altera_reserved_tck                                                           ;      ;
; 129.17 MHz ; 129.17 MHz      ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
; 304.79 MHz ; 304.79 MHz      ; clk                                                                           ;      ;
; 343.52 MHz ; 343.52 MHz      ; core_clk_125m_local_i                                                         ;      ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                    ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; clk                                                                           ; 1.719 ; 0.000         ;
; core_clk_125m_local_i                                                         ; 5.089 ; 0.000         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 8.258 ; 0.000         ;
; altera_reserved_tck                                                           ; 9.022 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.286 ; 0.000         ;
; core_clk_125m_local_i                                                         ; 0.292 ; 0.000         ;
; clk                                                                           ; 0.309 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.378 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary                                                                  ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 6.235  ; 0.000         ;
; altera_reserved_tck                                                           ; 12.951 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary                                                                  ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.462 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.801 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; clk                                                                           ; 1.325  ; 0.000         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.600  ; 0.000         ;
; core_clk_125m_local_i                                                         ; 3.200  ; 0.000         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 6.867  ; 0.000         ;
; altera_reserved_tck                                                           ; 15.761 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck   ; 5.952  ; 8.997  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tms ; altera_reserved_tck   ; 5.493  ; 7.278  ; Rise       ; altera_reserved_tck                                                           ;
; button              ; clk                   ; 0.475  ; 0.798  ; Rise       ; clk                                                                           ;
; io2                 ; clk                   ; 2.418  ; 2.772  ; Rise       ; clk                                                                           ;
; usb_ebcyc_i         ; core_clk_125m_local_i ; -4.788 ; -4.452 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_emptyn_i        ; core_clk_125m_local_i ; -4.800 ; -4.464 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; -4.647 ; -4.305 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; -4.764 ; -4.428 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; -4.847 ; -4.512 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; -4.809 ; -4.474 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; -4.821 ; -4.486 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; -4.803 ; -4.468 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; -4.647 ; -4.305 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; -4.719 ; -4.383 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; -4.748 ; -4.412 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fulln_i         ; core_clk_125m_local_i ; -4.805 ; -4.468 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_readyn_io       ; core_clk_125m_local_i ; -4.793 ; -4.457 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_shift_i         ; core_clk_125m_local_i ; -4.733 ; -4.397 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_speed_i         ; core_clk_125m_local_i ; -4.739 ; -4.402 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                 ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck   ; 0.950  ; 0.807  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tms ; altera_reserved_tck   ; 0.822  ; 0.546  ; Rise       ; altera_reserved_tck                                                           ;
; button              ; clk                   ; 0.203  ; -0.067 ; Rise       ; clk                                                                           ;
; io2                 ; clk                   ; -0.455 ; -0.792 ; Rise       ; clk                                                                           ;
; usb_ebcyc_i         ; core_clk_125m_local_i ; 5.322  ; 4.968  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_emptyn_i        ; core_clk_125m_local_i ; 5.338  ; 4.984  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 5.387  ; 5.034  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 5.303  ; 4.949  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 5.387  ; 5.034  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 5.346  ; 4.993  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 5.360  ; 5.007  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 5.340  ; 4.987  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 5.187  ; 4.827  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 5.256  ; 4.902  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 5.287  ; 4.933  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fulln_i         ; core_clk_125m_local_i ; 5.344  ; 4.989  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_readyn_io       ; core_clk_125m_local_i ; 5.330  ; 4.976  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_shift_i         ; core_clk_125m_local_i ; 5.266  ; 4.912  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_speed_i         ; core_clk_125m_local_i ; 5.272  ; 4.917  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck   ; 6.113  ; 6.205  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tdo ; altera_reserved_tck   ; 11.165 ; 11.302 ; Fall       ; altera_reserved_tck                                                           ;
; LED2                ; clk                   ; 13.218 ; 14.199 ; Rise       ; clk                                                                           ;
; io1                 ; clk                   ; 11.125 ; 10.633 ; Rise       ; clk                                                                           ;
; io1(n)              ; clk                   ; 10.633 ; 11.125 ; Rise       ; clk                                                                           ;
; io3                 ; clk                   ; 10.498 ; 10.174 ; Rise       ; clk                                                                           ;
; io3(n)              ; clk                   ; 10.174 ; 10.498 ; Rise       ; clk                                                                           ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 10.445 ; 10.386 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 10.427 ; 10.368 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 10.406 ; 10.343 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 10.384 ; 10.321 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 10.411 ; 10.348 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 10.425 ; 10.362 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 10.395 ; 10.336 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 10.445 ; 10.386 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 10.421 ; 10.362 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fifoadr_o[*]    ; core_clk_125m_local_i ; 10.480 ; 10.419 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[0]   ; core_clk_125m_local_i ; 10.454 ; 10.385 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[1]   ; core_clk_125m_local_i ; 10.480 ; 10.419 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_pktendn_o       ; core_clk_125m_local_i ; 10.475 ; 10.406 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_rstn_o          ; core_clk_125m_local_i ; 16.824 ; 17.399 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_sloen_o         ; core_clk_125m_local_i ; 10.392 ; 10.323 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slrdn_o         ; core_clk_125m_local_i ; 10.380 ; 10.317 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slwrn_o         ; core_clk_125m_local_i ; 10.387 ; 10.328 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck   ; 5.803  ; 5.881  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tdo ; altera_reserved_tck   ; 5.556  ; 5.663  ; Fall       ; altera_reserved_tck                                                           ;
; LED2                ; clk                   ; 11.661 ; 12.479 ; Rise       ; clk                                                                           ;
; io1                 ; clk                   ; 10.071 ; 9.680  ; Rise       ; clk                                                                           ;
; io1(n)              ; clk                   ; 9.680  ; 10.071 ; Rise       ; clk                                                                           ;
; io3                 ; clk                   ; 9.553  ; 9.278  ; Rise       ; clk                                                                           ;
; io3(n)              ; clk                   ; 9.278  ; 9.553  ; Rise       ; clk                                                                           ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 9.973  ; 9.911  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 10.013 ; 9.955  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 9.993  ; 9.931  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 9.973  ; 9.911  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 9.999  ; 9.937  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 10.011 ; 9.949  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 9.983  ; 9.925  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 10.031 ; 9.973  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 10.008 ; 9.950  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fifoadr_o[*]    ; core_clk_125m_local_i ; 10.043 ; 9.975  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[0]   ; core_clk_125m_local_i ; 10.043 ; 9.975  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[1]   ; core_clk_125m_local_i ; 10.069 ; 10.009 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_pktendn_o       ; core_clk_125m_local_i ; 10.062 ; 9.994  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_rstn_o          ; core_clk_125m_local_i ; 14.605 ; 15.063 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_sloen_o         ; core_clk_125m_local_i ; 9.982  ; 9.914  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slrdn_o         ; core_clk_125m_local_i ; 9.970  ; 9.908  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slwrn_o         ; core_clk_125m_local_i ; 9.977  ; 9.919  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                  ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 10.556 ; 10.511 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 10.588 ; 10.543 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 10.595 ; 10.550 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 10.573 ; 10.528 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 10.600 ; 10.555 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 10.614 ; 10.569 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 10.556 ; 10.511 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 10.606 ; 10.561 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 10.582 ; 10.537 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                          ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 10.131 ; 10.086 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 10.161 ; 10.116 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 10.169 ; 10.124 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 10.149 ; 10.104 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 10.175 ; 10.130 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 10.187 ; 10.142 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 10.131 ; 10.086 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 10.179 ; 10.134 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 10.156 ; 10.111 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                       ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 10.492    ; 10.537    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 10.524    ; 10.569    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 10.531    ; 10.576    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 10.509    ; 10.554    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 10.536    ; 10.581    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 10.550    ; 10.595    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 10.492    ; 10.537    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 10.542    ; 10.587    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 10.518    ; 10.563    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                               ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 10.070    ; 10.115    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 10.100    ; 10.145    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 10.108    ; 10.153    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 10.088    ; 10.133    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 10.114    ; 10.159    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 10.126    ; 10.171    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 10.070    ; 10.115    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 10.118    ; 10.163    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 10.095    ; 10.140    ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                    ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; clk                                                                           ; 2.997  ; 0.000         ;
; core_clk_125m_local_i                                                         ; 5.899  ; 0.000         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 10.538 ; 0.000         ;
; altera_reserved_tck                                                           ; 12.189 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                    ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; core_clk_125m_local_i                                                         ; 0.188 ; 0.000         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.189 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.190 ; 0.000         ;
; clk                                                                           ; 0.190 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary                                                                 ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 6.510  ; 0.000         ;
; altera_reserved_tck                                                           ; 14.636 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Removal Summary                                                                 ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.459 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.483 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.600  ; 0.000         ;
; clk                                                                           ; 1.607  ; 0.000         ;
; core_clk_125m_local_i                                                         ; 3.562  ; 0.000         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.102  ; 0.000         ;
; altera_reserved_tck                                                           ; 15.313 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck   ; 4.647  ; 8.442  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tms ; altera_reserved_tck   ; 4.606  ; 6.976  ; Rise       ; altera_reserved_tck                                                           ;
; button              ; clk                   ; -0.041 ; 0.659  ; Rise       ; clk                                                                           ;
; io2                 ; clk                   ; 1.262  ; 1.700  ; Rise       ; clk                                                                           ;
; usb_ebcyc_i         ; core_clk_125m_local_i ; -3.038 ; -2.279 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_emptyn_i        ; core_clk_125m_local_i ; -3.023 ; -2.264 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; -2.948 ; -2.187 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; -3.012 ; -2.252 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; -3.044 ; -2.305 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; -3.024 ; -2.285 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; -3.026 ; -2.287 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; -3.018 ; -2.279 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; -2.948 ; -2.187 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; -2.987 ; -2.227 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; -3.005 ; -2.245 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fulln_i         ; core_clk_125m_local_i ; -3.024 ; -2.269 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_readyn_io       ; core_clk_125m_local_i ; -3.027 ; -2.268 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_shift_i         ; core_clk_125m_local_i ; -2.986 ; -2.227 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_speed_i         ; core_clk_125m_local_i ; -2.988 ; -2.233 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                 ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck   ; 0.433  ; 0.005  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tms ; altera_reserved_tck   ; 0.316  ; -0.100 ; Rise       ; altera_reserved_tck                                                           ;
; button              ; clk                   ; 0.372  ; -0.281 ; Rise       ; clk                                                                           ;
; io2                 ; clk                   ; -0.215 ; -0.661 ; Rise       ; clk                                                                           ;
; usb_ebcyc_i         ; core_clk_125m_local_i ; 3.253  ; 2.492  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_emptyn_i        ; core_clk_125m_local_i ; 3.240  ; 2.479  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 3.261  ; 2.520  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 3.230  ; 2.468  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 3.261  ; 2.520  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 3.240  ; 2.499  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 3.243  ; 2.502  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 3.235  ; 2.494  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 3.167  ; 2.403  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 3.204  ; 2.442  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 3.222  ; 2.460  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fulln_i         ; core_clk_125m_local_i ; 3.241  ; 2.484  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_readyn_io       ; core_clk_125m_local_i ; 3.244  ; 2.483  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_shift_i         ; core_clk_125m_local_i ; 3.201  ; 2.440  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_speed_i         ; core_clk_125m_local_i ; 3.203  ; 2.446  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck   ; 3.218  ; 3.253  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tdo ; altera_reserved_tck   ; 6.831  ; 6.905  ; Fall       ; altera_reserved_tck                                                           ;
; LED2                ; clk                   ; 7.974  ; 9.304  ; Rise       ; clk                                                                           ;
; io1                 ; clk                   ; 6.968  ; 6.329  ; Rise       ; clk                                                                           ;
; io1(n)              ; clk                   ; 6.329  ; 6.968  ; Rise       ; clk                                                                           ;
; io3                 ; clk                   ; 6.461  ; 5.994  ; Rise       ; clk                                                                           ;
; io3(n)              ; clk                   ; 5.994  ; 6.461  ; Rise       ; clk                                                                           ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 6.110  ; 6.046  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 6.085  ; 6.021  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 6.070  ; 6.006  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 6.069  ; 6.005  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 6.089  ; 6.025  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 6.096  ; 6.032  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 6.073  ; 6.009  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 6.110  ; 6.046  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 6.093  ; 6.029  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fifoadr_o[*]    ; core_clk_125m_local_i ; 6.112  ; 6.044  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[0]   ; core_clk_125m_local_i ; 6.102  ; 6.031  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[1]   ; core_clk_125m_local_i ; 6.112  ; 6.044  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_pktendn_o       ; core_clk_125m_local_i ; 6.114  ; 6.043  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_rstn_o          ; core_clk_125m_local_i ; 10.027 ; 10.952 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_sloen_o         ; core_clk_125m_local_i ; 6.047  ; 5.976  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slrdn_o         ; core_clk_125m_local_i ; 6.071  ; 6.007  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slwrn_o         ; core_clk_125m_local_i ; 6.073  ; 6.009  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+---------------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck   ; 3.092 ; 3.120 ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tdo ; altera_reserved_tck   ; 3.344 ; 3.385 ; Fall       ; altera_reserved_tck                                                           ;
; LED2                ; clk                   ; 7.162 ; 8.328 ; Rise       ; clk                                                                           ;
; io1                 ; clk                   ; 6.406 ; 5.866 ; Rise       ; clk                                                                           ;
; io1(n)              ; clk                   ; 5.866 ; 6.406 ; Rise       ; clk                                                                           ;
; io3                 ; clk                   ; 5.983 ; 5.569 ; Rise       ; clk                                                                           ;
; io3(n)              ; clk                   ; 5.569 ; 5.983 ; Rise       ; clk                                                                           ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 5.893 ; 5.830 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 5.908 ; 5.845 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 5.893 ; 5.830 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 5.893 ; 5.830 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 5.912 ; 5.849 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 5.919 ; 5.856 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 5.897 ; 5.834 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 5.933 ; 5.870 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 5.916 ; 5.853 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fifoadr_o[*]    ; core_clk_125m_local_i ; 5.926 ; 5.856 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[0]   ; core_clk_125m_local_i ; 5.926 ; 5.856 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[1]   ; core_clk_125m_local_i ; 5.936 ; 5.869 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_pktendn_o       ; core_clk_125m_local_i ; 5.938 ; 5.868 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_rstn_o          ; core_clk_125m_local_i ; 8.977 ; 9.767 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_sloen_o         ; core_clk_125m_local_i ; 5.872 ; 5.802 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slrdn_o         ; core_clk_125m_local_i ; 5.896 ; 5.833 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slwrn_o         ; core_clk_125m_local_i ; 5.898 ; 5.835 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 6.132 ; 6.076 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 6.144 ; 6.088 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 6.147 ; 6.093 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 6.146 ; 6.092 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 6.166 ; 6.112 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 6.173 ; 6.119 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 6.132 ; 6.076 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 6.169 ; 6.113 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 6.152 ; 6.096 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                        ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 5.951 ; 5.895 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 5.962 ; 5.906 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 5.965 ; 5.911 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 5.965 ; 5.911 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 5.984 ; 5.930 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 5.991 ; 5.937 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 5.951 ; 5.895 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 5.987 ; 5.931 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 5.970 ; 5.914 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                       ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 6.074     ; 6.130     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 6.086     ; 6.142     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 6.091     ; 6.145     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 6.090     ; 6.144     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 6.110     ; 6.164     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 6.117     ; 6.171     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 6.074     ; 6.130     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 6.111     ; 6.167     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 6.094     ; 6.150     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                               ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 5.893     ; 5.949     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 5.904     ; 5.960     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 5.909     ; 5.963     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 5.909     ; 5.963     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 5.928     ; 5.982     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 5.935     ; 5.989     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 5.893     ; 5.949     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 5.929     ; 5.985     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 5.912     ; 5.968     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; clk                                                                           ; 3.166  ; 0.000         ;
; core_clk_125m_local_i                                                         ; 6.146  ; 0.000         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 11.217 ; 0.000         ;
; altera_reserved_tck                                                           ; 12.661 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.169 ; 0.000         ;
; core_clk_125m_local_i                                                         ; 0.175 ; 0.000         ;
; clk                                                                           ; 0.178 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.182 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary                                                                  ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 6.756  ; 0.000         ;
; altera_reserved_tck                                                           ; 14.887 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary                                                                  ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.347 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.435 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.600  ; 0.000         ;
; clk                                                                           ; 1.607  ; 0.000         ;
; core_clk_125m_local_i                                                         ; 3.557  ; 0.000         ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.100  ; 0.000         ;
; altera_reserved_tck                                                           ; 15.355 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck   ; 4.163  ; 7.197  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tms ; altera_reserved_tck   ; 4.018  ; 5.927  ; Rise       ; altera_reserved_tck                                                           ;
; button              ; clk                   ; -0.130 ; 0.583  ; Rise       ; clk                                                                           ;
; io2                 ; clk                   ; 1.067  ; 1.498  ; Rise       ; clk                                                                           ;
; usb_ebcyc_i         ; core_clk_125m_local_i ; -2.968 ; -2.212 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_emptyn_i        ; core_clk_125m_local_i ; -2.956 ; -2.200 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; -2.881 ; -2.123 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; -2.947 ; -2.190 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; -2.978 ; -2.242 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; -2.957 ; -2.221 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; -2.958 ; -2.222 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; -2.951 ; -2.215 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; -2.881 ; -2.123 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; -2.920 ; -2.163 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; -2.937 ; -2.180 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fulln_i         ; core_clk_125m_local_i ; -2.957 ; -2.205 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_readyn_io       ; core_clk_125m_local_i ; -2.960 ; -2.204 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_shift_i         ; core_clk_125m_local_i ; -2.916 ; -2.160 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_speed_i         ; core_clk_125m_local_i ; -2.918 ; -2.166 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                 ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck   ; 0.432  ; 0.004  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tms ; altera_reserved_tck   ; 0.315  ; -0.101 ; Rise       ; altera_reserved_tck                                                           ;
; button              ; clk                   ; 0.444  ; -0.224 ; Rise       ; clk                                                                           ;
; io2                 ; clk                   ; -0.103 ; -0.529 ; Rise       ; clk                                                                           ;
; usb_ebcyc_i         ; core_clk_125m_local_i ; 3.178  ; 2.419  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_emptyn_i        ; core_clk_125m_local_i ; 3.167  ; 2.408  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 3.189  ; 2.450  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 3.158  ; 2.398  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 3.189  ; 2.450  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 3.166  ; 2.427  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 3.169  ; 2.430  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 3.161  ; 2.422  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 3.093  ; 2.332  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 3.130  ; 2.370  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 3.148  ; 2.388  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fulln_i         ; core_clk_125m_local_i ; 3.168  ; 2.413  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_readyn_io       ; core_clk_125m_local_i ; 3.170  ; 2.411  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_shift_i         ; core_clk_125m_local_i ; 3.125  ; 2.366  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_speed_i         ; core_clk_125m_local_i ; 3.127  ; 2.372  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                     ;
+---------------------+-----------------------+-------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+-------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck   ; 3.220 ; 3.255  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tdo ; altera_reserved_tck   ; 6.532 ; 6.608  ; Fall       ; altera_reserved_tck                                                           ;
; LED2                ; clk                   ; 7.587 ; 8.629  ; Rise       ; clk                                                                           ;
; io1                 ; clk                   ; 6.580 ; 6.035  ; Rise       ; clk                                                                           ;
; io1(n)              ; clk                   ; 6.035 ; 6.580  ; Rise       ; clk                                                                           ;
; io3                 ; clk                   ; 6.140 ; 5.722  ; Rise       ; clk                                                                           ;
; io3(n)              ; clk                   ; 5.722 ; 6.140  ; Rise       ; clk                                                                           ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 6.011 ; 5.951  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 5.988 ; 5.928  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 5.973 ; 5.913  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 5.970 ; 5.910  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 5.990 ; 5.930  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 5.997 ; 5.937  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 5.975 ; 5.915  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 6.011 ; 5.951  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 5.994 ; 5.934  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fifoadr_o[*]    ; core_clk_125m_local_i ; 6.011 ; 5.947  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[0]   ; core_clk_125m_local_i ; 6.000 ; 5.933  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[1]   ; core_clk_125m_local_i ; 6.011 ; 5.947  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_pktendn_o       ; core_clk_125m_local_i ; 6.016 ; 5.949  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_rstn_o          ; core_clk_125m_local_i ; 9.683 ; 10.332 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_sloen_o         ; core_clk_125m_local_i ; 5.947 ; 5.880  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slrdn_o         ; core_clk_125m_local_i ; 5.972 ; 5.912  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slwrn_o         ; core_clk_125m_local_i ; 5.974 ; 5.914  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+-------+--------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+---------------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck   ; 3.101 ; 3.129 ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tdo ; altera_reserved_tck   ; 3.353 ; 3.394 ; Fall       ; altera_reserved_tck                                                           ;
; LED2                ; clk                   ; 6.836 ; 7.752 ; Rise       ; clk                                                                           ;
; io1                 ; clk                   ; 6.062 ; 5.600 ; Rise       ; clk                                                                           ;
; io1(n)              ; clk                   ; 5.600 ; 6.062 ; Rise       ; clk                                                                           ;
; io3                 ; clk                   ; 5.695 ; 5.323 ; Rise       ; clk                                                                           ;
; io3(n)              ; clk                   ; 5.323 ; 5.695 ; Rise       ; clk                                                                           ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 5.807 ; 5.747 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 5.823 ; 5.763 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 5.809 ; 5.749 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 5.807 ; 5.747 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 5.826 ; 5.766 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 5.832 ; 5.772 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 5.812 ; 5.752 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 5.846 ; 5.786 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 5.830 ; 5.770 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fifoadr_o[*]    ; core_clk_125m_local_i ; 5.837 ; 5.770 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[0]   ; core_clk_125m_local_i ; 5.837 ; 5.770 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[1]   ; core_clk_125m_local_i ; 5.847 ; 5.783 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_pktendn_o       ; core_clk_125m_local_i ; 5.852 ; 5.785 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_rstn_o          ; core_clk_125m_local_i ; 8.667 ; 9.214 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_sloen_o         ; core_clk_125m_local_i ; 5.783 ; 5.716 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slrdn_o         ; core_clk_125m_local_i ; 5.809 ; 5.749 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slwrn_o         ; core_clk_125m_local_i ; 5.811 ; 5.751 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 6.034 ; 5.978 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 6.047 ; 5.991 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 6.050 ; 5.996 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 6.047 ; 5.993 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 6.067 ; 6.013 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 6.074 ; 6.020 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 6.034 ; 5.978 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 6.070 ; 6.014 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 6.053 ; 5.997 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                        ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 5.866 ; 5.810 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 5.877 ; 5.821 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 5.881 ; 5.827 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 5.879 ; 5.825 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 5.898 ; 5.844 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 5.904 ; 5.850 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 5.866 ; 5.810 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 5.900 ; 5.844 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 5.884 ; 5.828 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                       ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 5.978     ; 6.034     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 5.991     ; 6.047     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 5.996     ; 6.050     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 5.993     ; 6.047     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 6.013     ; 6.067     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 6.020     ; 6.074     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 5.978     ; 6.034     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 6.014     ; 6.070     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 5.997     ; 6.053     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                               ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; Data Port     ; Clock Port            ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                               ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+
; usb_fd_io[*]  ; core_clk_125m_local_i ; 5.811     ; 5.867     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0] ; core_clk_125m_local_i ; 5.822     ; 5.878     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1] ; core_clk_125m_local_i ; 5.828     ; 5.882     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2] ; core_clk_125m_local_i ; 5.826     ; 5.880     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3] ; core_clk_125m_local_i ; 5.845     ; 5.899     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4] ; core_clk_125m_local_i ; 5.851     ; 5.905     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5] ; core_clk_125m_local_i ; 5.811     ; 5.867     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6] ; core_clk_125m_local_i ; 5.845     ; 5.901     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7] ; core_clk_125m_local_i ; 5.829     ; 5.885     ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------+-----------------------+-----------+-----------+------------+-------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                       ;
+--------------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                                          ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                                               ; 1.534 ; 0.169 ; 6.054    ; 0.347   ; 1.325               ;
;  altera_reserved_tck                                                           ; 8.699 ; 0.182 ; 12.687   ; 0.435   ; 15.313              ;
;  clk                                                                           ; 1.534 ; 0.178 ; N/A      ; N/A     ; 1.325               ;
;  core_clk_125m_local_i                                                         ; 4.932 ; 0.175 ; N/A      ; N/A     ; 3.200               ;
;  sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A   ; N/A   ; N/A      ; N/A     ; 1.600               ;
;  sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.854 ; 0.169 ; 6.054    ; 0.347   ; 6.867               ;
; Design-wide TNS                                                                ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                                           ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                                                                           ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  core_clk_125m_local_i                                                         ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck   ; 6.447  ; 9.577  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tms ; altera_reserved_tck   ; 5.867  ; 7.714  ; Rise       ; altera_reserved_tck                                                           ;
; button              ; clk                   ; 0.651  ; 0.872  ; Rise       ; clk                                                                           ;
; io2                 ; clk                   ; 2.754  ; 3.039  ; Rise       ; clk                                                                           ;
; usb_ebcyc_i         ; core_clk_125m_local_i ; -2.968 ; -2.212 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_emptyn_i        ; core_clk_125m_local_i ; -2.956 ; -2.200 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; -2.881 ; -2.123 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; -2.947 ; -2.190 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; -2.978 ; -2.242 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; -2.957 ; -2.221 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; -2.958 ; -2.222 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; -2.951 ; -2.215 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; -2.881 ; -2.123 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; -2.920 ; -2.163 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; -2.937 ; -2.180 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fulln_i         ; core_clk_125m_local_i ; -2.957 ; -2.205 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_readyn_io       ; core_clk_125m_local_i ; -2.960 ; -2.204 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_shift_i         ; core_clk_125m_local_i ; -2.916 ; -2.160 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_speed_i         ; core_clk_125m_local_i ; -2.918 ; -2.166 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                 ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck   ; 0.950  ; 0.807  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tms ; altera_reserved_tck   ; 0.822  ; 0.546  ; Rise       ; altera_reserved_tck                                                           ;
; button              ; clk                   ; 0.444  ; -0.067 ; Rise       ; clk                                                                           ;
; io2                 ; clk                   ; -0.103 ; -0.529 ; Rise       ; clk                                                                           ;
; usb_ebcyc_i         ; core_clk_125m_local_i ; 5.438  ; 5.089  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_emptyn_i        ; core_clk_125m_local_i ; 5.448  ; 5.099  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 5.502  ; 5.154  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 5.421  ; 5.071  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 5.502  ; 5.154  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 5.462  ; 5.114  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 5.474  ; 5.126  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 5.454  ; 5.106  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 5.304  ; 4.947  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 5.371  ; 5.021  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 5.402  ; 5.052  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fulln_i         ; core_clk_125m_local_i ; 5.455  ; 5.105  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_readyn_io       ; core_clk_125m_local_i ; 5.440  ; 5.091  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_shift_i         ; core_clk_125m_local_i ; 5.383  ; 5.034  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_speed_i         ; core_clk_125m_local_i ; 5.389  ; 5.039  ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck   ; 6.115  ; 6.205  ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tdo ; altera_reserved_tck   ; 11.578 ; 11.703 ; Fall       ; altera_reserved_tck                                                           ;
; LED2                ; clk                   ; 13.745 ; 14.765 ; Rise       ; clk                                                                           ;
; io1                 ; clk                   ; 11.445 ; 11.052 ; Rise       ; clk                                                                           ;
; io1(n)              ; clk                   ; 11.052 ; 11.445 ; Rise       ; clk                                                                           ;
; io3                 ; clk                   ; 10.782 ; 10.547 ; Rise       ; clk                                                                           ;
; io3(n)              ; clk                   ; 10.547 ; 10.782 ; Rise       ; clk                                                                           ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 10.759 ; 10.680 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 10.743 ; 10.664 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 10.725 ; 10.639 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 10.703 ; 10.617 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 10.728 ; 10.642 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 10.742 ; 10.656 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 10.710 ; 10.631 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 10.759 ; 10.680 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 10.735 ; 10.656 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fifoadr_o[*]    ; core_clk_125m_local_i ; 10.795 ; 10.714 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[0]   ; core_clk_125m_local_i ; 10.773 ; 10.684 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[1]   ; core_clk_125m_local_i ; 10.795 ; 10.714 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_pktendn_o       ; core_clk_125m_local_i ; 10.787 ; 10.698 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_rstn_o          ; core_clk_125m_local_i ; 17.469 ; 18.079 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_sloen_o         ; core_clk_125m_local_i ; 10.710 ; 10.621 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slrdn_o         ; core_clk_125m_local_i ; 10.708 ; 10.622 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slwrn_o         ; core_clk_125m_local_i ; 10.712 ; 10.633 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+--------+--------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+---------------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Data Port           ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                               ;
+---------------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck   ; 3.092 ; 3.120 ; Rise       ; altera_reserved_tck                                                           ;
; altera_reserved_tdo ; altera_reserved_tck   ; 3.344 ; 3.385 ; Fall       ; altera_reserved_tck                                                           ;
; LED2                ; clk                   ; 6.836 ; 7.752 ; Rise       ; clk                                                                           ;
; io1                 ; clk                   ; 6.062 ; 5.600 ; Rise       ; clk                                                                           ;
; io1(n)              ; clk                   ; 5.600 ; 6.062 ; Rise       ; clk                                                                           ;
; io3                 ; clk                   ; 5.695 ; 5.323 ; Rise       ; clk                                                                           ;
; io3(n)              ; clk                   ; 5.323 ; 5.695 ; Rise       ; clk                                                                           ;
; usb_fd_io[*]        ; core_clk_125m_local_i ; 5.807 ; 5.747 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[0]       ; core_clk_125m_local_i ; 5.823 ; 5.763 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[1]       ; core_clk_125m_local_i ; 5.809 ; 5.749 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[2]       ; core_clk_125m_local_i ; 5.807 ; 5.747 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[3]       ; core_clk_125m_local_i ; 5.826 ; 5.766 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[4]       ; core_clk_125m_local_i ; 5.832 ; 5.772 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[5]       ; core_clk_125m_local_i ; 5.812 ; 5.752 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[6]       ; core_clk_125m_local_i ; 5.846 ; 5.786 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fd_io[7]       ; core_clk_125m_local_i ; 5.830 ; 5.770 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_fifoadr_o[*]    ; core_clk_125m_local_i ; 5.837 ; 5.770 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[0]   ; core_clk_125m_local_i ; 5.837 ; 5.770 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  usb_fifoadr_o[1]   ; core_clk_125m_local_i ; 5.847 ; 5.783 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_pktendn_o       ; core_clk_125m_local_i ; 5.852 ; 5.785 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_rstn_o          ; core_clk_125m_local_i ; 8.667 ; 9.214 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_sloen_o         ; core_clk_125m_local_i ; 5.783 ; 5.716 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slrdn_o         ; core_clk_125m_local_i ; 5.809 ; 5.749 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; usb_slwrn_o         ; core_clk_125m_local_i ; 5.811 ; 5.751 ; Rise       ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+---------------------+-----------------------+-------+-------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; io1                 ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; io3                 ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TTLEN1              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTLEN2              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTLEN3              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTLTERM1            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTLTERM2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTLTERM3            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED5                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED6                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED7                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_rstn_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_fifoadr_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_fifoadr_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_sloen_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_slrdn_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_slwrn_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_pktendn_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_readyn_io       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_fd_io[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_fd_io[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_fd_io[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_fd_io[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_fd_io[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_fd_io[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_fd_io[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usb_fd_io[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io1(n)              ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; io3(n)              ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------------+
; Input Transition Times                                                      ;
+--------------------------+--------------+-----------------+-----------------+
; Pin                      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------------+--------------+-----------------+-----------------+
; usb_readyn_io            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_fd_io[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_fd_io[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_fd_io[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_fd_io[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_fd_io[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_fd_io[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_fd_io[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_fd_io[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; io2                      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; core_clk_125m_local_i    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; usb_emptyn_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_fulln_i              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; button                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_ebcyc_i              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_speed_i              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_shift_i              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk(n)                   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; io2(n)                   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; core_clk_125m_local_i(n) ; LVDS         ; 2000 ps         ; 2000 ps         ;
+--------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; io1                 ; LVDS         ; 0 s                 ; 0 s                 ; 0.351 V                      ; -0.351 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.1e-10 s                   ; 1.1e-10 s                   ; Yes                        ; Yes                        ; 0.351 V                     ; -0.351 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.1e-10 s                  ; 1.1e-10 s                  ; Yes                       ; Yes                       ;
; io3                 ; LVDS         ; 0 s                 ; 0 s                 ; 0.351 V                      ; -0.351 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.1e-10 s                   ; 1.1e-10 s                   ; Yes                        ; Yes                        ; 0.351 V                     ; -0.351 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.1e-10 s                  ; 1.1e-10 s                  ; Yes                       ; Yes                       ;
; TTLEN1              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.18 V              ; -0.074 V            ; 0.204 V                              ; 0.123 V                              ; 6.43e-10 s                  ; 3.83e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.6e-07 V                   ; 3.18 V             ; -0.074 V           ; 0.204 V                             ; 0.123 V                             ; 6.43e-10 s                 ; 3.83e-10 s                 ; No                        ; Yes                       ;
; TTLEN2              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.18 V              ; -0.074 V            ; 0.204 V                              ; 0.123 V                              ; 6.43e-10 s                  ; 3.83e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.6e-07 V                   ; 3.18 V             ; -0.074 V           ; 0.204 V                             ; 0.123 V                             ; 6.43e-10 s                 ; 3.83e-10 s                 ; No                        ; Yes                       ;
; TTLEN3              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.36e-07 V                   ; 3.19 V              ; -0.0746 V           ; 0.205 V                              ; 0.111 V                              ; 6.39e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.36e-07 V                  ; 3.19 V             ; -0.0746 V          ; 0.205 V                             ; 0.111 V                             ; 6.39e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; TTLTERM1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3e-07 V                      ; 3.16 V              ; -0.0438 V           ; 0.208 V                              ; 0.142 V                              ; 6.67e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3e-07 V                     ; 3.16 V             ; -0.0438 V          ; 0.208 V                             ; 0.142 V                             ; 6.67e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; TTLTERM2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.18 V              ; -0.074 V            ; 0.204 V                              ; 0.123 V                              ; 6.43e-10 s                  ; 3.83e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.6e-07 V                   ; 3.18 V             ; -0.074 V           ; 0.204 V                             ; 0.123 V                             ; 6.43e-10 s                 ; 3.83e-10 s                 ; No                        ; Yes                       ;
; TTLTERM3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.18 V              ; -0.074 V            ; 0.204 V                              ; 0.123 V                              ; 6.43e-10 s                  ; 3.83e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.6e-07 V                   ; 3.18 V             ; -0.074 V           ; 0.204 V                             ; 0.123 V                             ; 6.43e-10 s                 ; 3.83e-10 s                 ; No                        ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.06e-07 V                   ; 2.42 V              ; -0.0497 V           ; 0.184 V                              ; 0.113 V                              ; 4.51e-10 s                  ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.06e-07 V                  ; 2.42 V             ; -0.0497 V          ; 0.184 V                             ; 0.113 V                             ; 4.51e-10 s                 ; 4.41e-10 s                 ; No                        ; Yes                       ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.01e-07 V                   ; 2.41 V              ; -0.0344 V           ; 0.195 V                              ; 0.125 V                              ; 4.58e-10 s                  ; 4.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.01e-07 V                  ; 2.41 V             ; -0.0344 V          ; 0.195 V                             ; 0.125 V                             ; 4.58e-10 s                 ; 4.59e-10 s                 ; No                        ; Yes                       ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.01e-07 V                   ; 2.41 V              ; -0.0344 V           ; 0.195 V                              ; 0.125 V                              ; 4.58e-10 s                  ; 4.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.01e-07 V                  ; 2.41 V             ; -0.0344 V          ; 0.195 V                             ; 0.125 V                             ; 4.58e-10 s                 ; 4.59e-10 s                 ; No                        ; Yes                       ;
; LED4                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.06e-07 V                   ; 2.42 V              ; -0.0497 V           ; 0.184 V                              ; 0.113 V                              ; 4.51e-10 s                  ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.06e-07 V                  ; 2.42 V             ; -0.0497 V          ; 0.184 V                             ; 0.113 V                             ; 4.51e-10 s                 ; 4.41e-10 s                 ; No                        ; Yes                       ;
; LED5                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.06e-07 V                   ; 2.42 V              ; -0.0497 V           ; 0.184 V                              ; 0.113 V                              ; 4.51e-10 s                  ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.06e-07 V                  ; 2.42 V             ; -0.0497 V          ; 0.184 V                             ; 0.113 V                             ; 4.51e-10 s                 ; 4.41e-10 s                 ; No                        ; Yes                       ;
; LED6                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.01e-07 V                   ; 2.41 V              ; -0.0344 V           ; 0.195 V                              ; 0.125 V                              ; 4.58e-10 s                  ; 4.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.01e-07 V                  ; 2.41 V             ; -0.0344 V          ; 0.195 V                             ; 0.125 V                             ; 4.58e-10 s                 ; 4.59e-10 s                 ; No                        ; Yes                       ;
; LED7                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.01e-07 V                   ; 2.41 V              ; -0.0344 V           ; 0.195 V                              ; 0.125 V                              ; 4.58e-10 s                  ; 4.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.01e-07 V                  ; 2.41 V             ; -0.0344 V          ; 0.195 V                             ; 0.125 V                             ; 4.58e-10 s                 ; 4.59e-10 s                 ; No                        ; Yes                       ;
; usb_rstn_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.18 V              ; -0.074 V            ; 0.204 V                              ; 0.123 V                              ; 6.43e-10 s                  ; 3.83e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.6e-07 V                   ; 3.18 V             ; -0.074 V           ; 0.204 V                             ; 0.123 V                             ; 6.43e-10 s                 ; 3.83e-10 s                 ; No                        ; Yes                       ;
; usb_fifoadr_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.36e-07 V                   ; 3.19 V              ; -0.0746 V           ; 0.205 V                              ; 0.111 V                              ; 6.39e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.36e-07 V                  ; 3.19 V             ; -0.0746 V          ; 0.205 V                             ; 0.111 V                             ; 6.39e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; usb_fifoadr_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.18 V              ; -0.074 V            ; 0.204 V                              ; 0.123 V                              ; 6.43e-10 s                  ; 3.83e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.6e-07 V                   ; 3.18 V             ; -0.074 V           ; 0.204 V                             ; 0.123 V                             ; 6.43e-10 s                 ; 3.83e-10 s                 ; No                        ; Yes                       ;
; usb_sloen_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.36e-07 V                   ; 3.19 V              ; -0.0746 V           ; 0.205 V                              ; 0.111 V                              ; 6.39e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.36e-07 V                  ; 3.19 V             ; -0.0746 V          ; 0.205 V                             ; 0.111 V                             ; 6.39e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; usb_slrdn_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3e-07 V                      ; 3.16 V              ; -0.0438 V           ; 0.208 V                              ; 0.142 V                              ; 6.67e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3e-07 V                     ; 3.16 V             ; -0.0438 V          ; 0.208 V                             ; 0.142 V                             ; 6.67e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; usb_slwrn_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3e-07 V                      ; 3.18 V              ; -0.062 V            ; 0.203 V                              ; 0.129 V                              ; 6.54e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3e-07 V                     ; 3.18 V             ; -0.062 V           ; 0.203 V                             ; 0.129 V                             ; 6.54e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
; usb_pktendn_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.36e-07 V                   ; 3.19 V              ; -0.0746 V           ; 0.205 V                              ; 0.111 V                              ; 6.39e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.36e-07 V                  ; 3.19 V             ; -0.0746 V          ; 0.205 V                             ; 0.111 V                             ; 6.39e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; usb_readyn_io       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.18 V              ; -0.074 V            ; 0.204 V                              ; 0.123 V                              ; 6.43e-10 s                  ; 3.83e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.6e-07 V                   ; 3.18 V             ; -0.074 V           ; 0.204 V                             ; 0.123 V                             ; 6.43e-10 s                 ; 3.83e-10 s                 ; No                        ; Yes                       ;
; usb_fd_io[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3e-07 V                      ; 3.18 V              ; -0.062 V            ; 0.203 V                              ; 0.129 V                              ; 6.54e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3e-07 V                     ; 3.18 V             ; -0.062 V           ; 0.203 V                             ; 0.129 V                             ; 6.54e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
; usb_fd_io[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3e-07 V                      ; 3.16 V              ; -0.0438 V           ; 0.208 V                              ; 0.142 V                              ; 6.67e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3e-07 V                     ; 3.16 V             ; -0.0438 V          ; 0.208 V                             ; 0.142 V                             ; 6.67e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; usb_fd_io[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3e-07 V                      ; 3.16 V              ; -0.0438 V           ; 0.208 V                              ; 0.142 V                              ; 6.67e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3e-07 V                     ; 3.16 V             ; -0.0438 V          ; 0.208 V                             ; 0.142 V                             ; 6.67e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; usb_fd_io[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3e-07 V                      ; 3.16 V              ; -0.0438 V           ; 0.208 V                              ; 0.142 V                              ; 6.67e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3e-07 V                     ; 3.16 V             ; -0.0438 V          ; 0.208 V                             ; 0.142 V                             ; 6.67e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; usb_fd_io[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3e-07 V                      ; 3.16 V              ; -0.0438 V           ; 0.208 V                              ; 0.142 V                              ; 6.67e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3e-07 V                     ; 3.16 V             ; -0.0438 V          ; 0.208 V                             ; 0.142 V                             ; 6.67e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; usb_fd_io[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3e-07 V                      ; 3.18 V              ; -0.062 V            ; 0.203 V                              ; 0.129 V                              ; 6.54e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3e-07 V                     ; 3.18 V             ; -0.062 V           ; 0.203 V                             ; 0.129 V                             ; 6.54e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
; usb_fd_io[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3e-07 V                      ; 3.18 V              ; -0.062 V            ; 0.203 V                              ; 0.129 V                              ; 6.54e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3e-07 V                     ; 3.18 V             ; -0.062 V           ; 0.203 V                             ; 0.129 V                             ; 6.54e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
; usb_fd_io[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3e-07 V                      ; 3.18 V              ; -0.062 V            ; 0.203 V                              ; 0.129 V                              ; 6.54e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3e-07 V                     ; 3.18 V             ; -0.062 V           ; 0.203 V                             ; 0.129 V                             ; 6.54e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.81e-07 V                   ; 2.42 V              ; -0.0699 V           ; 0.305 V                              ; 0.104 V                              ; 3.07e-10 s                  ; 4.13e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.81e-07 V                  ; 2.42 V             ; -0.0699 V          ; 0.305 V                             ; 0.104 V                             ; 3.07e-10 s                 ; 4.13e-10 s                 ; No                        ; No                        ;
; io1(n)              ; LVDS         ; 0 s                 ; 0 s                 ; 0.351 V                      ; -0.351 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.1e-10 s                   ; 1.1e-10 s                   ; Yes                        ; Yes                        ; 0.351 V                     ; -0.351 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.1e-10 s                  ; 1.1e-10 s                  ; Yes                       ; Yes                       ;
; io3(n)              ; LVDS         ; 0 s                 ; 0 s                 ; 0.351 V                      ; -0.351 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.1e-10 s                   ; 1.1e-10 s                   ; Yes                        ; Yes                        ; 0.351 V                     ; -0.351 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.1e-10 s                  ; 1.1e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; io1                 ; LVDS         ; 0 s                 ; 0 s                 ; 0.319 V                      ; -0.319 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.15e-10 s                  ; 1.15e-10 s                  ; Yes                        ; Yes                        ; 0.319 V                     ; -0.319 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.15e-10 s                 ; 1.15e-10 s                 ; Yes                       ; Yes                       ;
; io3                 ; LVDS         ; 0 s                 ; 0 s                 ; 0.319 V                      ; -0.319 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.15e-10 s                  ; 1.15e-10 s                  ; Yes                        ; Yes                        ; 0.319 V                     ; -0.319 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.15e-10 s                 ; 1.15e-10 s                 ; Yes                       ; Yes                       ;
; TTLEN1              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-05 V                   ; 3.11 V              ; -0.0694 V           ; 0.183 V                              ; 0.203 V                              ; 7.05e-10 s                  ; 4.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-05 V                  ; 3.11 V             ; -0.0694 V          ; 0.183 V                             ; 0.203 V                             ; 7.05e-10 s                 ; 4.33e-10 s                 ; Yes                       ; Yes                       ;
; TTLEN2              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-05 V                   ; 3.11 V              ; -0.0694 V           ; 0.183 V                              ; 0.203 V                              ; 7.05e-10 s                  ; 4.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-05 V                  ; 3.11 V             ; -0.0694 V          ; 0.183 V                             ; 0.203 V                             ; 7.05e-10 s                 ; 4.33e-10 s                 ; Yes                       ; Yes                       ;
; TTLEN3              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.63e-05 V                   ; 3.12 V              ; -0.0682 V           ; 0.188 V                              ; 0.189 V                              ; 7e-10 s                     ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 2.63e-05 V                  ; 3.12 V             ; -0.0682 V          ; 0.188 V                             ; 0.189 V                             ; 7e-10 s                    ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; TTLTERM1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.18e-05 V                   ; 3.1 V               ; -0.0446 V           ; 0.092 V                              ; 0.292 V                              ; 7.48e-10 s                  ; 4.73e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.18e-05 V                  ; 3.1 V              ; -0.0446 V          ; 0.092 V                             ; 0.292 V                             ; 7.48e-10 s                 ; 4.73e-10 s                 ; Yes                       ; Yes                       ;
; TTLTERM2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-05 V                   ; 3.11 V              ; -0.0694 V           ; 0.183 V                              ; 0.203 V                              ; 7.05e-10 s                  ; 4.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-05 V                  ; 3.11 V             ; -0.0694 V          ; 0.183 V                             ; 0.203 V                             ; 7.05e-10 s                 ; 4.33e-10 s                 ; Yes                       ; Yes                       ;
; TTLTERM3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-05 V                   ; 3.11 V              ; -0.0694 V           ; 0.183 V                              ; 0.203 V                              ; 7.05e-10 s                  ; 4.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-05 V                  ; 3.11 V             ; -0.0694 V          ; 0.183 V                             ; 0.203 V                             ; 7.05e-10 s                 ; 4.33e-10 s                 ; Yes                       ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.43e-05 V                   ; 2.39 V              ; -0.033 V            ; 0.202 V                              ; 0.178 V                              ; 4.69e-10 s                  ; 4.81e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.43e-05 V                  ; 2.39 V             ; -0.033 V           ; 0.202 V                             ; 0.178 V                             ; 4.69e-10 s                 ; 4.81e-10 s                 ; No                        ; Yes                       ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.38e-05 V                   ; 2.38 V              ; -0.0222 V           ; 0.224 V                              ; 0.076 V                              ; 4.79e-10 s                  ; 5.39e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.38e-05 V                  ; 2.38 V             ; -0.0222 V          ; 0.224 V                             ; 0.076 V                             ; 4.79e-10 s                 ; 5.39e-10 s                 ; No                        ; Yes                       ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.38e-05 V                   ; 2.38 V              ; -0.0222 V           ; 0.224 V                              ; 0.076 V                              ; 4.79e-10 s                  ; 5.39e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.38e-05 V                  ; 2.38 V             ; -0.0222 V          ; 0.224 V                             ; 0.076 V                             ; 4.79e-10 s                 ; 5.39e-10 s                 ; No                        ; Yes                       ;
; LED4                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.43e-05 V                   ; 2.39 V              ; -0.033 V            ; 0.202 V                              ; 0.178 V                              ; 4.69e-10 s                  ; 4.81e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.43e-05 V                  ; 2.39 V             ; -0.033 V           ; 0.202 V                             ; 0.178 V                             ; 4.69e-10 s                 ; 4.81e-10 s                 ; No                        ; Yes                       ;
; LED5                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.43e-05 V                   ; 2.39 V              ; -0.033 V            ; 0.202 V                              ; 0.178 V                              ; 4.69e-10 s                  ; 4.81e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.43e-05 V                  ; 2.39 V             ; -0.033 V           ; 0.202 V                             ; 0.178 V                             ; 4.69e-10 s                 ; 4.81e-10 s                 ; No                        ; Yes                       ;
; LED6                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.38e-05 V                   ; 2.38 V              ; -0.0222 V           ; 0.224 V                              ; 0.076 V                              ; 4.79e-10 s                  ; 5.39e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.38e-05 V                  ; 2.38 V             ; -0.0222 V          ; 0.224 V                             ; 0.076 V                             ; 4.79e-10 s                 ; 5.39e-10 s                 ; No                        ; Yes                       ;
; LED7                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.38e-05 V                   ; 2.38 V              ; -0.0222 V           ; 0.224 V                              ; 0.076 V                              ; 4.79e-10 s                  ; 5.39e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.38e-05 V                  ; 2.38 V             ; -0.0222 V          ; 0.224 V                             ; 0.076 V                             ; 4.79e-10 s                 ; 5.39e-10 s                 ; No                        ; Yes                       ;
; usb_rstn_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-05 V                   ; 3.11 V              ; -0.0694 V           ; 0.183 V                              ; 0.203 V                              ; 7.05e-10 s                  ; 4.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-05 V                  ; 3.11 V             ; -0.0694 V          ; 0.183 V                             ; 0.203 V                             ; 7.05e-10 s                 ; 4.33e-10 s                 ; Yes                       ; Yes                       ;
; usb_fifoadr_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.63e-05 V                   ; 3.12 V              ; -0.0682 V           ; 0.188 V                              ; 0.189 V                              ; 7e-10 s                     ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 2.63e-05 V                  ; 3.12 V             ; -0.0682 V          ; 0.188 V                             ; 0.189 V                             ; 7e-10 s                    ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; usb_fifoadr_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-05 V                   ; 3.11 V              ; -0.0694 V           ; 0.183 V                              ; 0.203 V                              ; 7.05e-10 s                  ; 4.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-05 V                  ; 3.11 V             ; -0.0694 V          ; 0.183 V                             ; 0.203 V                             ; 7.05e-10 s                 ; 4.33e-10 s                 ; Yes                       ; Yes                       ;
; usb_sloen_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.63e-05 V                   ; 3.12 V              ; -0.0682 V           ; 0.188 V                              ; 0.189 V                              ; 7e-10 s                     ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 2.63e-05 V                  ; 3.12 V             ; -0.0682 V          ; 0.188 V                             ; 0.189 V                             ; 7e-10 s                    ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; usb_slrdn_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.18e-05 V                   ; 3.1 V               ; -0.0446 V           ; 0.092 V                              ; 0.292 V                              ; 7.48e-10 s                  ; 4.73e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.18e-05 V                  ; 3.1 V              ; -0.0446 V          ; 0.092 V                             ; 0.292 V                             ; 7.48e-10 s                 ; 4.73e-10 s                 ; Yes                       ; Yes                       ;
; usb_slwrn_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.18e-05 V                   ; 3.11 V              ; -0.0589 V           ; 0.185 V                              ; 0.232 V                              ; 7.2e-10 s                   ; 4.41e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.18e-05 V                  ; 3.11 V             ; -0.0589 V          ; 0.185 V                             ; 0.232 V                             ; 7.2e-10 s                  ; 4.41e-10 s                 ; Yes                       ; Yes                       ;
; usb_pktendn_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.63e-05 V                   ; 3.12 V              ; -0.0682 V           ; 0.188 V                              ; 0.189 V                              ; 7e-10 s                     ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 2.63e-05 V                  ; 3.12 V             ; -0.0682 V          ; 0.188 V                             ; 0.189 V                             ; 7e-10 s                    ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; usb_readyn_io       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-05 V                   ; 3.11 V              ; -0.0694 V           ; 0.183 V                              ; 0.203 V                              ; 7.05e-10 s                  ; 4.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-05 V                  ; 3.11 V             ; -0.0694 V          ; 0.183 V                             ; 0.203 V                             ; 7.05e-10 s                 ; 4.33e-10 s                 ; Yes                       ; Yes                       ;
; usb_fd_io[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.18e-05 V                   ; 3.11 V              ; -0.0589 V           ; 0.185 V                              ; 0.232 V                              ; 7.2e-10 s                   ; 4.41e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.18e-05 V                  ; 3.11 V             ; -0.0589 V          ; 0.185 V                             ; 0.232 V                             ; 7.2e-10 s                  ; 4.41e-10 s                 ; Yes                       ; Yes                       ;
; usb_fd_io[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.18e-05 V                   ; 3.1 V               ; -0.0446 V           ; 0.092 V                              ; 0.292 V                              ; 7.48e-10 s                  ; 4.73e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.18e-05 V                  ; 3.1 V              ; -0.0446 V          ; 0.092 V                             ; 0.292 V                             ; 7.48e-10 s                 ; 4.73e-10 s                 ; Yes                       ; Yes                       ;
; usb_fd_io[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.18e-05 V                   ; 3.1 V               ; -0.0446 V           ; 0.092 V                              ; 0.292 V                              ; 7.48e-10 s                  ; 4.73e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.18e-05 V                  ; 3.1 V              ; -0.0446 V          ; 0.092 V                             ; 0.292 V                             ; 7.48e-10 s                 ; 4.73e-10 s                 ; Yes                       ; Yes                       ;
; usb_fd_io[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.18e-05 V                   ; 3.1 V               ; -0.0446 V           ; 0.092 V                              ; 0.292 V                              ; 7.48e-10 s                  ; 4.73e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.18e-05 V                  ; 3.1 V              ; -0.0446 V          ; 0.092 V                             ; 0.292 V                             ; 7.48e-10 s                 ; 4.73e-10 s                 ; Yes                       ; Yes                       ;
; usb_fd_io[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.18e-05 V                   ; 3.1 V               ; -0.0446 V           ; 0.092 V                              ; 0.292 V                              ; 7.48e-10 s                  ; 4.73e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.18e-05 V                  ; 3.1 V              ; -0.0446 V          ; 0.092 V                             ; 0.292 V                             ; 7.48e-10 s                 ; 4.73e-10 s                 ; Yes                       ; Yes                       ;
; usb_fd_io[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.18e-05 V                   ; 3.11 V              ; -0.0589 V           ; 0.185 V                              ; 0.232 V                              ; 7.2e-10 s                   ; 4.41e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.18e-05 V                  ; 3.11 V             ; -0.0589 V          ; 0.185 V                             ; 0.232 V                             ; 7.2e-10 s                  ; 4.41e-10 s                 ; Yes                       ; Yes                       ;
; usb_fd_io[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.18e-05 V                   ; 3.11 V              ; -0.0589 V           ; 0.185 V                              ; 0.232 V                              ; 7.2e-10 s                   ; 4.41e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.18e-05 V                  ; 3.11 V             ; -0.0589 V          ; 0.185 V                             ; 0.232 V                             ; 7.2e-10 s                  ; 4.41e-10 s                 ; Yes                       ; Yes                       ;
; usb_fd_io[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.18e-05 V                   ; 3.11 V              ; -0.0589 V           ; 0.185 V                              ; 0.232 V                              ; 7.2e-10 s                   ; 4.41e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.18e-05 V                  ; 3.11 V             ; -0.0589 V          ; 0.185 V                             ; 0.232 V                             ; 7.2e-10 s                  ; 4.41e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-05 V                   ; 2.39 V              ; -0.0453 V           ; 0.15 V                               ; 0.123 V                              ; 4.56e-10 s                  ; 4.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.13e-05 V                  ; 2.39 V             ; -0.0453 V          ; 0.15 V                              ; 0.123 V                             ; 4.56e-10 s                 ; 4.45e-10 s                 ; No                        ; Yes                       ;
; io1(n)              ; LVDS         ; 0 s                 ; 0 s                 ; 0.319 V                      ; -0.319 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.15e-10 s                  ; 1.15e-10 s                  ; Yes                        ; Yes                        ; 0.319 V                     ; -0.319 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.15e-10 s                 ; 1.15e-10 s                 ; Yes                       ; Yes                       ;
; io3(n)              ; LVDS         ; 0 s                 ; 0 s                 ; 0.319 V                      ; -0.319 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.15e-10 s                  ; 1.15e-10 s                  ; Yes                        ; Yes                        ; 0.319 V                     ; -0.319 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.15e-10 s                 ; 1.15e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; io1                 ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; io3                 ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; TTLEN1              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; TTLEN2              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; TTLEN3              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; TTLTERM1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; TTLTERM2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; TTLTERM3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.97e-06 V                   ; 2.93 V              ; -0.12 V             ; 0.322 V                              ; 0.296 V                              ; 2.71e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 3.97e-06 V                  ; 2.93 V             ; -0.12 V            ; 0.322 V                             ; 0.296 V                             ; 2.71e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.85e-06 V                   ; 2.9 V               ; -0.0978 V           ; 0.335 V                              ; 0.142 V                              ; 2.8e-10 s                   ; 4.21e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.85e-06 V                  ; 2.9 V              ; -0.0978 V          ; 0.335 V                             ; 0.142 V                             ; 2.8e-10 s                  ; 4.21e-10 s                 ; No                        ; No                        ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.85e-06 V                   ; 2.9 V               ; -0.0978 V           ; 0.335 V                              ; 0.142 V                              ; 2.8e-10 s                   ; 4.21e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.85e-06 V                  ; 2.9 V              ; -0.0978 V          ; 0.335 V                             ; 0.142 V                             ; 2.8e-10 s                  ; 4.21e-10 s                 ; No                        ; No                        ;
; LED4                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.97e-06 V                   ; 2.93 V              ; -0.12 V             ; 0.322 V                              ; 0.296 V                              ; 2.71e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 3.97e-06 V                  ; 2.93 V             ; -0.12 V            ; 0.322 V                             ; 0.296 V                             ; 2.71e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; LED5                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.97e-06 V                   ; 2.93 V              ; -0.12 V             ; 0.322 V                              ; 0.296 V                              ; 2.71e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 3.97e-06 V                  ; 2.93 V             ; -0.12 V            ; 0.322 V                             ; 0.296 V                             ; 2.71e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; LED6                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.85e-06 V                   ; 2.9 V               ; -0.0978 V           ; 0.335 V                              ; 0.142 V                              ; 2.8e-10 s                   ; 4.21e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.85e-06 V                  ; 2.9 V              ; -0.0978 V          ; 0.335 V                             ; 0.142 V                             ; 2.8e-10 s                  ; 4.21e-10 s                 ; No                        ; No                        ;
; LED7                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.85e-06 V                   ; 2.9 V               ; -0.0978 V           ; 0.335 V                              ; 0.142 V                              ; 2.8e-10 s                   ; 4.21e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.85e-06 V                  ; 2.9 V              ; -0.0978 V          ; 0.335 V                             ; 0.142 V                             ; 2.8e-10 s                  ; 4.21e-10 s                 ; No                        ; No                        ;
; usb_rstn_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; usb_fifoadr_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; usb_fifoadr_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; usb_sloen_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; usb_slrdn_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; usb_slwrn_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; usb_pktendn_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; usb_readyn_io       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; usb_fd_io[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; usb_fd_io[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; usb_fd_io[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; usb_fd_io[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; usb_fd_io[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; usb_fd_io[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; usb_fd_io[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; usb_fd_io[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.5e-06 V                    ; 2.93 V              ; -0.143 V            ; 0.281 V                              ; 0.237 V                              ; 2.66e-10 s                  ; 2.54e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.5e-06 V                   ; 2.93 V             ; -0.143 V           ; 0.281 V                             ; 0.237 V                             ; 2.66e-10 s                 ; 2.54e-10 s                 ; No                        ; Yes                       ;
; io1(n)              ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; io3(n)              ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; io1                 ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; io3                 ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; TTLEN1              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; TTLEN2              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; TTLEN3              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; TTLTERM1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; TTLTERM2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; TTLTERM3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.97e-06 V                   ; 2.93 V              ; -0.12 V             ; 0.322 V                              ; 0.296 V                              ; 2.71e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 3.97e-06 V                  ; 2.93 V             ; -0.12 V            ; 0.322 V                             ; 0.296 V                             ; 2.71e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.85e-06 V                   ; 2.9 V               ; -0.0978 V           ; 0.335 V                              ; 0.142 V                              ; 2.8e-10 s                   ; 4.21e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.85e-06 V                  ; 2.9 V              ; -0.0978 V          ; 0.335 V                             ; 0.142 V                             ; 2.8e-10 s                  ; 4.21e-10 s                 ; No                        ; No                        ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.85e-06 V                   ; 2.9 V               ; -0.0978 V           ; 0.335 V                              ; 0.142 V                              ; 2.8e-10 s                   ; 4.21e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.85e-06 V                  ; 2.9 V              ; -0.0978 V          ; 0.335 V                             ; 0.142 V                             ; 2.8e-10 s                  ; 4.21e-10 s                 ; No                        ; No                        ;
; LED4                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.97e-06 V                   ; 2.93 V              ; -0.12 V             ; 0.322 V                              ; 0.296 V                              ; 2.71e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 3.97e-06 V                  ; 2.93 V             ; -0.12 V            ; 0.322 V                             ; 0.296 V                             ; 2.71e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; LED5                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.97e-06 V                   ; 2.93 V              ; -0.12 V             ; 0.322 V                              ; 0.296 V                              ; 2.71e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 3.97e-06 V                  ; 2.93 V             ; -0.12 V            ; 0.322 V                             ; 0.296 V                             ; 2.71e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; LED6                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.85e-06 V                   ; 2.9 V               ; -0.0978 V           ; 0.335 V                              ; 0.142 V                              ; 2.8e-10 s                   ; 4.21e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.85e-06 V                  ; 2.9 V              ; -0.0978 V          ; 0.335 V                             ; 0.142 V                             ; 2.8e-10 s                  ; 4.21e-10 s                 ; No                        ; No                        ;
; LED7                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.85e-06 V                   ; 2.9 V               ; -0.0978 V           ; 0.335 V                              ; 0.142 V                              ; 2.8e-10 s                   ; 4.21e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.85e-06 V                  ; 2.9 V              ; -0.0978 V          ; 0.335 V                             ; 0.142 V                             ; 2.8e-10 s                  ; 4.21e-10 s                 ; No                        ; No                        ;
; usb_rstn_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; usb_fifoadr_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; usb_fifoadr_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; usb_sloen_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; usb_slrdn_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; usb_slwrn_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; usb_pktendn_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; usb_readyn_io       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; usb_fd_io[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; usb_fd_io[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; usb_fd_io[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; usb_fd_io[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; usb_fd_io[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; usb_fd_io[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; usb_fd_io[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; usb_fd_io[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.5e-06 V                    ; 2.93 V              ; -0.143 V            ; 0.281 V                              ; 0.237 V                              ; 2.66e-10 s                  ; 2.54e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.5e-06 V                   ; 2.93 V             ; -0.143 V           ; 0.281 V                             ; 0.237 V                             ; 2.66e-10 s                 ; 2.54e-10 s                 ; No                        ; Yes                       ;
; io1(n)              ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; io3(n)              ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 4487       ; 0        ; 45       ; 0        ;
; clk                                                                           ; altera_reserved_tck                                                           ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                           ; clk                                                                           ; false path ; 0        ; 0        ; 0        ;
; clk                                                                           ; clk                                                                           ; 2763       ; 0        ; 0        ; 0        ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clk                                                                           ; false path ; 0        ; 0        ; 0        ;
; core_clk_125m_local_i                                                         ; core_clk_125m_local_i                                                         ; 125        ; 0        ; 0        ; 0        ;
; clk                                                                           ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; false path ; 0        ; 0        ; 0        ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 16706      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 4487       ; 0        ; 45       ; 0        ;
; clk                                                                           ; altera_reserved_tck                                                           ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                           ; clk                                                                           ; false path ; 0        ; 0        ; 0        ;
; clk                                                                           ; clk                                                                           ; 2763       ; 0        ; 0        ; 0        ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clk                                                                           ; false path ; 0        ; 0        ; 0        ;
; core_clk_125m_local_i                                                         ; core_clk_125m_local_i                                                         ; 125        ; 0        ; 0        ; 0        ;
; clk                                                                           ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; false path ; 0        ; 0        ; 0        ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 16706      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 96         ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                           ; clk                                                                           ; false path ; 0        ; 0        ; 0        ;
; core_clk_125m_local_i                                                         ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 3          ; 0        ; 0        ; 0        ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 579        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 96         ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                           ; clk                                                                           ; false path ; 0        ; 0        ; 0        ;
; core_clk_125m_local_i                                                         ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 3          ; 0        ; 0        ; 0        ;
; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 579        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 84    ; 84   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 39    ; 39   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Jun 17 14:51:42 2014
Info: Command: quartus_sta pexaria -c pexaria
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "alt_xcvr_reconfig" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity alt_xcvr_reconfig -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip" -library arria5_pcie_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity alt_xcvr_reconfig -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip" -library arria5_phy_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity alt_xcvr_reconfig -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip" -library arria5_pcie_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity alt_xcvr_reconfig -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip" -library arria5_phy_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity alt_xcvr_reconfig -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip" -library arria5_pcie_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity alt_xcvr_reconfig -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip" -library arria5_phy_reconf was ignored
Warning (20013): Ignored assignments for entity "altera_xcvr_det_latency" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_det_latency -entity altera_xcvr_det_latency -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.qip" -library arria5_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_xcvr_det_latency -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.qip" -library arria5_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity altera_xcvr_det_latency -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.qip" -library arria5_phy was ignored
Warning (20013): Ignored assignments for entity "altpcie_av_hip_ast_hwtcl" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pcie_av_hip_ast -entity altpcie_av_hip_ast_hwtcl -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip" -library arria5_pcie_hip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altpcie_av_hip_ast_hwtcl -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip" -library arria5_pcie_hip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity altpcie_av_hip_ast_hwtcl -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip" -library arria5_pcie_hip was ignored
Warning (20013): Ignored assignments for entity "arria5_pcie_hip" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pcie_av_hip_ast -entity arria5_pcie_hip -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip" -library arria5_pcie_hip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity arria5_pcie_hip -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip" -library arria5_pcie_hip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity arria5_pcie_hip -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip" -library arria5_pcie_hip was ignored
Warning (20013): Ignored assignments for entity "arria5_pcie_reconf" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity arria5_pcie_reconf -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip" -library arria5_pcie_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity arria5_pcie_reconf -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip" -library arria5_pcie_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity arria5_pcie_reconf -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip" -library arria5_pcie_reconf was ignored
Warning (20013): Ignored assignments for entity "arria5_phy" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_det_latency -entity arria5_phy -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.qip" -library arria5_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity arria5_phy -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.qip" -library arria5_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity arria5_phy -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.qip" -library arria5_phy was ignored
Warning (20013): Ignored assignments for entity "arria5_phy_reconf" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity arria5_phy_reconf -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip" -library arria5_phy_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity arria5_phy_reconf -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip" -library arria5_phy_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity arria5_phy_reconf -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip" -library arria5_phy_reconf was ignored
Warning (20013): Ignored assignments for entity "dmtd_pll5" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity dmtd_pll5 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.qip" -library dmtd_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity dmtd_pll5 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.qip" -library dmtd_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity dmtd_pll5 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.qip" -library dmtd_pll5 was ignored
Warning (20013): Ignored assignments for entity "dmtd_pll5_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity dmtd_pll5_0002 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.qip" -library dmtd_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity dmtd_pll5_0002 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.qip" -library dmtd_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity dmtd_pll5_0002 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.qip" -library dmtd_pll5 was ignored
Warning (20013): Ignored assignments for entity "ref_pll5" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ref_pll5 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.qip" -library ref_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity ref_pll5 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.qip" -library ref_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ref_pll5 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.qip" -library ref_pll5 was ignored
Warning (20013): Ignored assignments for entity "ref_pll5_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ref_pll5_0002 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.qip" -library ref_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity ref_pll5_0002 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.qip" -library ref_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ref_pll5_0002 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.qip" -library ref_pll5 was ignored
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_reset
        Info (332166): set_false_path                                  -to {*|altera_reset:*|locked[2]}
        Info (332166): set_false_path -from {*|altera_reset:*|waiting} -to {*|altera_reset:*|nresets*}
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qsta_default_script.tcl(1087): *|altera_reset:*|locked[2] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1087): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1087): *|altera_reset:*|waiting could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at qsta_default_script.tcl(1087): *|altera_reset:*|nresets* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1087): Argument <from> is not an object ID
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1087): Argument <to> is not an object ID
Info (332104): Reading SDC File: '../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_reconfig.sdc'
Warning (332174): Ignored filter at av_xcvr_reconfig.sdc(42): *|basic|a5|reg_init[0]|clk could not be matched with a pin
Info (332104): Reading SDC File: '../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xcvr_reconfig.sdc'
Info (332104): Reading SDC File: '../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../../../top/gsi_pexarria5/butis_converter/pexaria.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 8.000 -waveform {0.000 4.000} -name core_clk_125m_local_i core_clk_125m_local_i
    Info (332110): create_generated_clock -source {sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]} -divide_by 5 -duty_cycle 50.00 -name {sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 1.534
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.534               0.000 clk 
    Info (332119):     4.932               0.000 core_clk_125m_local_i 
    Info (332119):     7.854               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.699               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.317               0.000 core_clk_125m_local_i 
    Info (332119):     0.336               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.341               0.000 clk 
    Info (332119):     0.373               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.054
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.054               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    12.687               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.580               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.871               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 1.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.348               0.000 clk 
    Info (332119):     1.600               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     3.262               0.000 core_clk_125m_local_i 
    Info (332119):     6.886               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    15.726               0.000 altera_reserved_tck 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.719               0.000 clk 
    Info (332119):     5.089               0.000 core_clk_125m_local_i 
    Info (332119):     8.258               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.022               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.286
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.286               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.292               0.000 core_clk_125m_local_i 
    Info (332119):     0.309               0.000 clk 
    Info (332119):     0.378               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.235               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    12.951               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.462               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.801               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 1.325
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.325               0.000 clk 
    Info (332119):     1.600               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     3.200               0.000 core_clk_125m_local_i 
    Info (332119):     6.867               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    15.761               0.000 altera_reserved_tck 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.997
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.997               0.000 clk 
    Info (332119):     5.899               0.000 core_clk_125m_local_i 
    Info (332119):    10.538               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    12.189               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.188               0.000 core_clk_125m_local_i 
    Info (332119):     0.189               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.190               0.000 altera_reserved_tck 
    Info (332119):     0.190               0.000 clk 
Info (332146): Worst-case recovery slack is 6.510
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.510               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    14.636               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.459
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.459               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.483               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 1.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.600               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.607               0.000 clk 
    Info (332119):     3.562               0.000 core_clk_125m_local_i 
    Info (332119):     7.102               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    15.313               0.000 altera_reserved_tck 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.166               0.000 clk 
    Info (332119):     6.146               0.000 core_clk_125m_local_i 
    Info (332119):    11.217               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    12.661               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.169               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.175               0.000 core_clk_125m_local_i 
    Info (332119):     0.178               0.000 clk 
    Info (332119):     0.182               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.756               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    14.887               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.347               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.435               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 1.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.600               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.607               0.000 clk 
    Info (332119):     3.557               0.000 core_clk_125m_local_i 
    Info (332119):     7.100               0.000 sys_inst|sys_pll5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    15.355               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 1406 megabytes
    Info: Processing ended: Tue Jun 17 14:52:03 2014
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:23


