
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003967                       # Number of seconds simulated
sim_ticks                                  3967222908                       # Number of ticks simulated
final_tick                               533538567162                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 304218                       # Simulator instruction rate (inst/s)
host_op_rate                                   385137                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 297854                       # Simulator tick rate (ticks/s)
host_mem_usage                               16921384                       # Number of bytes of host memory used
host_seconds                                 13319.35                       # Real time elapsed on the host
sim_insts                                  4051985854                       # Number of instructions simulated
sim_ops                                    5129774281                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       570112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       570112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       248832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       354816                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1765504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       397568                       # Number of bytes written to this memory
system.physmem.bytes_written::total            397568                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4454                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4454                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1944                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2772                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13793                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3106                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3106                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1451897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    143705563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1290575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    143705563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1290575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     62721961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1419633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     89436870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               445022637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1451897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1290575                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1290575                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1419633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5452681                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         100213174                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              100213174                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         100213174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1451897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    143705563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1290575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    143705563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1290575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     62721961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1419633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     89436870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              545235811                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9513725                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3083591                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531436                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206468                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258337                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194339                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299923                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8784                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319996                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16782193                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3083591                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494262                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596828                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038237                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1092993                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633289                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92368                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8838417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.329880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.285116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5241589     59.30%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354908      4.02%     63.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337476      3.82%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315830      3.57%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          262617      2.97%     73.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188342      2.13%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134573      1.52%     77.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209174      2.37%     79.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793908     20.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8838417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.324120                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.763998                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475096                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1059128                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437124                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42333                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824733                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496648                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3881                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19952288                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10490                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824733                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657442                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         636960                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       138145                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290303                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290831                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19357053                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          281                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        160225                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80630                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26834470                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90178089                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90178089                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10039298                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3584                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1893                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           705393                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015206                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23753                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       425032                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18043527                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3502                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604478                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23817                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5710567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17462316                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          249                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8838417                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.652386                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.832914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3352409     37.93%     37.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1714638     19.40%     57.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1362389     15.41%     72.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816249      9.24%     81.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       832788      9.42%     91.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380895      4.31%     95.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242273      2.74%     98.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67158      0.76%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69618      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8838417                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63904     58.84%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20504     18.88%     77.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24199     22.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012248     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200599      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543242     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       846795      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604478                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.535096                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108607                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007437                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38179796                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23757823                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14713085                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45780                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667442                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          235                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233236                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824733                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         544871                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15885                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18047030                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84987                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899804                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015206                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1419                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          235                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122133                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238771                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14364897                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465660                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       239580                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299471                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018535                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            833811                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.509913                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14244951                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234425                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9204374                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24907144                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.496199                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369548                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5808705                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205613                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8013684                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.527286                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.094038                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3425725     42.75%     42.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047954     25.56%     68.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       848975     10.59%     78.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431031      5.38%     84.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449670      5.61%     89.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226452      2.83%     92.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155927      1.95%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89908      1.12%     95.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338042      4.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8013684                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338042                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25723382                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36921061                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5525                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 675308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.951372                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.951372                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.051113                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.051113                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64932290                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19476127                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18717966                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 9513725                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3099877                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2513262                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       210633                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1283008                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1216524                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          329709                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9155                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3241614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17079042                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3099877                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1546233                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3603798                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1109485                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        812219                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1595254                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8551645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.462298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4947847     57.86%     57.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          225151      2.63%     60.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          256260      3.00%     63.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          466975      5.46%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          212568      2.49%     71.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          323953      3.79%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          176415      2.06%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          150235      1.76%     79.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1792241     20.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8551645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.325832                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.795200                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3420769                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       764988                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3438692                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35255                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        891938                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       527962                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3221                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20327589                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4742                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        891938                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3608027                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         169959                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       336629                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3282275                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       262810                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19530481                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5253                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140768                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76112                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          982                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27341397                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90981437                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90981437                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16824044                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10517317                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4183                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2541                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           675955                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1822158                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       931316                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13624                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       316637                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18348057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4186                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14771335                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29523                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6193486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18562797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          858                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8551645                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.727309                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915825                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3136466     36.68%     36.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1764163     20.63%     57.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1214997     14.21%     71.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       835129      9.77%     81.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       694377      8.12%     89.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       376852      4.41%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       370753      4.34%     98.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        85759      1.00%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73149      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8551645                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         106843     76.99%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14818     10.68%     87.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17110     12.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12315203     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209142      1.42%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1627      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1473477      9.98%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       771886      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14771335                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.552634                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             138773                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009395                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38262609                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24545874                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14342679                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14910108                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29528                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       712377                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235862                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        891938                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          68181                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9571                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18352246                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64391                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1822158                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       931316                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2526                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6957                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          155                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124155                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120980                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245135                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14491944                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1374195                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       279389                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2116729                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2051742                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            742534                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.523267                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14353766                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14342679                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9390260                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26350074                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.507578                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356366                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9861053                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12111297                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6240988                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213380                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7659706                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.581170                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147564                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3165655     41.33%     41.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2021192     26.39%     67.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       829083     10.82%     78.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       413369      5.40%     83.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       423322      5.53%     89.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166755      2.18%     91.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181953      2.38%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93965      1.23%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       364412      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7659706                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9861053                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12111297                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1805230                       # Number of memory references committed
system.switch_cpus1.commit.loads              1109780                       # Number of loads committed
system.switch_cpus1.commit.membars               1654                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1741232                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10911309                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246426                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       364412                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25647410                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37597339                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 962080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9861053                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12111297                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9861053                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.964778                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.964778                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.036508                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.036508                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65150847                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19826129                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18808915                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3322                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 9513725                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3387552                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2766186                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       225235                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1418018                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1323234                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          358143                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10017                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3494380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18538227                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3387552                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1681377                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3892557                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1210223                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        661546                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1714794                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97975                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9030228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.364646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5137671     56.89%     56.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          268817      2.98%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          293669      3.25%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          444513      4.92%     68.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          204073      2.26%     70.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          297537      3.29%     73.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          199588      2.21%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          148908      1.65%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2035452     22.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9030228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356070                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.948577                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3678695                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       616137                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3723725                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        31025                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        980645                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       568789                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1101                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      22187488                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        980645                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3867036                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         115614                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       261117                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3564863                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       240945                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21375802                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           71                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        140488                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        69616                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29883369                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     99554661                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     99554661                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18248637                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11634598                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3664                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1869                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           634050                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1977216                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1030446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10994                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       342412                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19987111                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15930354                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        32025                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6862013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20994667                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9030228                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.764114                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.932283                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3214692     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1931257     21.39%     56.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1257713     13.93%     70.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       847677      9.39%     80.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       780672      8.65%     88.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       430729      4.77%     93.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       391918      4.34%     98.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        91761      1.02%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        83809      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9030228                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         119805     77.97%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16892     10.99%     88.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16962     11.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13288292     83.41%     83.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211427      1.33%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1795      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1588804      9.97%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       840036      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15930354                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.674460                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             153659                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009646                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     41076620                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26852946                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15466168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16084013                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        22690                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       782600                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       274173                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        980645                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          70009                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13826                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19990798                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52850                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1977216                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1030446                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1862                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          143                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       136963                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       125907                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       262870                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15637862                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1480501                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       292492                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2290251                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2215307                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            809750                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.643716                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15479235                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15466168                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10127249                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28767026                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.625669                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352044                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10634431                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13093889                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6896843                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3658                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       227309                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8049583                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626654                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.165946                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3162770     39.29%     39.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2240674     27.84%     67.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       892700     11.09%     78.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       447701      5.56%     83.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       411245      5.11%     88.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       188463      2.34%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       203286      2.53%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       104251      1.30%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       398493      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8049583                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10634431                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13093889                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1950867                       # Number of memory references committed
system.switch_cpus2.commit.loads              1194605                       # Number of loads committed
system.switch_cpus2.commit.membars               1822                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1890654                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11795726                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       269983                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       398493                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27641640                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40963293                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 483497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10634431                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13093889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10634431                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.894615                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.894615                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.117799                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.117799                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        70213549                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21437670                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20395430                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3644                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 9513725                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3178893                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2589731                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213320                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1282446                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1230309                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          333798                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9394                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3171926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17570859                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3178893                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1564107                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3868312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1149115                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        940019                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1551369                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8912009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.440138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.285730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5043697     56.59%     56.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          339624      3.81%     60.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          275881      3.10%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          664357      7.45%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          176982      1.99%     72.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          237518      2.67%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          164800      1.85%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95446      1.07%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1913704     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8912009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.334138                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.846896                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3310136                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       925984                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3720390                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24074                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        931423                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       540866                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21059762                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1675                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        931423                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3552262                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         115070                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       460895                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3497265                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       355089                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20316349                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          291                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        141845                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       115581                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     28409515                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94853164                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94853164                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17418242                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10991273                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4309                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2605                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           998394                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1913166                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       991055                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20567                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       336285                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19183841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15205362                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30884                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6613314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20387089                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          847                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8912009                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.706165                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.890814                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3302614     37.06%     37.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1845060     20.70%     57.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1202862     13.50%     71.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       892860     10.02%     81.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       774690      8.69%     89.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       404362      4.54%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       346274      3.89%     98.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        68512      0.77%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74775      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8912009                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          90226     69.29%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20532     15.77%     85.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19451     14.94%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12639145     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212218      1.40%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1698      0.01%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1516961      9.98%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       835340      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15205362                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.598255                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             130211                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008563                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39483828                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25801656                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14817529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15335573                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        58425                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       759364                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          372                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       251252                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          137                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        931423                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          65126                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8243                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19188160                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44193                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1913166                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       991055                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2586                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          190                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       123198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251066                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14965853                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1422119                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       239509                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2236222                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2109362                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            814103                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.573080                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14827519                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14817529                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9639538                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27389007                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.557490                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351949                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10207260                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12545858                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6642380                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216819                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7980586                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.572047                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.129285                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3273865     41.02%     41.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2131226     26.71%     67.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       859197     10.77%     78.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       493978      6.19%     84.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       395720      4.96%     89.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       164346      2.06%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       196154      2.46%     94.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        96030      1.20%     95.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       370070      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7980586                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10207260                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12545858                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1893605                       # Number of memory references committed
system.switch_cpus3.commit.loads              1153802                       # Number of loads committed
system.switch_cpus3.commit.membars               1724                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1799610                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11307755                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255803                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       370070                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26798585                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39308547                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 601716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10207260                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12545858                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10207260                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.932055                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.932055                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.072898                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.072898                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67324075                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20462538                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19409142                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3462                       # number of misc regfile writes
system.l20.replacements                          4504                       # number of replacements
system.l20.tagsinuse                      1023.422095                       # Cycle average of tags in use
system.l20.total_refs                           22531                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5528                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.075796                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.186883                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.055397                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   733.303145                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           271.876671                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010925                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006890                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.716116                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.265505                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999436                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         6003                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6004                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             951                       # number of Writeback hits
system.l20.Writeback_hits::total                  951                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   47                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         6050                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6051                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         6050                       # number of overall hits
system.l20.overall_hits::total                   6051                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4454                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4499                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4454                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4499                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4454                       # number of overall misses
system.l20.overall_misses::total                 4499                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     14039824                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    761745881                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      775785705                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     14039824                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    761745881                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       775785705                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     14039824                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    761745881                       # number of overall miss cycles
system.l20.overall_miss_latency::total      775785705                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10457                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10503                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          951                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              951                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               47                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10504                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10550                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10504                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10550                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.425935                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.428354                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.424029                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.426445                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.424029                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.426445                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 311996.088889                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 171025.119219                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 172435.142254                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 311996.088889                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 171025.119219                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 172435.142254                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 311996.088889                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 171025.119219                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 172435.142254                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 624                       # number of writebacks
system.l20.writebacks::total                      624                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4454                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4499                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4454                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4499                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4454                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4499                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     13528072                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    711060970                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    724589042                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     13528072                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    711060970                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    724589042                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     13528072                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    711060970                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    724589042                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.425935                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.428354                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.424029                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.426445                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.424029                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.426445                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 300623.822222                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 159645.480467                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 161055.577239                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 300623.822222                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 159645.480467                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 161055.577239                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 300623.822222                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 159645.480467                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 161055.577239                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4497                       # number of replacements
system.l21.tagsinuse                      1022.973157                       # Cycle average of tags in use
system.l21.total_refs                           18492                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5517                       # Sample count of references to valid blocks.
system.l21.avg_refs                          3.351822                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.172204                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.673157                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   731.616988                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           272.510808                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.007981                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.010423                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.714470                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.266124                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998997                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2999                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3003                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             847                       # number of Writeback hits
system.l21.Writeback_hits::total                  847                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3051                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3055                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3051                       # number of overall hits
system.l21.overall_hits::total                   3055                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4443                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4483                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           11                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 11                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4454                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4494                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4454                       # number of overall misses
system.l21.overall_misses::total                 4494                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     17365716                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    733706570                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      751072286                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      2364448                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      2364448                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     17365716                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    736071018                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       753436734                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     17365716                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    736071018                       # number of overall miss cycles
system.l21.overall_miss_latency::total      753436734                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7442                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7486                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          847                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              847                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           63                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               63                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7505                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7549                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7505                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7549                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.597017                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.598851                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.174603                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.174603                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.593471                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.595311                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.593471                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.595311                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 434142.900000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 165137.647986                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 167537.873299                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 214949.818182                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 214949.818182                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 434142.900000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 165260.668612                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 167653.923899                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 434142.900000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 165260.668612                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 167653.923899                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 566                       # number of writebacks
system.l21.writebacks::total                      566                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4443                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4483                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           11                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            11                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4454                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4494                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4454                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4494                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     16895894                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    681237166                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    698133060                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      2234797                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      2234797                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     16895894                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    683471963                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    700367857                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     16895894                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    683471963                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    700367857                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.597017                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.598851                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.174603                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.174603                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.593471                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.595311                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.593471                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.595311                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 422397.350000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 153328.194013                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155728.989516                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 203163.363636                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 203163.363636                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 422397.350000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 153451.271441                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155845.095016                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 422397.350000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 153451.271441                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155845.095016                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1990                       # number of replacements
system.l22.tagsinuse                      1022.757051                       # Cycle average of tags in use
system.l22.total_refs                           50185                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3011                       # Sample count of references to valid blocks.
system.l22.avg_refs                         16.667220                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.310478                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.089047                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   593.198869                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           405.158657                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.010069                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.013759                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.579296                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.395663                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998786                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2802                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2804                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1015                       # number of Writeback hits
system.l22.Writeback_hits::total                 1015                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           56                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         2858                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2860                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         2858                       # number of overall hits
system.l22.overall_hits::total                   2860                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1945                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1985                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1945                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1985                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1945                       # number of overall misses
system.l22.overall_misses::total                 1985                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14385626                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    298798569                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      313184195                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14385626                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    298798569                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       313184195                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14385626                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    298798569                       # number of overall miss cycles
system.l22.overall_miss_latency::total      313184195                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4747                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4789                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1015                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1015                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           56                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4803                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4845                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4803                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4845                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.409732                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.414492                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.404955                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.409701                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.404955                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.409701                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 359640.650000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 153623.942931                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 157775.413098                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 359640.650000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 153623.942931                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 157775.413098                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 359640.650000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 153623.942931                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 157775.413098                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 670                       # number of writebacks
system.l22.writebacks::total                      670                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1944                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1984                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1944                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1984                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1944                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1984                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     13930604                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    276563601                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    290494205                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     13930604                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    276563601                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    290494205                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     13930604                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    276563601                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    290494205                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.409522                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.414283                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.404747                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.409494                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.404747                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.409494                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 348265.100000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 142265.226852                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 146418.450101                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 348265.100000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 142265.226852                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 146418.450101                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 348265.100000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 142265.226852                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 146418.450101                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2823                       # number of replacements
system.l23.tagsinuse                      1023.031693                       # Cycle average of tags in use
system.l23.total_refs                           33256                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3847                       # Sample count of references to valid blocks.
system.l23.avg_refs                          8.644658                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.258712                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     9.863710                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   714.856218                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           281.053052                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.016854                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.009633                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.698102                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.274466                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999054                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2873                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2874                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1842                       # number of Writeback hits
system.l23.Writeback_hits::total                 1842                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2925                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2926                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2925                       # number of overall hits
system.l23.overall_hits::total                   2926                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2771                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2815                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2772                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2816                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2772                       # number of overall misses
system.l23.overall_misses::total                 2816                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     14927932                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    418906958                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      433834890                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        66393                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        66393                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     14927932                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    418973351                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       433901283                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     14927932                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    418973351                       # number of overall miss cycles
system.l23.overall_miss_latency::total      433901283                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5644                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5689                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1842                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1842                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5697                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5742                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5697                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5742                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.490964                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.494815                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.486572                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.490421                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.486572                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.490421                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 339271.181818                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 151175.372790                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 154115.413854                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        66393                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        66393                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 339271.181818                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 151144.787518                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 154084.262429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 339271.181818                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 151144.787518                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 154084.262429                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1246                       # number of writebacks
system.l23.writebacks::total                     1246                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2771                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2815                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2772                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2816                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2772                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2816                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     14425621                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    387221927                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    401647548                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        55063                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        55063                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     14425621                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    387276990                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    401702611                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     14425621                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    387276990                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    401702611                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.490964                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.494815                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.486572                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.490421                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.486572                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.490421                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 327855.022727                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139740.861422                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 142681.189343                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        55063                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        55063                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 327855.022727                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139710.313853                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 142650.074929                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 327855.022727                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139710.313853                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 142650.074929                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.602279                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641911                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706374.635434                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.557292                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.044987                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064996                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862252                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927247                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633217                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633217                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633217                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633217                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633217                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633217                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           72                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           72                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           72                       # number of overall misses
system.cpu0.icache.overall_misses::total           72                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25904275                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25904275                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25904275                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25904275                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25904275                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25904275                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633289                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633289                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633289                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633289                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633289                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633289                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 359781.597222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 359781.597222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 359781.597222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 359781.597222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 359781.597222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 359781.597222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           26                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           26                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           26                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     14213066                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     14213066                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     14213066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     14213066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     14213066                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     14213066                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 308979.695652                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 308979.695652                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 308979.695652                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 308979.695652                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 308979.695652                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 308979.695652                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10504                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373115                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10760                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16205.679833                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.335217                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.664783                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899747                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100253                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128366                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128366                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1745                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1745                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906841                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906841                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906841                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906841                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37907                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37907                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          170                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38077                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38077                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38077                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38077                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3083340193                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3083340193                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5576718                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5576718                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3088916911                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3088916911                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3088916911                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3088916911                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166273                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166273                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944918                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944918                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944918                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944918                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032503                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032503                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000218                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019578                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019578                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019578                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019578                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 81339.599362                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81339.599362                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32804.223529                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32804.223529                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 81122.906505                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81122.906505                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 81122.906505                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81122.906505                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          951                       # number of writebacks
system.cpu0.dcache.writebacks::total              951                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27450                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27450                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          123                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27573                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27573                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27573                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27573                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10457                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10504                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10504                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10504                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10504                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    815724605                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    815724605                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       765403                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       765403                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    816490008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    816490008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    816490008                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    816490008                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005401                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005401                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005401                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005401                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78007.516974                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78007.516974                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 16285.170213                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16285.170213                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77731.341203                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77731.341203                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77731.341203                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77731.341203                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.572790                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006639437                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1950851.622093                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.572790                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063418                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819828                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1595191                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1595191                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1595191                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1595191                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1595191                       # number of overall hits
system.cpu1.icache.overall_hits::total        1595191                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total           63                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     34518030                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     34518030                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     34518030                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     34518030                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     34518030                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     34518030                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1595254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1595254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1595254                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1595254                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1595254                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1595254                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 547905.238095                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 547905.238095                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 547905.238095                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 547905.238095                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 547905.238095                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 547905.238095                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        77391                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs        77391                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     17497631                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     17497631                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     17497631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     17497631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     17497631                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     17497631                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 397673.431818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 397673.431818                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 397673.431818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 397673.431818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 397673.431818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 397673.431818                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7505                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165321200                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7761                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21301.533308                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.016589                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.983411                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886784                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113216                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1069702                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1069702                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       691845                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        691845                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2474                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2474                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1661                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1661                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1761547                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1761547                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1761547                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1761547                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15572                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          213                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15785                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15785                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15785                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15785                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1705839930                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1705839930                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     12696700                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     12696700                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1718536630                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1718536630                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1718536630                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1718536630                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1085274                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1085274                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       692058                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       692058                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1661                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1661                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1777332                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1777332                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1777332                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1777332                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014348                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014348                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000308                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000308                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008881                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008881                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008881                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008881                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109545.333291                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109545.333291                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 59608.920188                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59608.920188                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108871.500158                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108871.500158                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108871.500158                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108871.500158                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          847                       # number of writebacks
system.cpu1.dcache.writebacks::total              847                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8130                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8130                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          150                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8280                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8280                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8280                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8280                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7442                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7442                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7505                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7505                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7505                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7505                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    763687293                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    763687293                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3621840                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3621840                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    767309133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    767309133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    767309133                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    767309133                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006857                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006857                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004223                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004223                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004223                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004223                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102618.555899                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102618.555899                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 57489.523810                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57489.523810                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102239.724584                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102239.724584                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102239.724584                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102239.724584                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               499.878463                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004763300                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1993577.976190                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.878463                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060703                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.801087                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1714737                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1714737                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1714737                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1714737                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1714737                       # number of overall hits
system.cpu2.icache.overall_hits::total        1714737                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     20044219                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20044219                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     20044219                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20044219                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     20044219                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20044219                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1714794                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1714794                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1714794                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1714794                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1714794                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1714794                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 351652.964912                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 351652.964912                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 351652.964912                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 351652.964912                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 351652.964912                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 351652.964912                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     14471892                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14471892                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     14471892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14471892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     14471892                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14471892                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 344568.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 344568.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 344568.857143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 344568.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 344568.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 344568.857143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4803                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153922995                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5059                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              30425.577189                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.977056                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.022944                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886629                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113371                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1160538                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1160538                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       752418                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        752418                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1823                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1823                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1822                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1822                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1912956                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1912956                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1912956                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1912956                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11998                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11998                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          179                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          179                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12177                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12177                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12177                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12177                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1140175159                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1140175159                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5651536                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5651536                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1145826695                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1145826695                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1145826695                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1145826695                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1172536                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1172536                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       752597                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       752597                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1925133                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1925133                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1925133                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1925133                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010233                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010233                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000238                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000238                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006325                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006325                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006325                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006325                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 95030.434989                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95030.434989                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31572.826816                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31572.826816                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 94097.618050                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94097.618050                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 94097.618050                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94097.618050                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1015                       # number of writebacks
system.cpu2.dcache.writebacks::total             1015                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7251                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7251                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          123                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7374                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7374                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7374                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7374                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4747                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4747                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4803                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4803                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4803                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4803                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    324180682                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    324180682                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1194744                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1194744                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    325375426                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    325375426                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    325375426                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    325375426                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002495                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002495                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002495                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002495                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 68291.696229                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 68291.696229                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21334.714286                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21334.714286                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 67744.206954                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 67744.206954                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 67744.206954                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 67744.206954                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               515.721756                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004767970                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1935969.113680                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.721756                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.066862                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.826477                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1551306                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1551306                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1551306                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1551306                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1551306                       # number of overall hits
system.cpu3.icache.overall_hits::total        1551306                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           63                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           63                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           63                       # number of overall misses
system.cpu3.icache.overall_misses::total           63                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     21790562                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     21790562                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     21790562                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     21790562                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     21790562                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     21790562                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1551369                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1551369                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1551369                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1551369                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1551369                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1551369                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 345881.936508                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 345881.936508                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 345881.936508                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 345881.936508                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 345881.936508                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 345881.936508                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     15076948                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     15076948                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     15076948                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     15076948                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     15076948                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     15076948                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 335043.288889                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 335043.288889                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 335043.288889                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 335043.288889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 335043.288889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 335043.288889                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5697                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158231552                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5953                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26580.136402                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.797709                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.202291                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882022                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117978                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1078721                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1078721                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       735623                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        735623                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1876                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1876                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1731                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1731                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1814344                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1814344                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1814344                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1814344                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14785                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14785                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          542                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          542                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15327                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15327                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15327                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15327                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1555781149                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1555781149                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     58099981                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     58099981                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1613881130                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1613881130                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1613881130                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1613881130                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1093506                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1093506                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       736165                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       736165                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1731                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1731                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1829671                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1829671                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1829671                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1829671                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013521                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013521                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000736                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000736                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008377                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008377                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008377                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008377                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 105226.996889                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105226.996889                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 107195.536900                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 107195.536900                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 105296.609252                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 105296.609252                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 105296.609252                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 105296.609252                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       589070                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       117814                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1842                       # number of writebacks
system.cpu3.dcache.writebacks::total             1842                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9141                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9141                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          489                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          489                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9630                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9630                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9630                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9630                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5644                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5644                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5697                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5697                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5697                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5697                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    448754259                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    448754259                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1132501                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1132501                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    449886760                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    449886760                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    449886760                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    449886760                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005161                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005161                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003114                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003114                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003114                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003114                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 79509.967931                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 79509.967931                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21367.943396                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21367.943396                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 78969.064420                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 78969.064420                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 78969.064420                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 78969.064420                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
