{
  "module_name": "registers.h",
  "hash_id": "7190fe15db154d5a85458b26d02e4888b040245b969aca16b343c1ceb260133b",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/da9062/registers.h",
  "human_readable_source": " \n \n\n#ifndef __DA9062_H__\n#define __DA9062_H__\n\n#define DA9062_PMIC_DEVICE_ID\t\t0x62\n#define DA9062_PMIC_VARIANT_MRC_AA\t0x01\n#define DA9062_PMIC_VARIANT_VRC_DA9061\t0x01\n#define DA9062_PMIC_VARIANT_VRC_DA9062\t0x02\n\n#define DA9062_I2C_PAGE_SEL_SHIFT\t1\n\n \n\n#define DA9062AA_PAGE_CON\t\t0x000\n#define DA9062AA_STATUS_A\t\t0x001\n#define DA9062AA_STATUS_B\t\t0x002\n#define DA9062AA_STATUS_D\t\t0x004\n#define DA9062AA_FAULT_LOG\t\t0x005\n#define DA9062AA_EVENT_A\t\t0x006\n#define DA9062AA_EVENT_B\t\t0x007\n#define DA9062AA_EVENT_C\t\t0x008\n#define DA9062AA_IRQ_MASK_A\t\t0x00A\n#define DA9062AA_IRQ_MASK_B\t\t0x00B\n#define DA9062AA_IRQ_MASK_C\t\t0x00C\n#define DA9062AA_CONTROL_A\t\t0x00E\n#define DA9062AA_CONTROL_B\t\t0x00F\n#define DA9062AA_CONTROL_C\t\t0x010\n#define DA9062AA_CONTROL_D\t\t0x011\n#define DA9062AA_CONTROL_E\t\t0x012\n#define DA9062AA_CONTROL_F\t\t0x013\n#define DA9062AA_PD_DIS\t\t\t0x014\n#define DA9062AA_GPIO_0_1\t\t0x015\n#define DA9062AA_GPIO_2_3\t\t0x016\n#define DA9062AA_GPIO_4\t\t\t0x017\n#define DA9062AA_GPIO_WKUP_MODE\t\t0x01C\n#define DA9062AA_GPIO_MODE0_4\t\t0x01D\n#define DA9062AA_GPIO_OUT0_2\t\t0x01E\n#define DA9062AA_GPIO_OUT3_4\t\t0x01F\n#define DA9062AA_BUCK2_CONT\t\t0x020\n#define DA9062AA_BUCK1_CONT\t\t0x021\n#define DA9062AA_BUCK4_CONT\t\t0x022\n#define DA9062AA_BUCK3_CONT\t\t0x024\n#define DA9062AA_LDO1_CONT\t\t0x026\n#define DA9062AA_LDO2_CONT\t\t0x027\n#define DA9062AA_LDO3_CONT\t\t0x028\n#define DA9062AA_LDO4_CONT\t\t0x029\n#define DA9062AA_DVC_1\t\t\t0x032\n#define DA9062AA_COUNT_S\t\t0x040\n#define DA9062AA_COUNT_MI\t\t0x041\n#define DA9062AA_COUNT_H\t\t0x042\n#define DA9062AA_COUNT_D\t\t0x043\n#define DA9062AA_COUNT_MO\t\t0x044\n#define DA9062AA_COUNT_Y\t\t0x045\n#define DA9062AA_ALARM_S\t\t0x046\n#define DA9062AA_ALARM_MI\t\t0x047\n#define DA9062AA_ALARM_H\t\t0x048\n#define DA9062AA_ALARM_D\t\t0x049\n#define DA9062AA_ALARM_MO\t\t0x04A\n#define DA9062AA_ALARM_Y\t\t0x04B\n#define DA9062AA_SECOND_A\t\t0x04C\n#define DA9062AA_SECOND_B\t\t0x04D\n#define DA9062AA_SECOND_C\t\t0x04E\n#define DA9062AA_SECOND_D\t\t0x04F\n#define DA9062AA_SEQ\t\t\t0x081\n#define DA9062AA_SEQ_TIMER\t\t0x082\n#define DA9062AA_ID_2_1\t\t\t0x083\n#define DA9062AA_ID_4_3\t\t\t0x084\n#define DA9062AA_ID_12_11\t\t0x088\n#define DA9062AA_ID_14_13\t\t0x089\n#define DA9062AA_ID_16_15\t\t0x08A\n#define DA9062AA_ID_22_21\t\t0x08D\n#define DA9062AA_ID_24_23\t\t0x08E\n#define DA9062AA_ID_26_25\t\t0x08F\n#define DA9062AA_ID_28_27\t\t0x090\n#define DA9062AA_ID_30_29\t\t0x091\n#define DA9062AA_ID_32_31\t\t0x092\n#define DA9062AA_SEQ_A\t\t\t0x095\n#define DA9062AA_SEQ_B\t\t\t0x096\n#define DA9062AA_WAIT\t\t\t0x097\n#define DA9062AA_EN_32K\t\t\t0x098\n#define DA9062AA_RESET\t\t\t0x099\n#define DA9062AA_BUCK_ILIM_A\t\t0x09A\n#define DA9062AA_BUCK_ILIM_B\t\t0x09B\n#define DA9062AA_BUCK_ILIM_C\t\t0x09C\n#define DA9062AA_BUCK2_CFG\t\t0x09D\n#define DA9062AA_BUCK1_CFG\t\t0x09E\n#define DA9062AA_BUCK4_CFG\t\t0x09F\n#define DA9062AA_BUCK3_CFG\t\t0x0A0\n#define DA9062AA_VBUCK2_A\t\t0x0A3\n#define DA9062AA_VBUCK1_A\t\t0x0A4\n#define DA9062AA_VBUCK4_A\t\t0x0A5\n#define DA9062AA_VBUCK3_A\t\t0x0A7\n#define DA9062AA_VLDO1_A\t\t0x0A9\n#define DA9062AA_VLDO2_A\t\t0x0AA\n#define DA9062AA_VLDO3_A\t\t0x0AB\n#define DA9062AA_VLDO4_A\t\t0x0AC\n#define DA9062AA_VBUCK2_B\t\t0x0B4\n#define DA9062AA_VBUCK1_B\t\t0x0B5\n#define DA9062AA_VBUCK4_B\t\t0x0B6\n#define DA9062AA_VBUCK3_B\t\t0x0B8\n#define DA9062AA_VLDO1_B\t\t0x0BA\n#define DA9062AA_VLDO2_B\t\t0x0BB\n#define DA9062AA_VLDO3_B\t\t0x0BC\n#define DA9062AA_VLDO4_B\t\t0x0BD\n#define DA9062AA_BBAT_CONT\t\t0x0C5\n#define DA9062AA_INTERFACE\t\t0x105\n#define DA9062AA_CONFIG_A\t\t0x106\n#define DA9062AA_CONFIG_B\t\t0x107\n#define DA9062AA_CONFIG_C\t\t0x108\n#define DA9062AA_CONFIG_D\t\t0x109\n#define DA9062AA_CONFIG_E\t\t0x10A\n#define DA9062AA_CONFIG_G\t\t0x10C\n#define DA9062AA_CONFIG_H\t\t0x10D\n#define DA9062AA_CONFIG_I\t\t0x10E\n#define DA9062AA_CONFIG_J\t\t0x10F\n#define DA9062AA_CONFIG_K\t\t0x110\n#define DA9062AA_CONFIG_M\t\t0x112\n#define DA9062AA_TRIM_CLDR\t\t0x120\n#define DA9062AA_GP_ID_0\t\t0x121\n#define DA9062AA_GP_ID_1\t\t0x122\n#define DA9062AA_GP_ID_2\t\t0x123\n#define DA9062AA_GP_ID_3\t\t0x124\n#define DA9062AA_GP_ID_4\t\t0x125\n#define DA9062AA_GP_ID_5\t\t0x126\n#define DA9062AA_GP_ID_6\t\t0x127\n#define DA9062AA_GP_ID_7\t\t0x128\n#define DA9062AA_GP_ID_8\t\t0x129\n#define DA9062AA_GP_ID_9\t\t0x12A\n#define DA9062AA_GP_ID_10\t\t0x12B\n#define DA9062AA_GP_ID_11\t\t0x12C\n#define DA9062AA_GP_ID_12\t\t0x12D\n#define DA9062AA_GP_ID_13\t\t0x12E\n#define DA9062AA_GP_ID_14\t\t0x12F\n#define DA9062AA_GP_ID_15\t\t0x130\n#define DA9062AA_GP_ID_16\t\t0x131\n#define DA9062AA_GP_ID_17\t\t0x132\n#define DA9062AA_GP_ID_18\t\t0x133\n#define DA9062AA_GP_ID_19\t\t0x134\n#define DA9062AA_DEVICE_ID\t\t0x181\n#define DA9062AA_VARIANT_ID\t\t0x182\n#define DA9062AA_CUSTOMER_ID\t\t0x183\n#define DA9062AA_CONFIG_ID\t\t0x184\n\n \n\n \n#define DA9062AA_PAGE_SHIFT\t\t0\n#define DA9062AA_PAGE_MASK\t\t0x3f\n#define DA9062AA_WRITE_MODE_SHIFT\t6\n#define DA9062AA_WRITE_MODE_MASK\tBIT(6)\n#define DA9062AA_REVERT_SHIFT\t\t7\n#define DA9062AA_REVERT_MASK\t\tBIT(7)\n\n \n#define DA9062AA_NONKEY_SHIFT\t\t0\n#define DA9062AA_NONKEY_MASK\t\t0x01\n#define DA9062AA_DVC_BUSY_SHIFT\t\t2\n#define DA9062AA_DVC_BUSY_MASK\t\tBIT(2)\n\n \n#define DA9062AA_GPI0_SHIFT\t\t0\n#define DA9062AA_GPI0_MASK\t\t0x01\n#define DA9062AA_GPI1_SHIFT\t\t1\n#define DA9062AA_GPI1_MASK\t\tBIT(1)\n#define DA9062AA_GPI2_SHIFT\t\t2\n#define DA9062AA_GPI2_MASK\t\tBIT(2)\n#define DA9062AA_GPI3_SHIFT\t\t3\n#define DA9062AA_GPI3_MASK\t\tBIT(3)\n#define DA9062AA_GPI4_SHIFT\t\t4\n#define DA9062AA_GPI4_MASK\t\tBIT(4)\n\n \n#define DA9062AA_LDO1_ILIM_SHIFT\t0\n#define DA9062AA_LDO1_ILIM_MASK\t\t0x01\n#define DA9062AA_LDO2_ILIM_SHIFT\t1\n#define DA9062AA_LDO2_ILIM_MASK\t\tBIT(1)\n#define DA9062AA_LDO3_ILIM_SHIFT\t2\n#define DA9062AA_LDO3_ILIM_MASK\t\tBIT(2)\n#define DA9062AA_LDO4_ILIM_SHIFT\t3\n#define DA9062AA_LDO4_ILIM_MASK\t\tBIT(3)\n\n \n#define DA9062AA_TWD_ERROR_SHIFT\t0\n#define DA9062AA_TWD_ERROR_MASK\t\t0x01\n#define DA9062AA_POR_SHIFT\t\t1\n#define DA9062AA_POR_MASK\t\tBIT(1)\n#define DA9062AA_VDD_FAULT_SHIFT\t2\n#define DA9062AA_VDD_FAULT_MASK\t\tBIT(2)\n#define DA9062AA_VDD_START_SHIFT\t3\n#define DA9062AA_VDD_START_MASK\t\tBIT(3)\n#define DA9062AA_TEMP_CRIT_SHIFT\t4\n#define DA9062AA_TEMP_CRIT_MASK\t\tBIT(4)\n#define DA9062AA_KEY_RESET_SHIFT\t5\n#define DA9062AA_KEY_RESET_MASK\t\tBIT(5)\n#define DA9062AA_NSHUTDOWN_SHIFT\t6\n#define DA9062AA_NSHUTDOWN_MASK\t\tBIT(6)\n#define DA9062AA_WAIT_SHUT_SHIFT\t7\n#define DA9062AA_WAIT_SHUT_MASK\t\tBIT(7)\n\n \n#define DA9062AA_E_NONKEY_SHIFT\t\t0\n#define DA9062AA_E_NONKEY_MASK\t\t0x01\n#define DA9062AA_E_ALARM_SHIFT\t\t1\n#define DA9062AA_E_ALARM_MASK\t\tBIT(1)\n#define DA9062AA_E_TICK_SHIFT\t\t2\n#define DA9062AA_E_TICK_MASK\t\tBIT(2)\n#define DA9062AA_E_WDG_WARN_SHIFT\t3\n#define DA9062AA_E_WDG_WARN_MASK\tBIT(3)\n#define DA9062AA_E_SEQ_RDY_SHIFT\t4\n#define DA9062AA_E_SEQ_RDY_MASK\t\tBIT(4)\n#define DA9062AA_EVENTS_B_SHIFT\t\t5\n#define DA9062AA_EVENTS_B_MASK\t\tBIT(5)\n#define DA9062AA_EVENTS_C_SHIFT\t\t6\n#define DA9062AA_EVENTS_C_MASK\t\tBIT(6)\n\n \n#define DA9062AA_E_TEMP_SHIFT\t\t1\n#define DA9062AA_E_TEMP_MASK\t\tBIT(1)\n#define DA9062AA_E_LDO_LIM_SHIFT\t3\n#define DA9062AA_E_LDO_LIM_MASK\t\tBIT(3)\n#define DA9062AA_E_DVC_RDY_SHIFT\t5\n#define DA9062AA_E_DVC_RDY_MASK\t\tBIT(5)\n#define DA9062AA_E_VDD_WARN_SHIFT\t7\n#define DA9062AA_E_VDD_WARN_MASK\tBIT(7)\n\n \n#define DA9062AA_E_GPI0_SHIFT\t\t0\n#define DA9062AA_E_GPI0_MASK\t\t0x01\n#define DA9062AA_E_GPI1_SHIFT\t\t1\n#define DA9062AA_E_GPI1_MASK\t\tBIT(1)\n#define DA9062AA_E_GPI2_SHIFT\t\t2\n#define DA9062AA_E_GPI2_MASK\t\tBIT(2)\n#define DA9062AA_E_GPI3_SHIFT\t\t3\n#define DA9062AA_E_GPI3_MASK\t\tBIT(3)\n#define DA9062AA_E_GPI4_SHIFT\t\t4\n#define DA9062AA_E_GPI4_MASK\t\tBIT(4)\n\n \n#define DA9062AA_M_NONKEY_SHIFT\t\t0\n#define DA9062AA_M_NONKEY_MASK\t\t0x01\n#define DA9062AA_M_ALARM_SHIFT\t\t1\n#define DA9062AA_M_ALARM_MASK\t\tBIT(1)\n#define DA9062AA_M_TICK_SHIFT\t\t2\n#define DA9062AA_M_TICK_MASK\t\tBIT(2)\n#define DA9062AA_M_WDG_WARN_SHIFT\t3\n#define DA9062AA_M_WDG_WARN_MASK\tBIT(3)\n#define DA9062AA_M_SEQ_RDY_SHIFT\t4\n#define DA9062AA_M_SEQ_RDY_MASK\t\tBIT(4)\n\n \n#define DA9062AA_M_TEMP_SHIFT\t\t1\n#define DA9062AA_M_TEMP_MASK\t\tBIT(1)\n#define DA9062AA_M_LDO_LIM_SHIFT\t3\n#define DA9062AA_M_LDO_LIM_MASK\t\tBIT(3)\n#define DA9062AA_M_DVC_RDY_SHIFT\t5\n#define DA9062AA_M_DVC_RDY_MASK\t\tBIT(5)\n#define DA9062AA_M_VDD_WARN_SHIFT\t7\n#define DA9062AA_M_VDD_WARN_MASK\tBIT(7)\n\n \n#define DA9062AA_M_GPI0_SHIFT\t\t0\n#define DA9062AA_M_GPI0_MASK\t\t0x01\n#define DA9062AA_M_GPI1_SHIFT\t\t1\n#define DA9062AA_M_GPI1_MASK\t\tBIT(1)\n#define DA9062AA_M_GPI2_SHIFT\t\t2\n#define DA9062AA_M_GPI2_MASK\t\tBIT(2)\n#define DA9062AA_M_GPI3_SHIFT\t\t3\n#define DA9062AA_M_GPI3_MASK\t\tBIT(3)\n#define DA9062AA_M_GPI4_SHIFT\t\t4\n#define DA9062AA_M_GPI4_MASK\t\tBIT(4)\n\n \n#define DA9062AA_SYSTEM_EN_SHIFT\t0\n#define DA9062AA_SYSTEM_EN_MASK\t\t0x01\n#define DA9062AA_POWER_EN_SHIFT\t\t1\n#define DA9062AA_POWER_EN_MASK\t\tBIT(1)\n#define DA9062AA_POWER1_EN_SHIFT\t2\n#define DA9062AA_POWER1_EN_MASK\t\tBIT(2)\n#define DA9062AA_STANDBY_SHIFT\t\t3\n#define DA9062AA_STANDBY_MASK\t\tBIT(3)\n#define DA9062AA_M_SYSTEM_EN_SHIFT\t4\n#define DA9062AA_M_SYSTEM_EN_MASK\tBIT(4)\n#define DA9062AA_M_POWER_EN_SHIFT\t5\n#define DA9062AA_M_POWER_EN_MASK\tBIT(5)\n#define DA9062AA_M_POWER1_EN_SHIFT\t6\n#define DA9062AA_M_POWER1_EN_MASK\tBIT(6)\n\n \n#define DA9062AA_WATCHDOG_PD_SHIFT\t1\n#define DA9062AA_WATCHDOG_PD_MASK\tBIT(1)\n#define DA9062AA_FREEZE_EN_SHIFT\t2\n#define DA9062AA_FREEZE_EN_MASK\t\tBIT(2)\n#define DA9062AA_NRES_MODE_SHIFT\t3\n#define DA9062AA_NRES_MODE_MASK\t\tBIT(3)\n#define DA9062AA_NONKEY_LOCK_SHIFT\t4\n#define DA9062AA_NONKEY_LOCK_MASK\tBIT(4)\n#define DA9062AA_NFREEZE_SHIFT\t\t5\n#define DA9062AA_NFREEZE_MASK\t\t(0x03 << 5)\n#define DA9062AA_BUCK_SLOWSTART_SHIFT\t7\n#define DA9062AA_BUCK_SLOWSTART_MASK\tBIT(7)\n\n \n#define DA9062AA_DEBOUNCING_SHIFT\t0\n#define DA9062AA_DEBOUNCING_MASK\t0x07\n#define DA9062AA_AUTO_BOOT_SHIFT\t3\n#define DA9062AA_AUTO_BOOT_MASK\t\tBIT(3)\n#define DA9062AA_OTPREAD_EN_SHIFT\t4\n#define DA9062AA_OTPREAD_EN_MASK\tBIT(4)\n#define DA9062AA_SLEW_RATE_SHIFT\t5\n#define DA9062AA_SLEW_RATE_MASK\t\t(0x03 << 5)\n#define DA9062AA_DEF_SUPPLY_SHIFT\t7\n#define DA9062AA_DEF_SUPPLY_MASK\tBIT(7)\n\n \n#define DA9062AA_TWDSCALE_SHIFT\t\t0\n#define DA9062AA_TWDSCALE_MASK\t\t0x07\n\n \n#define DA9062AA_RTC_MODE_PD_SHIFT\t0\n#define DA9062AA_RTC_MODE_PD_MASK\t0x01\n#define DA9062AA_RTC_MODE_SD_SHIFT\t1\n#define DA9062AA_RTC_MODE_SD_MASK\tBIT(1)\n#define DA9062AA_RTC_EN_SHIFT\t\t2\n#define DA9062AA_RTC_EN_MASK\t\tBIT(2)\n#define DA9062AA_V_LOCK_SHIFT\t\t7\n#define DA9062AA_V_LOCK_MASK\t\tBIT(7)\n\n \n#define DA9062AA_WATCHDOG_SHIFT\t\t0\n#define DA9062AA_WATCHDOG_MASK\t\t0x01\n#define DA9062AA_SHUTDOWN_SHIFT\t\t1\n#define DA9062AA_SHUTDOWN_MASK\t\tBIT(1)\n#define DA9062AA_WAKE_UP_SHIFT\t\t2\n#define DA9062AA_WAKE_UP_MASK\t\tBIT(2)\n\n \n#define DA9062AA_GPI_DIS_SHIFT\t\t0\n#define DA9062AA_GPI_DIS_MASK\t\t0x01\n#define DA9062AA_PMIF_DIS_SHIFT\t\t2\n#define DA9062AA_PMIF_DIS_MASK\t\tBIT(2)\n#define DA9062AA_CLDR_PAUSE_SHIFT\t4\n#define DA9062AA_CLDR_PAUSE_MASK\tBIT(4)\n#define DA9062AA_BBAT_DIS_SHIFT\t\t5\n#define DA9062AA_BBAT_DIS_MASK\t\tBIT(5)\n#define DA9062AA_OUT32K_PAUSE_SHIFT\t6\n#define DA9062AA_OUT32K_PAUSE_MASK\tBIT(6)\n#define DA9062AA_PMCONT_DIS_SHIFT\t7\n#define DA9062AA_PMCONT_DIS_MASK\tBIT(7)\n\n \n#define DA9062AA_GPIO0_PIN_SHIFT\t0\n#define DA9062AA_GPIO0_PIN_MASK\t\t0x03\n#define DA9062AA_GPIO0_TYPE_SHIFT\t2\n#define DA9062AA_GPIO0_TYPE_MASK\tBIT(2)\n#define DA9062AA_GPIO0_WEN_SHIFT\t3\n#define DA9062AA_GPIO0_WEN_MASK\t\tBIT(3)\n#define DA9062AA_GPIO1_PIN_SHIFT\t4\n#define DA9062AA_GPIO1_PIN_MASK\t\t(0x03 << 4)\n#define DA9062AA_GPIO1_TYPE_SHIFT\t6\n#define DA9062AA_GPIO1_TYPE_MASK\tBIT(6)\n#define DA9062AA_GPIO1_WEN_SHIFT\t7\n#define DA9062AA_GPIO1_WEN_MASK\t\tBIT(7)\n\n \n#define DA9062AA_GPIO2_PIN_SHIFT\t0\n#define DA9062AA_GPIO2_PIN_MASK\t\t0x03\n#define DA9062AA_GPIO2_TYPE_SHIFT\t2\n#define DA9062AA_GPIO2_TYPE_MASK\tBIT(2)\n#define DA9062AA_GPIO2_WEN_SHIFT\t3\n#define DA9062AA_GPIO2_WEN_MASK\t\tBIT(3)\n#define DA9062AA_GPIO3_PIN_SHIFT\t4\n#define DA9062AA_GPIO3_PIN_MASK\t\t(0x03 << 4)\n#define DA9062AA_GPIO3_TYPE_SHIFT\t6\n#define DA9062AA_GPIO3_TYPE_MASK\tBIT(6)\n#define DA9062AA_GPIO3_WEN_SHIFT\t7\n#define DA9062AA_GPIO3_WEN_MASK\t\tBIT(7)\n\n \n#define DA9062AA_GPIO4_PIN_SHIFT\t0\n#define DA9062AA_GPIO4_PIN_MASK\t\t0x03\n#define DA9062AA_GPIO4_TYPE_SHIFT\t2\n#define DA9062AA_GPIO4_TYPE_MASK\tBIT(2)\n#define DA9062AA_GPIO4_WEN_SHIFT\t3\n#define DA9062AA_GPIO4_WEN_MASK\t\tBIT(3)\n\n \n#define DA9062AA_GPIO0_WKUP_MODE_SHIFT\t0\n#define DA9062AA_GPIO0_WKUP_MODE_MASK\t0x01\n#define DA9062AA_GPIO1_WKUP_MODE_SHIFT\t1\n#define DA9062AA_GPIO1_WKUP_MODE_MASK\tBIT(1)\n#define DA9062AA_GPIO2_WKUP_MODE_SHIFT\t2\n#define DA9062AA_GPIO2_WKUP_MODE_MASK\tBIT(2)\n#define DA9062AA_GPIO3_WKUP_MODE_SHIFT\t3\n#define DA9062AA_GPIO3_WKUP_MODE_MASK\tBIT(3)\n#define DA9062AA_GPIO4_WKUP_MODE_SHIFT\t4\n#define DA9062AA_GPIO4_WKUP_MODE_MASK\tBIT(4)\n\n \n#define DA9062AA_GPIO0_MODE_SHIFT\t0\n#define DA9062AA_GPIO0_MODE_MASK\t0x01\n#define DA9062AA_GPIO1_MODE_SHIFT\t1\n#define DA9062AA_GPIO1_MODE_MASK\tBIT(1)\n#define DA9062AA_GPIO2_MODE_SHIFT\t2\n#define DA9062AA_GPIO2_MODE_MASK\tBIT(2)\n#define DA9062AA_GPIO3_MODE_SHIFT\t3\n#define DA9062AA_GPIO3_MODE_MASK\tBIT(3)\n#define DA9062AA_GPIO4_MODE_SHIFT\t4\n#define DA9062AA_GPIO4_MODE_MASK\tBIT(4)\n\n \n#define DA9062AA_GPIO0_OUT_SHIFT\t0\n#define DA9062AA_GPIO0_OUT_MASK\t\t0x07\n#define DA9062AA_GPIO1_OUT_SHIFT\t3\n#define DA9062AA_GPIO1_OUT_MASK\t\t(0x07 << 3)\n#define DA9062AA_GPIO2_OUT_SHIFT\t6\n#define DA9062AA_GPIO2_OUT_MASK\t\t(0x03 << 6)\n\n \n#define DA9062AA_GPIO3_OUT_SHIFT\t0\n#define DA9062AA_GPIO3_OUT_MASK\t\t0x07\n#define DA9062AA_GPIO4_OUT_SHIFT\t3\n#define DA9062AA_GPIO4_OUT_MASK\t\t(0x03 << 3)\n\n \n#define DA9062AA_BUCK2_EN_SHIFT\t\t0\n#define DA9062AA_BUCK2_EN_MASK\t\t0x01\n#define DA9062AA_BUCK2_GPI_SHIFT\t1\n#define DA9062AA_BUCK2_GPI_MASK\t\t(0x03 << 1)\n#define DA9062AA_BUCK2_CONF_SHIFT\t3\n#define DA9062AA_BUCK2_CONF_MASK\tBIT(3)\n#define DA9062AA_VBUCK2_GPI_SHIFT\t5\n#define DA9062AA_VBUCK2_GPI_MASK\t(0x03 << 5)\n\n \n#define DA9062AA_BUCK1_EN_SHIFT\t\t0\n#define DA9062AA_BUCK1_EN_MASK\t\t0x01\n#define DA9062AA_BUCK1_GPI_SHIFT\t1\n#define DA9062AA_BUCK1_GPI_MASK\t\t(0x03 << 1)\n#define DA9062AA_BUCK1_CONF_SHIFT\t3\n#define DA9062AA_BUCK1_CONF_MASK\tBIT(3)\n#define DA9062AA_VBUCK1_GPI_SHIFT\t5\n#define DA9062AA_VBUCK1_GPI_MASK\t(0x03 << 5)\n\n \n#define DA9062AA_BUCK4_EN_SHIFT\t\t0\n#define DA9062AA_BUCK4_EN_MASK\t\t0x01\n#define DA9062AA_BUCK4_GPI_SHIFT\t1\n#define DA9062AA_BUCK4_GPI_MASK\t\t(0x03 << 1)\n#define DA9062AA_BUCK4_CONF_SHIFT\t3\n#define DA9062AA_BUCK4_CONF_MASK\tBIT(3)\n#define DA9062AA_VBUCK4_GPI_SHIFT\t5\n#define DA9062AA_VBUCK4_GPI_MASK\t(0x03 << 5)\n\n \n#define DA9062AA_BUCK3_EN_SHIFT\t\t0\n#define DA9062AA_BUCK3_EN_MASK\t\t0x01\n#define DA9062AA_BUCK3_GPI_SHIFT\t1\n#define DA9062AA_BUCK3_GPI_MASK\t\t(0x03 << 1)\n#define DA9062AA_BUCK3_CONF_SHIFT\t3\n#define DA9062AA_BUCK3_CONF_MASK\tBIT(3)\n#define DA9062AA_VBUCK3_GPI_SHIFT\t5\n#define DA9062AA_VBUCK3_GPI_MASK\t(0x03 << 5)\n\n \n#define DA9062AA_LDO1_EN_SHIFT\t\t0\n#define DA9062AA_LDO1_EN_MASK\t\t0x01\n#define DA9062AA_LDO1_GPI_SHIFT\t\t1\n#define DA9062AA_LDO1_GPI_MASK\t\t(0x03 << 1)\n#define DA9062AA_LDO1_PD_DIS_SHIFT\t3\n#define DA9062AA_LDO1_PD_DIS_MASK\tBIT(3)\n#define DA9062AA_VLDO1_GPI_SHIFT\t5\n#define DA9062AA_VLDO1_GPI_MASK\t\t(0x03 << 5)\n#define DA9062AA_LDO1_CONF_SHIFT\t7\n#define DA9062AA_LDO1_CONF_MASK\t\tBIT(7)\n\n \n#define DA9062AA_LDO2_EN_SHIFT\t\t0\n#define DA9062AA_LDO2_EN_MASK\t\t0x01\n#define DA9062AA_LDO2_GPI_SHIFT\t\t1\n#define DA9062AA_LDO2_GPI_MASK\t\t(0x03 << 1)\n#define DA9062AA_LDO2_PD_DIS_SHIFT\t3\n#define DA9062AA_LDO2_PD_DIS_MASK\tBIT(3)\n#define DA9062AA_VLDO2_GPI_SHIFT\t5\n#define DA9062AA_VLDO2_GPI_MASK\t\t(0x03 << 5)\n#define DA9062AA_LDO2_CONF_SHIFT\t7\n#define DA9062AA_LDO2_CONF_MASK\t\tBIT(7)\n\n \n#define DA9062AA_LDO3_EN_SHIFT\t\t0\n#define DA9062AA_LDO3_EN_MASK\t\t0x01\n#define DA9062AA_LDO3_GPI_SHIFT\t\t1\n#define DA9062AA_LDO3_GPI_MASK\t\t(0x03 << 1)\n#define DA9062AA_LDO3_PD_DIS_SHIFT\t3\n#define DA9062AA_LDO3_PD_DIS_MASK\tBIT(3)\n#define DA9062AA_VLDO3_GPI_SHIFT\t5\n#define DA9062AA_VLDO3_GPI_MASK\t\t(0x03 << 5)\n#define DA9062AA_LDO3_CONF_SHIFT\t7\n#define DA9062AA_LDO3_CONF_MASK\t\tBIT(7)\n\n \n#define DA9062AA_LDO4_EN_SHIFT\t\t0\n#define DA9062AA_LDO4_EN_MASK\t\t0x01\n#define DA9062AA_LDO4_GPI_SHIFT\t\t1\n#define DA9062AA_LDO4_GPI_MASK\t\t(0x03 << 1)\n#define DA9062AA_LDO4_PD_DIS_SHIFT\t3\n#define DA9062AA_LDO4_PD_DIS_MASK\tBIT(3)\n#define DA9062AA_VLDO4_GPI_SHIFT\t5\n#define DA9062AA_VLDO4_GPI_MASK\t\t(0x03 << 5)\n#define DA9062AA_LDO4_CONF_SHIFT\t7\n#define DA9062AA_LDO4_CONF_MASK\t\tBIT(7)\n\n \n#define DA9062AA_VBUCK1_SEL_SHIFT\t0\n#define DA9062AA_VBUCK1_SEL_MASK\t0x01\n#define DA9062AA_VBUCK2_SEL_SHIFT\t1\n#define DA9062AA_VBUCK2_SEL_MASK\tBIT(1)\n#define DA9062AA_VBUCK4_SEL_SHIFT\t2\n#define DA9062AA_VBUCK4_SEL_MASK\tBIT(2)\n#define DA9062AA_VBUCK3_SEL_SHIFT\t3\n#define DA9062AA_VBUCK3_SEL_MASK\tBIT(3)\n#define DA9062AA_VLDO1_SEL_SHIFT\t4\n#define DA9062AA_VLDO1_SEL_MASK\t\tBIT(4)\n#define DA9062AA_VLDO2_SEL_SHIFT\t5\n#define DA9062AA_VLDO2_SEL_MASK\t\tBIT(5)\n#define DA9062AA_VLDO3_SEL_SHIFT\t6\n#define DA9062AA_VLDO3_SEL_MASK\t\tBIT(6)\n#define DA9062AA_VLDO4_SEL_SHIFT\t7\n#define DA9062AA_VLDO4_SEL_MASK\t\tBIT(7)\n\n \n#define DA9062AA_COUNT_SEC_SHIFT\t0\n#define DA9062AA_COUNT_SEC_MASK\t\t0x3f\n#define DA9062AA_RTC_READ_SHIFT\t\t7\n#define DA9062AA_RTC_READ_MASK\t\tBIT(7)\n\n \n#define DA9062AA_COUNT_MIN_SHIFT\t0\n#define DA9062AA_COUNT_MIN_MASK\t\t0x3f\n\n \n#define DA9062AA_COUNT_HOUR_SHIFT\t0\n#define DA9062AA_COUNT_HOUR_MASK\t0x1f\n\n \n#define DA9062AA_COUNT_DAY_SHIFT\t0\n#define DA9062AA_COUNT_DAY_MASK\t\t0x1f\n\n \n#define DA9062AA_COUNT_MONTH_SHIFT\t0\n#define DA9062AA_COUNT_MONTH_MASK\t0x0f\n\n \n#define DA9062AA_COUNT_YEAR_SHIFT\t0\n#define DA9062AA_COUNT_YEAR_MASK\t0x3f\n#define DA9062AA_MONITOR_SHIFT\t\t6\n#define DA9062AA_MONITOR_MASK\t\tBIT(6)\n\n \n#define DA9062AA_ALARM_SEC_SHIFT\t0\n#define DA9062AA_ALARM_SEC_MASK\t\t0x3f\n#define DA9062AA_ALARM_STATUS_SHIFT\t6\n#define DA9062AA_ALARM_STATUS_MASK\t(0x03 << 6)\n\n \n#define DA9062AA_ALARM_MIN_SHIFT\t0\n#define DA9062AA_ALARM_MIN_MASK\t\t0x3f\n\n \n#define DA9062AA_ALARM_HOUR_SHIFT\t0\n#define DA9062AA_ALARM_HOUR_MASK\t0x1f\n\n \n#define DA9062AA_ALARM_DAY_SHIFT\t0\n#define DA9062AA_ALARM_DAY_MASK\t\t0x1f\n\n \n#define DA9062AA_ALARM_MONTH_SHIFT\t0\n#define DA9062AA_ALARM_MONTH_MASK\t0x0f\n#define DA9062AA_TICK_TYPE_SHIFT\t4\n#define DA9062AA_TICK_TYPE_MASK\t\tBIT(4)\n#define DA9062AA_TICK_WAKE_SHIFT\t5\n#define DA9062AA_TICK_WAKE_MASK\t\tBIT(5)\n\n \n#define DA9062AA_ALARM_YEAR_SHIFT\t0\n#define DA9062AA_ALARM_YEAR_MASK\t0x3f\n#define DA9062AA_ALARM_ON_SHIFT\t\t6\n#define DA9062AA_ALARM_ON_MASK\t\tBIT(6)\n#define DA9062AA_TICK_ON_SHIFT\t\t7\n#define DA9062AA_TICK_ON_MASK\t\tBIT(7)\n\n \n#define DA9062AA_SECONDS_A_SHIFT\t0\n#define DA9062AA_SECONDS_A_MASK\t\t0xff\n\n \n#define DA9062AA_SECONDS_B_SHIFT\t0\n#define DA9062AA_SECONDS_B_MASK\t\t0xff\n\n \n#define DA9062AA_SECONDS_C_SHIFT\t0\n#define DA9062AA_SECONDS_C_MASK\t\t0xff\n\n \n#define DA9062AA_SECONDS_D_SHIFT\t0\n#define DA9062AA_SECONDS_D_MASK\t\t0xff\n\n \n#define DA9062AA_SEQ_POINTER_SHIFT\t0\n#define DA9062AA_SEQ_POINTER_MASK\t0x0f\n#define DA9062AA_NXT_SEQ_START_SHIFT\t4\n#define DA9062AA_NXT_SEQ_START_MASK\t(0x0f << 4)\n\n \n#define DA9062AA_SEQ_TIME_SHIFT\t\t0\n#define DA9062AA_SEQ_TIME_MASK\t\t0x0f\n#define DA9062AA_SEQ_DUMMY_SHIFT\t4\n#define DA9062AA_SEQ_DUMMY_MASK\t\t(0x0f << 4)\n\n \n#define DA9062AA_LDO1_STEP_SHIFT\t0\n#define DA9062AA_LDO1_STEP_MASK\t\t0x0f\n#define DA9062AA_LDO2_STEP_SHIFT\t4\n#define DA9062AA_LDO2_STEP_MASK\t\t(0x0f << 4)\n\n \n#define DA9062AA_LDO3_STEP_SHIFT\t0\n#define DA9062AA_LDO3_STEP_MASK\t\t0x0f\n#define DA9062AA_LDO4_STEP_SHIFT\t4\n#define DA9062AA_LDO4_STEP_MASK\t\t(0x0f << 4)\n\n \n#define DA9062AA_PD_DIS_STEP_SHIFT\t4\n#define DA9062AA_PD_DIS_STEP_MASK\t(0x0f << 4)\n\n \n#define DA9062AA_BUCK1_STEP_SHIFT\t0\n#define DA9062AA_BUCK1_STEP_MASK\t0x0f\n#define DA9062AA_BUCK2_STEP_SHIFT\t4\n#define DA9062AA_BUCK2_STEP_MASK\t(0x0f << 4)\n\n \n#define DA9062AA_BUCK4_STEP_SHIFT\t0\n#define DA9062AA_BUCK4_STEP_MASK\t0x0f\n#define DA9062AA_BUCK3_STEP_SHIFT\t4\n#define DA9062AA_BUCK3_STEP_MASK\t(0x0f << 4)\n\n \n#define DA9062AA_GP_RISE1_STEP_SHIFT\t0\n#define DA9062AA_GP_RISE1_STEP_MASK\t0x0f\n#define DA9062AA_GP_FALL1_STEP_SHIFT\t4\n#define DA9062AA_GP_FALL1_STEP_MASK\t(0x0f << 4)\n\n \n#define DA9062AA_GP_RISE2_STEP_SHIFT\t0\n#define DA9062AA_GP_RISE2_STEP_MASK\t0x0f\n#define DA9062AA_GP_FALL2_STEP_SHIFT\t4\n#define DA9062AA_GP_FALL2_STEP_MASK\t(0x0f << 4)\n\n \n#define DA9062AA_GP_RISE3_STEP_SHIFT\t0\n#define DA9062AA_GP_RISE3_STEP_MASK\t0x0f\n#define DA9062AA_GP_FALL3_STEP_SHIFT\t4\n#define DA9062AA_GP_FALL3_STEP_MASK\t(0x0f << 4)\n\n \n#define DA9062AA_GP_RISE4_STEP_SHIFT\t0\n#define DA9062AA_GP_RISE4_STEP_MASK\t0x0f\n#define DA9062AA_GP_FALL4_STEP_SHIFT\t4\n#define DA9062AA_GP_FALL4_STEP_MASK\t(0x0f << 4)\n\n \n#define DA9062AA_GP_RISE5_STEP_SHIFT\t0\n#define DA9062AA_GP_RISE5_STEP_MASK\t0x0f\n#define DA9062AA_GP_FALL5_STEP_SHIFT\t4\n#define DA9062AA_GP_FALL5_STEP_MASK\t(0x0f << 4)\n\n \n#define DA9062AA_WAIT_STEP_SHIFT\t0\n#define DA9062AA_WAIT_STEP_MASK\t\t0x0f\n#define DA9062AA_EN32K_STEP_SHIFT\t4\n#define DA9062AA_EN32K_STEP_MASK\t(0x0f << 4)\n\n \n#define DA9062AA_SYSTEM_END_SHIFT\t0\n#define DA9062AA_SYSTEM_END_MASK\t0x0f\n#define DA9062AA_POWER_END_SHIFT\t4\n#define DA9062AA_POWER_END_MASK\t\t(0x0f << 4)\n\n \n#define DA9062AA_MAX_COUNT_SHIFT\t0\n#define DA9062AA_MAX_COUNT_MASK\t\t0x0f\n#define DA9062AA_PART_DOWN_SHIFT\t4\n#define DA9062AA_PART_DOWN_MASK\t\t(0x0f << 4)\n\n \n#define DA9062AA_WAIT_TIME_SHIFT\t0\n#define DA9062AA_WAIT_TIME_MASK\t\t0x0f\n#define DA9062AA_WAIT_MODE_SHIFT\t4\n#define DA9062AA_WAIT_MODE_MASK\t\tBIT(4)\n#define DA9062AA_TIME_OUT_SHIFT\t\t5\n#define DA9062AA_TIME_OUT_MASK\t\tBIT(5)\n#define DA9062AA_WAIT_DIR_SHIFT\t\t6\n#define DA9062AA_WAIT_DIR_MASK\t\t(0x03 << 6)\n\n \n#define DA9062AA_STABILISATION_TIME_SHIFT\t0\n#define DA9062AA_STABILISATION_TIME_MASK\t0x07\n#define DA9062AA_CRYSTAL_SHIFT\t\t\t3\n#define DA9062AA_CRYSTAL_MASK\t\t\tBIT(3)\n#define DA9062AA_DELAY_MODE_SHIFT\t\t4\n#define DA9062AA_DELAY_MODE_MASK\t\tBIT(4)\n#define DA9062AA_OUT_CLOCK_SHIFT\t\t5\n#define DA9062AA_OUT_CLOCK_MASK\t\t\tBIT(5)\n#define DA9062AA_RTC_CLOCK_SHIFT\t\t6\n#define DA9062AA_RTC_CLOCK_MASK\t\t\tBIT(6)\n#define DA9062AA_EN_32KOUT_SHIFT\t\t7\n#define DA9062AA_EN_32KOUT_MASK\t\t\tBIT(7)\n\n \n#define DA9062AA_RESET_TIMER_SHIFT\t0\n#define DA9062AA_RESET_TIMER_MASK\t0x3f\n#define DA9062AA_RESET_EVENT_SHIFT\t6\n#define DA9062AA_RESET_EVENT_MASK\t(0x03 << 6)\n\n \n#define DA9062AA_BUCK3_ILIM_SHIFT\t0\n#define DA9062AA_BUCK3_ILIM_MASK\t0x0f\n\n \n#define DA9062AA_BUCK4_ILIM_SHIFT\t0\n#define DA9062AA_BUCK4_ILIM_MASK\t0x0f\n\n \n#define DA9062AA_BUCK1_ILIM_SHIFT\t0\n#define DA9062AA_BUCK1_ILIM_MASK\t0x0f\n#define DA9062AA_BUCK2_ILIM_SHIFT\t4\n#define DA9062AA_BUCK2_ILIM_MASK\t(0x0f << 4)\n\n \n#define DA9062AA_BUCK2_PD_DIS_SHIFT\t5\n#define DA9062AA_BUCK2_PD_DIS_MASK\tBIT(5)\n#define DA9062AA_BUCK2_MODE_SHIFT\t6\n#define DA9062AA_BUCK2_MODE_MASK\t(0x03 << 6)\n\n \n#define DA9062AA_BUCK1_PD_DIS_SHIFT\t5\n#define DA9062AA_BUCK1_PD_DIS_MASK\tBIT(5)\n#define DA9062AA_BUCK1_MODE_SHIFT\t6\n#define DA9062AA_BUCK1_MODE_MASK\t(0x03 << 6)\n\n \n#define DA9062AA_BUCK4_VTTR_EN_SHIFT\t3\n#define DA9062AA_BUCK4_VTTR_EN_MASK\tBIT(3)\n#define DA9062AA_BUCK4_VTT_EN_SHIFT\t4\n#define DA9062AA_BUCK4_VTT_EN_MASK\tBIT(4)\n#define DA9062AA_BUCK4_PD_DIS_SHIFT\t5\n#define DA9062AA_BUCK4_PD_DIS_MASK\tBIT(5)\n#define DA9062AA_BUCK4_MODE_SHIFT\t6\n#define DA9062AA_BUCK4_MODE_MASK\t(0x03 << 6)\n\n \n#define DA9062AA_BUCK3_PD_DIS_SHIFT\t5\n#define DA9062AA_BUCK3_PD_DIS_MASK\tBIT(5)\n#define DA9062AA_BUCK3_MODE_SHIFT\t6\n#define DA9062AA_BUCK3_MODE_MASK\t(0x03 << 6)\n\n \n#define DA9062AA_VBUCK2_A_SHIFT\t\t0\n#define DA9062AA_VBUCK2_A_MASK\t\t0x7f\n#define DA9062AA_BUCK2_SL_A_SHIFT\t7\n#define DA9062AA_BUCK2_SL_A_MASK\tBIT(7)\n\n \n#define DA9062AA_VBUCK1_A_SHIFT\t\t0\n#define DA9062AA_VBUCK1_A_MASK\t\t0x7f\n#define DA9062AA_BUCK1_SL_A_SHIFT\t7\n#define DA9062AA_BUCK1_SL_A_MASK\tBIT(7)\n\n \n#define DA9062AA_VBUCK4_A_SHIFT\t\t0\n#define DA9062AA_VBUCK4_A_MASK\t\t0x7f\n#define DA9062AA_BUCK4_SL_A_SHIFT\t7\n#define DA9062AA_BUCK4_SL_A_MASK\tBIT(7)\n\n \n#define DA9062AA_VBUCK3_A_SHIFT\t\t0\n#define DA9062AA_VBUCK3_A_MASK\t\t0x7f\n#define DA9062AA_BUCK3_SL_A_SHIFT\t7\n#define DA9062AA_BUCK3_SL_A_MASK\tBIT(7)\n\n \n#define DA9062AA_VLDO_A_MIN_SEL\t2\n\n \n#define DA9062AA_VLDO1_A_SHIFT\t\t0\n#define DA9062AA_VLDO1_A_MASK\t\t0x3f\n#define DA9062AA_LDO1_SL_A_SHIFT\t7\n#define DA9062AA_LDO1_SL_A_MASK\t\tBIT(7)\n\n \n#define DA9062AA_VLDO2_A_SHIFT\t\t0\n#define DA9062AA_VLDO2_A_MASK\t\t0x3f\n#define DA9062AA_LDO2_SL_A_SHIFT\t7\n#define DA9062AA_LDO2_SL_A_MASK\t\tBIT(7)\n\n \n#define DA9062AA_VLDO3_A_SHIFT\t\t0\n#define DA9062AA_VLDO3_A_MASK\t\t0x3f\n#define DA9062AA_LDO3_SL_A_SHIFT\t7\n#define DA9062AA_LDO3_SL_A_MASK\t\tBIT(7)\n\n \n#define DA9062AA_VLDO4_A_SHIFT\t\t0\n#define DA9062AA_VLDO4_A_MASK\t\t0x3f\n#define DA9062AA_LDO4_SL_A_SHIFT\t7\n#define DA9062AA_LDO4_SL_A_MASK\t\tBIT(7)\n\n \n#define DA9062AA_VBUCK2_B_SHIFT\t\t0\n#define DA9062AA_VBUCK2_B_MASK\t\t0x7f\n#define DA9062AA_BUCK2_SL_B_SHIFT\t7\n#define DA9062AA_BUCK2_SL_B_MASK\tBIT(7)\n\n \n#define DA9062AA_VBUCK1_B_SHIFT\t\t0\n#define DA9062AA_VBUCK1_B_MASK\t\t0x7f\n#define DA9062AA_BUCK1_SL_B_SHIFT\t7\n#define DA9062AA_BUCK1_SL_B_MASK\tBIT(7)\n\n \n#define DA9062AA_VBUCK4_B_SHIFT\t\t0\n#define DA9062AA_VBUCK4_B_MASK\t\t0x7f\n#define DA9062AA_BUCK4_SL_B_SHIFT\t7\n#define DA9062AA_BUCK4_SL_B_MASK\tBIT(7)\n\n \n#define DA9062AA_VBUCK3_B_SHIFT\t\t0\n#define DA9062AA_VBUCK3_B_MASK\t\t0x7f\n#define DA9062AA_BUCK3_SL_B_SHIFT\t7\n#define DA9062AA_BUCK3_SL_B_MASK\tBIT(7)\n\n \n#define DA9062AA_VLDO1_B_SHIFT\t\t0\n#define DA9062AA_VLDO1_B_MASK\t\t0x3f\n#define DA9062AA_LDO1_SL_B_SHIFT\t7\n#define DA9062AA_LDO1_SL_B_MASK\t\tBIT(7)\n\n \n#define DA9062AA_VLDO2_B_SHIFT\t\t0\n#define DA9062AA_VLDO2_B_MASK\t\t0x3f\n#define DA9062AA_LDO2_SL_B_SHIFT\t7\n#define DA9062AA_LDO2_SL_B_MASK\t\tBIT(7)\n\n \n#define DA9062AA_VLDO3_B_SHIFT\t\t0\n#define DA9062AA_VLDO3_B_MASK\t\t0x3f\n#define DA9062AA_LDO3_SL_B_SHIFT\t7\n#define DA9062AA_LDO3_SL_B_MASK\t\tBIT(7)\n\n \n#define DA9062AA_VLDO4_B_SHIFT\t\t0\n#define DA9062AA_VLDO4_B_MASK\t\t0x3f\n#define DA9062AA_LDO4_SL_B_SHIFT\t7\n#define DA9062AA_LDO4_SL_B_MASK\t\tBIT(7)\n\n \n#define DA9062AA_BCHG_VSET_SHIFT\t0\n#define DA9062AA_BCHG_VSET_MASK\t\t0x0f\n#define DA9062AA_BCHG_ISET_SHIFT\t4\n#define DA9062AA_BCHG_ISET_MASK\t\t(0x0f << 4)\n\n \n#define DA9062AA_IF_BASE_ADDR_SHIFT\t4\n#define DA9062AA_IF_BASE_ADDR_MASK\t(0x0f << 4)\n\n \n#define DA9062AA_PM_I_V_SHIFT\t\t0\n#define DA9062AA_PM_I_V_MASK\t\t0x01\n#define DA9062AA_PM_O_TYPE_SHIFT\t2\n#define DA9062AA_PM_O_TYPE_MASK\t\tBIT(2)\n#define DA9062AA_IRQ_TYPE_SHIFT\t\t3\n#define DA9062AA_IRQ_TYPE_MASK\t\tBIT(3)\n#define DA9062AA_PM_IF_V_SHIFT\t\t4\n#define DA9062AA_PM_IF_V_MASK\t\tBIT(4)\n#define DA9062AA_PM_IF_FMP_SHIFT\t5\n#define DA9062AA_PM_IF_FMP_MASK\t\tBIT(5)\n#define DA9062AA_PM_IF_HSM_SHIFT\t6\n#define DA9062AA_PM_IF_HSM_MASK\t\tBIT(6)\n\n \n#define DA9062AA_VDD_FAULT_ADJ_SHIFT\t0\n#define DA9062AA_VDD_FAULT_ADJ_MASK\t0x0f\n#define DA9062AA_VDD_HYST_ADJ_SHIFT\t4\n#define DA9062AA_VDD_HYST_ADJ_MASK\t(0x07 << 4)\n\n \n#define DA9062AA_BUCK_ACTV_DISCHRG_SHIFT\t2\n#define DA9062AA_BUCK_ACTV_DISCHRG_MASK\t\tBIT(2)\n#define DA9062AA_BUCK1_CLK_INV_SHIFT\t\t3\n#define DA9062AA_BUCK1_CLK_INV_MASK\t\tBIT(3)\n#define DA9062AA_BUCK4_CLK_INV_SHIFT\t\t4\n#define DA9062AA_BUCK4_CLK_INV_MASK\t\tBIT(4)\n#define DA9062AA_BUCK3_CLK_INV_SHIFT\t\t6\n#define DA9062AA_BUCK3_CLK_INV_MASK\t\tBIT(6)\n\n \n#define DA9062AA_GPI_V_SHIFT\t\t0\n#define DA9062AA_GPI_V_MASK\t\t0x01\n#define DA9062AA_NIRQ_MODE_SHIFT\t1\n#define DA9062AA_NIRQ_MODE_MASK\t\tBIT(1)\n#define DA9062AA_SYSTEM_EN_RD_SHIFT\t2\n#define DA9062AA_SYSTEM_EN_RD_MASK\tBIT(2)\n#define DA9062AA_FORCE_RESET_SHIFT\t5\n#define DA9062AA_FORCE_RESET_MASK\tBIT(5)\n\n \n#define DA9062AA_BUCK1_AUTO_SHIFT\t0\n#define DA9062AA_BUCK1_AUTO_MASK\t0x01\n#define DA9062AA_BUCK2_AUTO_SHIFT\t1\n#define DA9062AA_BUCK2_AUTO_MASK\tBIT(1)\n#define DA9062AA_BUCK4_AUTO_SHIFT\t2\n#define DA9062AA_BUCK4_AUTO_MASK\tBIT(2)\n#define DA9062AA_BUCK3_AUTO_SHIFT\t4\n#define DA9062AA_BUCK3_AUTO_MASK\tBIT(4)\n\n \n#define DA9062AA_LDO1_AUTO_SHIFT\t0\n#define DA9062AA_LDO1_AUTO_MASK\t\t0x01\n#define DA9062AA_LDO2_AUTO_SHIFT\t1\n#define DA9062AA_LDO2_AUTO_MASK\t\tBIT(1)\n#define DA9062AA_LDO3_AUTO_SHIFT\t2\n#define DA9062AA_LDO3_AUTO_MASK\t\tBIT(2)\n#define DA9062AA_LDO4_AUTO_SHIFT\t3\n#define DA9062AA_LDO4_AUTO_MASK\t\tBIT(3)\n\n \n#define DA9062AA_BUCK1_2_MERGE_SHIFT\t3\n#define DA9062AA_BUCK1_2_MERGE_MASK\tBIT(3)\n#define DA9062AA_BUCK2_OD_SHIFT\t\t5\n#define DA9062AA_BUCK2_OD_MASK\t\tBIT(5)\n#define DA9062AA_BUCK1_OD_SHIFT\t\t6\n#define DA9062AA_BUCK1_OD_MASK\t\tBIT(6)\n\n \n#define DA9062AA_NONKEY_PIN_SHIFT\t0\n#define DA9062AA_NONKEY_PIN_MASK\t0x03\n#define DA9062AA_nONKEY_SD_SHIFT\t2\n#define DA9062AA_nONKEY_SD_MASK\t\tBIT(2)\n#define DA9062AA_WATCHDOG_SD_SHIFT\t3\n#define DA9062AA_WATCHDOG_SD_MASK\tBIT(3)\n#define DA9062AA_KEY_SD_MODE_SHIFT\t4\n#define DA9062AA_KEY_SD_MODE_MASK\tBIT(4)\n#define DA9062AA_HOST_SD_MODE_SHIFT\t5\n#define DA9062AA_HOST_SD_MODE_MASK\tBIT(5)\n#define DA9062AA_INT_SD_MODE_SHIFT\t6\n#define DA9062AA_INT_SD_MODE_MASK\tBIT(6)\n#define DA9062AA_LDO_SD_SHIFT\t\t7\n#define DA9062AA_LDO_SD_MASK\t\tBIT(7)\n\n \n#define DA9062AA_KEY_DELAY_SHIFT\t0\n#define DA9062AA_KEY_DELAY_MASK\t\t0x03\n#define DA9062AA_SHUT_DELAY_SHIFT\t2\n#define DA9062AA_SHUT_DELAY_MASK\t(0x03 << 2)\n#define DA9062AA_RESET_DURATION_SHIFT\t4\n#define DA9062AA_RESET_DURATION_MASK\t(0x03 << 4)\n#define DA9062AA_TWOWIRE_TO_SHIFT\t6\n#define DA9062AA_TWOWIRE_TO_MASK\tBIT(6)\n#define DA9062AA_IF_RESET_SHIFT\t\t7\n#define DA9062AA_IF_RESET_MASK\t\tBIT(7)\n\n \n#define DA9062AA_GPIO0_PUPD_SHIFT\t0\n#define DA9062AA_GPIO0_PUPD_MASK\t0x01\n#define DA9062AA_GPIO1_PUPD_SHIFT\t1\n#define DA9062AA_GPIO1_PUPD_MASK\tBIT(1)\n#define DA9062AA_GPIO2_PUPD_SHIFT\t2\n#define DA9062AA_GPIO2_PUPD_MASK\tBIT(2)\n#define DA9062AA_GPIO3_PUPD_SHIFT\t3\n#define DA9062AA_GPIO3_PUPD_MASK\tBIT(3)\n#define DA9062AA_GPIO4_PUPD_SHIFT\t4\n#define DA9062AA_GPIO4_PUPD_MASK\tBIT(4)\n\n \n#define DA9062AA_NSHUTDOWN_PU_SHIFT\t1\n#define DA9062AA_NSHUTDOWN_PU_MASK\tBIT(1)\n#define DA9062AA_WDG_MODE_SHIFT\t\t3\n#define DA9062AA_WDG_MODE_MASK\t\tBIT(3)\n#define DA9062AA_OSC_FRQ_SHIFT\t\t4\n#define DA9062AA_OSC_FRQ_MASK\t\t(0x0f << 4)\n\n \n#define DA9062AA_TRIM_CLDR_SHIFT\t0\n#define DA9062AA_TRIM_CLDR_MASK\t\t0xff\n\n \n#define DA9062AA_GP_0_SHIFT\t\t0\n#define DA9062AA_GP_0_MASK\t\t0xff\n\n \n#define DA9062AA_GP_1_SHIFT\t\t0\n#define DA9062AA_GP_1_MASK\t\t0xff\n\n \n#define DA9062AA_GP_2_SHIFT\t\t0\n#define DA9062AA_GP_2_MASK\t\t0xff\n\n \n#define DA9062AA_GP_3_SHIFT\t\t0\n#define DA9062AA_GP_3_MASK\t\t0xff\n\n \n#define DA9062AA_GP_4_SHIFT\t\t0\n#define DA9062AA_GP_4_MASK\t\t0xff\n\n \n#define DA9062AA_GP_5_SHIFT\t\t0\n#define DA9062AA_GP_5_MASK\t\t0xff\n\n \n#define DA9062AA_GP_6_SHIFT\t\t0\n#define DA9062AA_GP_6_MASK\t\t0xff\n\n \n#define DA9062AA_GP_7_SHIFT\t\t0\n#define DA9062AA_GP_7_MASK\t\t0xff\n\n \n#define DA9062AA_GP_8_SHIFT\t\t0\n#define DA9062AA_GP_8_MASK\t\t0xff\n\n \n#define DA9062AA_GP_9_SHIFT\t\t0\n#define DA9062AA_GP_9_MASK\t\t0xff\n\n \n#define DA9062AA_GP_10_SHIFT\t\t0\n#define DA9062AA_GP_10_MASK\t\t0xff\n\n \n#define DA9062AA_GP_11_SHIFT\t\t0\n#define DA9062AA_GP_11_MASK\t\t0xff\n\n \n#define DA9062AA_GP_12_SHIFT\t\t0\n#define DA9062AA_GP_12_MASK\t\t0xff\n\n \n#define DA9062AA_GP_13_SHIFT\t\t0\n#define DA9062AA_GP_13_MASK\t\t0xff\n\n \n#define DA9062AA_GP_14_SHIFT\t\t0\n#define DA9062AA_GP_14_MASK\t\t0xff\n\n \n#define DA9062AA_GP_15_SHIFT\t\t0\n#define DA9062AA_GP_15_MASK\t\t0xff\n\n \n#define DA9062AA_GP_16_SHIFT\t\t0\n#define DA9062AA_GP_16_MASK\t\t0xff\n\n \n#define DA9062AA_GP_17_SHIFT\t\t0\n#define DA9062AA_GP_17_MASK\t\t0xff\n\n \n#define DA9062AA_GP_18_SHIFT\t\t0\n#define DA9062AA_GP_18_MASK\t\t0xff\n\n \n#define DA9062AA_GP_19_SHIFT\t\t0\n#define DA9062AA_GP_19_MASK\t\t0xff\n\n \n#define DA9062AA_DEV_ID_SHIFT\t\t0\n#define DA9062AA_DEV_ID_MASK\t\t0xff\n\n \n#define DA9062AA_VRC_SHIFT\t\t0\n#define DA9062AA_VRC_MASK\t\t0x0f\n#define DA9062AA_MRC_SHIFT\t\t4\n#define DA9062AA_MRC_MASK\t\t(0x0f << 4)\n\n \n#define DA9062AA_CUST_ID_SHIFT\t\t0\n#define DA9062AA_CUST_ID_MASK\t\t0xff\n\n \n#define DA9062AA_CONFIG_REV_SHIFT\t0\n#define DA9062AA_CONFIG_REV_MASK\t0xff\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}