Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 22:07:48 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (9)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.592     -274.032                     47                 4866        0.003        0.000                      0                 4866        0.538        0.000                       0                  2575  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_pixel_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0   {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_pixel_clk_wiz_0      -19.592     -274.032                     47                 4866        0.003        0.000                      0                 4866        5.484        0.000                       0                  2563  
  clk_tmds_clk_wiz_0                                                                                                                                                     0.538        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                mhdmicw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               mhdmicw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000                mhdmicw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000                mhdmicw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :           47  Failing Endpoints,  Worst Slack      -19.592ns,  Total Violation     -274.032ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.592ns  (required time - arrival time)
  Source:                 com_sprite_m/depth_calc/dividend_reg[39][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/imageBRO/BRAM_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.181ns  (logic 20.415ns (63.439%)  route 11.766ns (36.561%))
  Logic Levels:           27  (CARRY4=16 DSP48E1=3 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=2578, unplaced)      0.800    -1.388    com_sprite_m/depth_calc/clk_pixel
                         FDRE                                         r  com_sprite_m/depth_calc/dividend_reg[39][7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  com_sprite_m/depth_calc/dividend_reg[39][7]/Q
                         net (fo=1, unplaced)         0.666    -0.266    com_sprite_m/multiplier[7]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     0.561 r  com_sprite_m/sidel_x1__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     0.570    com_sprite_m/sidel_x1__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.684 r  com_sprite_m/sidel_x1__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.684    com_sprite_m/sidel_x1__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.032 r  com_sprite_m/sidel_x1__0_i_1/O[1]
                         net (fo=4, unplaced)         0.800     1.832    com_sprite_m/sider_x2[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030     5.862 r  com_sprite_m/sider_y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.917    com_sprite_m/sider_y1__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     7.435 r  com_sprite_m/sider_y1__1/P[17]
                         net (fo=2, unplaced)         0.800     8.234    com_sprite_m/sider_y1__1_n_88
                         LUT2 (Prop_lut2_I0_O)        0.124     8.358 r  com_sprite_m/pos_y_321__2_i_76/O
                         net (fo=1, unplaced)         0.000     8.358    com_sprite_m/pos_y_321__2_i_76_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.998 r  com_sprite_m/pos_y_321__2_i_65/O[3]
                         net (fo=1, unplaced)         0.618     9.616    com_sprite_m/pos_y_321__2_i_65_n_4
                         LUT2 (Prop_lut2_I1_O)        0.307     9.923 r  com_sprite_m/pos_y_321__2_i_36/O
                         net (fo=1, unplaced)         0.000     9.923    com_sprite_m/pos_y_321__2_i_36_n_0
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.529 r  com_sprite_m/pos_y_321__2_i_25/O[3]
                         net (fo=1, unplaced)         0.618    11.147    com_sprite_m/sider_y0[39]
                         LUT2 (Prop_lut2_I0_O)        0.307    11.454 r  com_sprite_m/pos_y_321__2_i_1/O
                         net (fo=1, unplaced)         0.800    12.254    com_sprite_m/sider_y[39]
                         DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      3.841    16.095 f  com_sprite_m/pos_y_321__2/P[1]
                         net (fo=7, unplaced)         0.800    16.895    com_sprite_m/imageBRO/BRAM_reg_0_i_220_0[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    17.019 r  com_sprite_m/imageBRO/BRAM_reg_0_i_408/O
                         net (fo=1, unplaced)         0.000    17.019    com_sprite_m/imageBRO/BRAM_reg_0_i_408_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.569 r  com_sprite_m/imageBRO/BRAM_reg_0_i_280/CO[3]
                         net (fo=1, unplaced)         0.009    17.578    com_sprite_m/imageBRO/BRAM_reg_0_i_280_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    17.907 r  com_sprite_m/imageBRO/BRAM_reg_0_i_527/O[3]
                         net (fo=2, unplaced)         0.629    18.536    com_sprite_m/imageBRO/BRAM_reg_0_i_527_n_4
                         LUT3 (Prop_lut3_I1_O)        0.300    18.836 r  com_sprite_m/imageBRO/BRAM_reg_0_i_413/O
                         net (fo=2, unplaced)         0.643    19.479    com_sprite_m/imageBRO/BRAM_reg_0_i_413_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332    19.811 r  com_sprite_m/imageBRO/BRAM_reg_0_i_417/O
                         net (fo=1, unplaced)         0.000    19.811    com_sprite_m/imageBRO/BRAM_reg_0_i_417_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.343 r  com_sprite_m/imageBRO/BRAM_reg_0_i_285/CO[3]
                         net (fo=1, unplaced)         0.000    20.343    com_sprite_m/imageBRO/BRAM_reg_0_i_285_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    20.691 r  com_sprite_m/imageBRO/BRAM_reg_0_i_275/O[1]
                         net (fo=2, unplaced)         0.622    21.313    com_sprite_m/imageBRO/pos_y_3200_in[13]
                         LUT2 (Prop_lut2_I0_O)        0.306    21.619 r  com_sprite_m/imageBRO/BRAM_reg_0_i_278/O
                         net (fo=1, unplaced)         0.000    21.619    com_sprite_m/imageBRO/BRAM_reg_0_i_278_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.169 r  com_sprite_m/imageBRO/BRAM_reg_0_i_166/CO[3]
                         net (fo=1, unplaced)         0.000    22.169    com_sprite_m/imageBRO/BRAM_reg_0_i_166_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    22.498 r  com_sprite_m/imageBRO/BRAM_reg_0_i_101/O[3]
                         net (fo=2, unplaced)         0.819    23.317    com_sprite_m/imageBRO/pos_y_32[19]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.854    24.171 r  com_sprite_m/imageBRO/BRAM_reg_0_i_99/O[2]
                         net (fo=1, unplaced)         0.813    24.984    com_sprite_m/imageBRO/pos_y[21]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550    25.534 r  com_sprite_m/imageBRO/BRAM_reg_0_i_40/O[3]
                         net (fo=3, unplaced)         0.826    26.360    com_sprite_m/imageBRO/image_addr3[9]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.854    27.214 r  com_sprite_m/imageBRO/BRAM_reg_0_i_39/O[2]
                         net (fo=1, unplaced)         0.813    28.027    com_sprite_m/imageBRO/image_addr1[8]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    28.730 r  com_sprite_m/imageBRO/BRAM_reg_0_i_22/CO[3]
                         net (fo=1, unplaced)         0.009    28.739    com_sprite_m/imageBRO/BRAM_reg_0_i_22_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    29.068 r  com_sprite_m/imageBRO/BRAM_reg_0_i_21/O[3]
                         net (fo=1, unplaced)         0.618    29.686    com_sprite_m/imageBRO/image_addr0[12]
                         LUT6 (Prop_lut6_I0_O)        0.307    29.993 r  com_sprite_m/imageBRO/BRAM_reg_0_i_2__0/O
                         net (fo=1, unplaced)         0.800    30.793    com_sprite_m/imageBRO/image_addr[12]
                         RAMB36E1                                     r  com_sprite_m/imageBRO/BRAM_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=2578, unplaced)      0.655    11.405    com_sprite_m/imageBRO/clk_pixel
                         RAMB36E1                                     r  com_sprite_m/imageBRO/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    11.201    com_sprite_m/imageBRO/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                         -30.793    
  -------------------------------------------------------------------
                         slack                                -19.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.239ns (33.796%)  route 0.468ns (66.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.454 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.116    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  mhdmicw/clkout1_buf/O
                         net (fo=2578, unplaced)      0.210    -0.881    red_ser/clk_pixel
                         FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.740 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, unplaced)         0.131    -0.608    red_ser/blue_ser/pwup_rst
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.510 r  red_ser/primary_i_1/O
                         net (fo=6, unplaced)         0.337    -0.173    blue_ser/RST0
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.755 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.400    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  mhdmicw/clkout1_buf/O
                         net (fo=2578, unplaced)      0.355    -1.016    blue_ser/clk_pixel
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/CLKDIV
                         clock pessimism              0.281    -0.736    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559    -0.177    blue_ser/primary
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576               gameplay_module/bram_ball/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892              mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484                com_sprite_m/paletteBRO/BRAM_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484                com_sprite_m/paletteBRO/BRAM_reg_0_3_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538                mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666              mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               mhdmicw/mmcm_adv_inst/CLKFBIN



