<dec f='codebrowser/include/hw/pci/pcie_aer.h' l='89' type='int pcie_aer_init(PCIDevice * dev, uint8_t cap_ver, uint16_t offset, uint16_t size, Error ** errp)'/>
<use f='codebrowser/hw/net/e1000e.c' l='481' u='c' c='e1000e_pci_realize'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='101' u='c' c='rp_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='100' u='c' c='xio3130_downstream_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='88' u='c' c='xio3130_upstream_realize'/>
<def f='codebrowser/hw/pci/pcie_aer.c' l='107' ll='170' type='int pcie_aer_init(PCIDevice * dev, uint8_t cap_ver, uint16_t offset, uint16_t size, Error ** errp)'/>
