
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035752                       # Number of seconds simulated
sim_ticks                                 35752415736                       # Number of ticks simulated
final_tick                               565316795673                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148221                       # Simulator instruction rate (inst/s)
host_op_rate                                   187212                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2404721                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895104                       # Number of bytes of host memory used
host_seconds                                 14867.59                       # Real time elapsed on the host
sim_insts                                  2203692095                       # Number of instructions simulated
sim_ops                                    2783396301                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1600384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1948544                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3551872                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       926208                       # Number of bytes written to this memory
system.physmem.bytes_written::total            926208                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12503                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15223                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27749                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7236                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7236                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44762961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54501044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99346350                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35802                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46542                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              82344                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25906166                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25906166                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25906166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44762961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54501044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              125252515                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85737209                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30985645                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25416528                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013617                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13132718                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12099242                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162770                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87327                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32008851                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170084742                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30985645                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15262012                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36570208                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10796621                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6812676                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15663232                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84142584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.484417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.331957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47572376     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3646265      4.33%     60.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198454      3.80%     64.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438542      4.09%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3030990      3.60%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576324      1.87%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028363      1.22%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2699450      3.21%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17951820     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84142584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361403                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.983791                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33679418                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6389383                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34783656                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545715                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8744403                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076281                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6483                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201746642                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51002                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8744403                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35339158                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2871389                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       816507                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33635306                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2735813                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194931363                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11974                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1713912                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748035                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           57                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270671145                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908974268                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908974268                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102411881                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33661                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17638                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7246138                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19240192                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030046                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240294                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3045046                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183854461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147771183                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283962                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60942087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186190855                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1597                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84142584                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756200                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910025                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29952016     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17888002     21.26%     56.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11887609     14.13%     70.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7619002      9.05%     80.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7578011      9.01%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4431213      5.27%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380347      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       750306      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656078      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84142584                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083643     69.95%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203498     13.14%     83.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262007     16.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121558677     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014087      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15733024     10.65%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8449373      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147771183                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723536                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549189                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010484                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381518097                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244831244                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143620113                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149320372                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263816                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7028063                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          451                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1070                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2288373                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8744403                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2113336                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159131                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183888102                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       308996                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19240192                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030046                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17619                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114285                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6681                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1070                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1229674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129338                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2359012                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145186956                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14794884                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584223                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22998208                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20583784                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8203324                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.693395                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143765757                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143620113                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93691081                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261634565                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.675120                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358099                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61469554                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038579                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75398181                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623672                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30088842     39.91%     39.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20452825     27.13%     67.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8382095     11.12%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4296058      5.70%     83.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3674281      4.87%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1808385      2.40%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1990465      2.64%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006948      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3698282      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75398181                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3698282                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255591373                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376535639                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1594625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857372                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857372                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166355                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166355                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655529080                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196973686                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189214661                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85737209                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30653215                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24910365                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2089895                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12952238                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11978988                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3233835                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88747                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30760978                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169984928                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30653215                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15212823                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37390454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11227403                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6543829                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15064358                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       896880                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83786096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.506367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.303282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46395642     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3277797      3.91%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2660655      3.18%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6456390      7.71%     70.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1761037      2.10%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2246544      2.68%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1618950      1.93%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          912763      1.09%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18456318     22.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83786096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357525                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.982627                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32178825                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6356665                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35958722                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       242625                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9049250                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5238396                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41894                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203232912                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82779                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9049250                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34533747                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1376100                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1504291                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33790821                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3531879                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196075295                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30318                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1463849                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1098137                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1178                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    274453342                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    915406176                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    915406176                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168338918                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106114336                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40284                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22751                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9685906                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18276391                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9318794                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145143                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3158442                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185429213                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147317853                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       284591                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64021516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195580545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6201                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83786096                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758261                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885586                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29177893     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17975146     21.45%     56.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11859078     14.15%     70.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8726192     10.41%     80.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7492804      8.94%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3902035      4.66%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3316357      3.96%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       626286      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       710305      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83786096                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         861347     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        175469     14.49%     85.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173882     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122752966     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2097225      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16306      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14624080      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7827276      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147317853                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.718249                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1210704                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008218                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379917093                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249490190                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143572199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148528557                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       552208                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7197506                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2940                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2390025                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9049250                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         558653                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80205                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185468028                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       404396                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18276391                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9318794                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22507                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71832                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          648                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1249856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2425009                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144982198                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13725290                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2335651                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21349852                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20457107                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7624562                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.691007                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143667204                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143572199                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93565726                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264151235                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.674561                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354213                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98618955                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121113603                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64355112                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32612                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2094615                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74736846                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137980                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29143214     38.99%     38.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20667538     27.65%     66.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8405261     11.25%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4731864      6.33%     84.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3867176      5.17%     89.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1574687      2.11%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1870501      2.50%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       938034      1.26%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3538571      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74736846                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98618955                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121113603                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18007643                       # Number of memory references committed
system.switch_cpus1.commit.loads             11078877                       # Number of loads committed
system.switch_cpus1.commit.membars              16306                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17401728                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109127726                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2465676                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3538571                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256666990                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379992466                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1951113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98618955                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121113603                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98618955                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.869379                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.869379                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.150247                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.150247                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       652229174                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198416241                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187529626                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32612                       # number of misc regfile writes
system.l20.replacements                         12513                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787794                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28897                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.262138                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          354.981338                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.293057                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6047.192637                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176569                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9972.356399                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021666                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000567                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.369091                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.608664                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83171                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83171                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21222                       # number of Writeback hits
system.l20.Writeback_hits::total                21222                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83171                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83171                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83171                       # number of overall hits
system.l20.overall_hits::total                  83171                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12503                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12513                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12503                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12513                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12503                       # number of overall misses
system.l20.overall_misses::total                12513                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1249196544                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1249962509                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1249196544                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1249962509                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1249196544                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1249962509                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95674                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95684                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21222                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21222                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95674                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95684                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95674                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95684                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130683                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130683                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130774                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130683                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130774                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99911.744701                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99893.111884                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99911.744701                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99893.111884                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99911.744701                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99893.111884                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4074                       # number of writebacks
system.l20.writebacks::total                     4074                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12503                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12513                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12503                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12513                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12503                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12513                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1155969491                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1156661249                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1155969491                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1156661249                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1155969491                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1156661249                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130683                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130683                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130774                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130683                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130774                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92455.369991                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92436.765684                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92455.369991                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92436.765684                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92455.369991                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92436.765684                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15236                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          817683                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31620                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.859677                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          863.358580                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.476183                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4124.387565                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.257272                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11385.520400                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.052695                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000639                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.251733                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000016                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.694917                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        56338                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56338                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21190                       # number of Writeback hits
system.l21.Writeback_hits::total                21190                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        56338                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56338                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        56338                       # number of overall hits
system.l21.overall_hits::total                  56338                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15223                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15236                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15223                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15236                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15223                       # number of overall misses
system.l21.overall_misses::total                15236                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1045371                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1456020832                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1457066203                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1045371                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1456020832                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1457066203                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1045371                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1456020832                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1457066203                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71561                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71574                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21190                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21190                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71561                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71574                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71561                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71574                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.212728                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.212871                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.212728                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.212871                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.212728                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.212871                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 80413.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 95646.116534                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 95633.119126                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 80413.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 95646.116534                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 95633.119126                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 80413.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 95646.116534                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 95633.119126                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3162                       # number of writebacks
system.l21.writebacks::total                     3162                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15223                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15236                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15223                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15236                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15223                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15236                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       945562                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1338078957                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1339024519                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       945562                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1338078957                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1339024519                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       945562                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1338078957                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1339024519                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.212728                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.212871                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.212728                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.212871                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.212728                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.212871                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 72735.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87898.506011                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 87885.568325                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 72735.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 87898.506011                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 87885.568325                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 72735.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 87898.506011                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 87885.568325                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997556                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015670882                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846674.330909                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997556                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15663221                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15663221                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15663221                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15663221                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15663221                       # number of overall hits
system.cpu0.icache.overall_hits::total       15663221                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15663232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15663232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15663232                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15663232                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15663232                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15663232                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95674                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191896560                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95930                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2000.381111                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489784                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510216                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915976                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084024                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11632413                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11632413                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16878                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16878                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19341838                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19341838                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19341838                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19341838                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354519                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354519                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354619                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354619                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354619                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354619                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11543860654                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11543860654                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7109170                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7109170                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11550969824                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11550969824                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11550969824                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11550969824                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11986932                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11986932                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16878                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16878                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19696457                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19696457                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19696457                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19696457                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029575                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029575                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018004                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018004                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018004                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018004                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32562.036602                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32562.036602                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 71091.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71091.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32572.901689                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32572.901689                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32572.901689                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32572.901689                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21222                       # number of writebacks
system.cpu0.dcache.writebacks::total            21222                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258845                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258845                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258945                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258945                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258945                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258945                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95674                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95674                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95674                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95674                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95674                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95674                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1992943370                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1992943370                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1992943370                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1992943370                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1992943370                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1992943370                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007982                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007982                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004857                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004857                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004857                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004857                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20830.563894                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20830.563894                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20830.563894                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20830.563894                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20830.563894                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20830.563894                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996755                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020145096                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056744.145161                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996755                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15064341                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15064341                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15064341                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15064341                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15064341                       # number of overall hits
system.cpu1.icache.overall_hits::total       15064341                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1339973                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1339973                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1339973                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1339973                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1339973                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1339973                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15064358                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15064358                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15064358                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15064358                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15064358                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15064358                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 78821.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78821.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 78821.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78821.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 78821.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78821.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1058371                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1058371                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1058371                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1058371                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1058371                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1058371                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 81413.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81413.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 81413.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81413.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 81413.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81413.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71561                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181094910                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71817                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2521.616191                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.704967                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.295033                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901191                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098809                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10426799                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10426799                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6896154                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6896154                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22091                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22091                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16306                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16306                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17322953                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17322953                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17322953                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17322953                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153000                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153000                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153000                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153000                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153000                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153000                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6317560790                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6317560790                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6317560790                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6317560790                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6317560790                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6317560790                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10579799                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10579799                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6896154                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6896154                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16306                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16306                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17475953                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17475953                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17475953                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17475953                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014462                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008755                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008755                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008755                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008755                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41291.246993                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41291.246993                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41291.246993                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41291.246993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41291.246993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41291.246993                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21190                       # number of writebacks
system.cpu1.dcache.writebacks::total            21190                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81439                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81439                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81439                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81439                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81439                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81439                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71561                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71561                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71561                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71561                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1901434102                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1901434102                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1901434102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1901434102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1901434102                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1901434102                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004095                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004095                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004095                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004095                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26570.815137                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26570.815137                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26570.815137                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26570.815137                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26570.815137                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26570.815137                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
