$date
	Fri May 09 11:25:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Dff_t $end
$var wire 1 ! data_out $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ rst_n $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ rst_n $end
$var reg 1 ! data_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#3000
1$
#10000
1"
#20000
0"
#30000
1#
1"
#40000
0"
#50000
1!
0#
1"
#60000
0"
#70000
0!
1#
1"
#80000
0"
#90000
1!
0#
1"
#100000
0"
#110000
0!
1#
1"
#120000
0"
#130000
1!
0#
1"
#140000
0"
#150000
0!
1#
1"
#160000
0"
#170000
1!
0#
1"
#180000
0"
#190000
0!
1#
1"
#200000
0"
#210000
1!
0#
1"
#220000
0"
#230000
0!
1#
1"
#240000
0"
#250000
1!
0#
1"
#260000
0"
#270000
0!
1#
1"
#280000
0"
#290000
1!
0#
1"
#300000
0"
#310000
0!
1#
1"
#320000
0"
#330000
1!
0#
1"
#340000
0"
#350000
0!
1#
1"
#360000
0"
#370000
1!
0#
1"
#380000
0"
#390000
0!
1#
1"
#400000
0"
#410000
1!
0#
1"
#420000
0"
#430000
0!
1#
1"
#440000
0"
#450000
1!
0#
1"
#460000
0"
#470000
0!
1#
1"
#480000
0"
#490000
1!
0#
1"
#500000
0"
