

================================================================
== Vivado HLS Report for 'hprod'
================================================================
* Date:           Fri Nov 25 11:49:29 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        LSTM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.702 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39| 0.390 us | 0.390 us |   39|   39|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- i_loop  |       37|       37|         7|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     36|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      6|     286|    642|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        0|      -|     414|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|     700|    822|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |LSTM_Top_fmul_32ncud_U44  |LSTM_Top_fmul_32ncud  |        0|      3|  143|  321|    0|
    |LSTM_Top_fmul_32ncud_U45  |LSTM_Top_fmul_32ncud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      6|  286|  642|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln120_fu_158_p2      |     +    |      0|  0|  15|           2|           7|
    |icmp_ln120_fu_130_p2     |   icmp   |      0|  0|  11|           7|           8|
    |or_ln120_fu_146_p2       |    or    |      0|  0|   6|           6|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  36|          18|          19|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |i_0_0_reg_111            |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         10|   10|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_load_1_reg_213         |  32|   0|   32|          0|
    |a_load_reg_203           |  32|   0|   32|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |b_load_1_reg_218         |  32|   0|   32|          0|
    |b_load_reg_208           |  32|   0|   32|          0|
    |i_0_0_reg_111            |   7|   0|    7|          0|
    |icmp_ln120_reg_164       |   1|   0|    1|          0|
    |tmp7_reg_223             |  32|   0|   32|          0|
    |tmp_1_reg_228            |  32|   0|   32|          0|
    |zext_ln124_1_reg_183     |   5|   0|   64|         59|
    |zext_ln124_reg_168       |   7|   0|   64|         57|
    |icmp_ln120_reg_164       |  64|  32|    1|          0|
    |zext_ln124_1_reg_183     |  64|  32|   64|         59|
    |zext_ln124_reg_168       |  64|  32|   64|         57|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 414|  96|  467|        232|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     hprod    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     hprod    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     hprod    | return value |
|ap_done       | out |    1| ap_ctrl_hs |     hprod    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     hprod    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     hprod    | return value |
|res_address0  | out |    6|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   32|  ap_memory |      res     |     array    |
|res_address1  | out |    6|  ap_memory |      res     |     array    |
|res_ce1       | out |    1|  ap_memory |      res     |     array    |
|res_we1       | out |    1|  ap_memory |      res     |     array    |
|res_d1        | out |   32|  ap_memory |      res     |     array    |
|a_address0    | out |    6|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   32|  ap_memory |       a      |     array    |
|a_address1    | out |    6|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |   32|  ap_memory |       a      |     array    |
|b_address0    | out |    6|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |   32|  ap_memory |       b      |     array    |
|b_address1    | out |    6|  ap_memory |       b      |     array    |
|b_ce1         | out |    1|  ap_memory |       b      |     array    |
|b_q1          |  in |   32|  ap_memory |       b      |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [LSTM/rnn.cpp:120]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0_0 = phi i7 [ 0, %0 ], [ %add_ln120, %i_loop ]" [LSTM/rnn.cpp:120]   --->   Operation 11 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.48ns)   --->   "%icmp_ln120 = icmp eq i7 %i_0_0, -64" [LSTM/rnn.cpp:120]   --->   Operation 13 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %2, label %i_loop" [LSTM/rnn.cpp:120]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_20 = trunc i7 %i_0_0 to i6" [LSTM/rnn.cpp:120]   --->   Operation 15 'trunc' 'empty_20' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i7 %i_0_0 to i64" [LSTM/rnn.cpp:124]   --->   Operation 16 'zext' 'zext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [64 x float]* %a, i64 0, i64 %zext_ln124" [LSTM/rnn.cpp:124]   --->   Operation 17 'getelementptr' 'a_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [LSTM/rnn.cpp:124]   --->   Operation 18 'load' 'a_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [64 x float]* %b, i64 0, i64 %zext_ln124" [LSTM/rnn.cpp:124]   --->   Operation 19 'getelementptr' 'b_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%b_load = load float* %b_addr, align 4" [LSTM/rnn.cpp:124]   --->   Operation 20 'load' 'b_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln120 = or i6 %empty_20, 1" [LSTM/rnn.cpp:120]   --->   Operation 21 'or' 'or_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i6 %or_ln120 to i64" [LSTM/rnn.cpp:124]   --->   Operation 22 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [64 x float]* %a, i64 0, i64 %zext_ln124_1" [LSTM/rnn.cpp:124]   --->   Operation 23 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_2, align 4" [LSTM/rnn.cpp:124]   --->   Operation 24 'load' 'a_load_1' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [64 x float]* %b, i64 0, i64 %zext_ln124_1" [LSTM/rnn.cpp:124]   --->   Operation 25 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%b_load_1 = load float* %b_addr_1, align 4" [LSTM/rnn.cpp:124]   --->   Operation 26 'load' 'b_load_1' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 27 [1/1] (1.87ns)   --->   "%add_ln120 = add i7 2, %i_0_0" [LSTM/rnn.cpp:120]   --->   Operation 27 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [LSTM/rnn.cpp:124]   --->   Operation 28 'load' 'a_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%b_load = load float* %b_addr, align 4" [LSTM/rnn.cpp:124]   --->   Operation 29 'load' 'b_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_2, align 4" [LSTM/rnn.cpp:124]   --->   Operation 30 'load' 'a_load_1' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%b_load_1 = load float* %b_addr_1, align 4" [LSTM/rnn.cpp:124]   --->   Operation 31 'load' 'b_load_1' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 32 [4/4] (5.70ns)   --->   "%tmp7 = fmul float %a_load, %b_load" [LSTM/rnn.cpp:124]   --->   Operation 32 'fmul' 'tmp7' <Predicate = (!icmp_ln120)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %a_load_1, %b_load_1" [LSTM/rnn.cpp:124]   --->   Operation 33 'fmul' 'tmp_1' <Predicate = (!icmp_ln120)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 34 [3/4] (5.70ns)   --->   "%tmp7 = fmul float %a_load, %b_load" [LSTM/rnn.cpp:124]   --->   Operation 34 'fmul' 'tmp7' <Predicate = (!icmp_ln120)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %a_load_1, %b_load_1" [LSTM/rnn.cpp:124]   --->   Operation 35 'fmul' 'tmp_1' <Predicate = (!icmp_ln120)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 36 [2/4] (5.70ns)   --->   "%tmp7 = fmul float %a_load, %b_load" [LSTM/rnn.cpp:124]   --->   Operation 36 'fmul' 'tmp7' <Predicate = (!icmp_ln120)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %a_load_1, %b_load_1" [LSTM/rnn.cpp:124]   --->   Operation 37 'fmul' 'tmp_1' <Predicate = (!icmp_ln120)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 38 [1/4] (5.70ns)   --->   "%tmp7 = fmul float %a_load, %b_load" [LSTM/rnn.cpp:124]   --->   Operation 38 'fmul' 'tmp7' <Predicate = (!icmp_ln120)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 39 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %a_load_1, %b_load_1" [LSTM/rnn.cpp:124]   --->   Operation 39 'fmul' 'tmp_1' <Predicate = (!icmp_ln120)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str410) nounwind" [LSTM/rnn.cpp:121]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str410)" [LSTM/rnn.cpp:121]   --->   Operation 41 'specregionbegin' 'tmp' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str28) nounwind" [LSTM/rnn.cpp:123]   --->   Operation 42 'specpipeline' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [64 x float]* %res, i64 0, i64 %zext_ln124" [LSTM/rnn.cpp:124]   --->   Operation 43 'getelementptr' 'res_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (3.25ns)   --->   "store float %tmp7, float* %res_addr, align 4" [LSTM/rnn.cpp:124]   --->   Operation 44 'store' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str410, i32 %tmp)" [LSTM/rnn.cpp:125]   --->   Operation 45 'specregionend' 'empty_21' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr [64 x float]* %res, i64 0, i64 %zext_ln124_1" [LSTM/rnn.cpp:124]   --->   Operation 46 'getelementptr' 'res_addr_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (3.25ns)   --->   "store float %tmp_1, float* %res_addr_2, align 4" [LSTM/rnn.cpp:124]   --->   Operation 47 'store' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [LSTM/rnn.cpp:120]   --->   Operation 48 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [LSTM/rnn.cpp:127]   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln120           (br               ) [ 0111111110]
i_0_0              (phi              ) [ 0010000000]
empty              (speclooptripcount) [ 0000000000]
icmp_ln120         (icmp             ) [ 0011111110]
br_ln120           (br               ) [ 0000000000]
empty_20           (trunc            ) [ 0000000000]
zext_ln124         (zext             ) [ 0011111110]
a_addr             (getelementptr    ) [ 0011000000]
b_addr             (getelementptr    ) [ 0011000000]
or_ln120           (or               ) [ 0000000000]
zext_ln124_1       (zext             ) [ 0011111110]
a_addr_2           (getelementptr    ) [ 0011000000]
b_addr_1           (getelementptr    ) [ 0011000000]
add_ln120          (add              ) [ 0111111110]
a_load             (load             ) [ 0010111100]
b_load             (load             ) [ 0010111100]
a_load_1           (load             ) [ 0010111100]
b_load_1           (load             ) [ 0010111100]
tmp7               (fmul             ) [ 0010000010]
tmp_1              (fmul             ) [ 0010000010]
specloopname_ln121 (specloopname     ) [ 0000000000]
tmp                (specregionbegin  ) [ 0000000000]
specpipeline_ln123 (specpipeline     ) [ 0000000000]
res_addr           (getelementptr    ) [ 0000000000]
store_ln124        (store            ) [ 0000000000]
empty_21           (specregionend    ) [ 0000000000]
res_addr_2         (getelementptr    ) [ 0000000000]
store_ln124        (store            ) [ 0000000000]
br_ln120           (br               ) [ 0111111110]
ret_ln127          (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str410"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="a_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="7" slack="0"/>
<pin id="40" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="6" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="0"/>
<pin id="69" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="70" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="1"/>
<pin id="72" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 a_load_1/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="b_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="7" slack="0"/>
<pin id="53" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="81" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="82" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="1"/>
<pin id="84" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 b_load_1/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_addr_2_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="res_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="7" slack="6"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/8 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="6" slack="1"/>
<pin id="107" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="109" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/8 store_ln124/8 "/>
</bind>
</comp>

<comp id="99" class="1004" name="res_addr_2_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="6" slack="6"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_2/8 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_0_0_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="1"/>
<pin id="113" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_0_0_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp7/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln120_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="empty_20_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_20/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln124_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="or_ln120_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln124_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln120_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="icmp_ln120_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln120 "/>
</bind>
</comp>

<comp id="168" class="1005" name="zext_ln124_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="6"/>
<pin id="170" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln124 "/>
</bind>
</comp>

<comp id="173" class="1005" name="a_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="1"/>
<pin id="175" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="178" class="1005" name="b_addr_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="1"/>
<pin id="180" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="183" class="1005" name="zext_ln124_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="6"/>
<pin id="185" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln124_1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="a_addr_2_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="1"/>
<pin id="190" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="b_addr_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="1"/>
<pin id="195" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="add_ln120_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln120 "/>
</bind>
</comp>

<comp id="203" class="1005" name="a_load_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="208" class="1005" name="b_load_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="213" class="1005" name="a_load_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load_1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="b_load_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp7_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="134"><net_src comp="115" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="115" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="115" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="150"><net_src comp="136" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="115" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="130" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="140" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="176"><net_src comp="36" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="181"><net_src comp="49" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="186"><net_src comp="152" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="191"><net_src comp="62" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="196"><net_src comp="74" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="201"><net_src comp="158" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="206"><net_src comp="43" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="211"><net_src comp="56" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="216"><net_src comp="43" pin="7"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="221"><net_src comp="56" pin="7"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="226"><net_src comp="122" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="231"><net_src comp="126" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="93" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {8 }
 - Input state : 
	Port: hprod : a | {2 3 }
	Port: hprod : b | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln120 : 1
		br_ln120 : 2
		empty_20 : 1
		zext_ln124 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
		or_ln120 : 2
		zext_ln124_1 : 2
		a_addr_2 : 3
		a_load_1 : 4
		b_addr_1 : 3
		b_load_1 : 4
		add_ln120 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		store_ln124 : 1
		empty_21 : 1
		store_ln124 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_122     |    3    |   143   |   321   |
|          |      grp_fu_126     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln120_fu_158  |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln120_fu_130  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|   trunc  |   empty_20_fu_136   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |  zext_ln124_fu_140  |    0    |    0    |    0    |
|          | zext_ln124_1_fu_152 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    or    |   or_ln120_fu_146   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    6    |   286   |   668   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  a_addr_2_reg_188  |    6   |
|   a_addr_reg_173   |    6   |
|  a_load_1_reg_213  |   32   |
|   a_load_reg_203   |   32   |
|  add_ln120_reg_198 |    7   |
|  b_addr_1_reg_193  |    6   |
|   b_addr_reg_178   |    6   |
|  b_load_1_reg_218  |   32   |
|   b_load_reg_208   |   32   |
|    i_0_0_reg_111   |    7   |
| icmp_ln120_reg_164 |    1   |
|    tmp7_reg_223    |   32   |
|    tmp_1_reg_228   |   32   |
|zext_ln124_1_reg_183|   64   |
| zext_ln124_reg_168 |   64   |
+--------------------+--------+
|        Total       |   359  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_43 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_56 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_56 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   286  |   668  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   359  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    7   |   645  |   704  |
+-----------+--------+--------+--------+--------+
