"d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\synthesis\CombinationLockSystem.vhd" VHDL combinationlock_post_synthesis 1 0 0 -02
"d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\compile\CombinationLock.vhd" VHDL CombinationLock_post_synthesis 2 0 0 -02
"d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\Display.vhd" VHDL CombinationLock_post_synthesis 2 0 0 -02
"d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\Debouncer.vhd" VHDL CombinationLock_post_synthesis 2 0 0 -02
"d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\Prescaler.vhd" VHDL CombinationLock_post_synthesis 2 0 0 -02
".\..\compile\CombinationLockSystem.vhd" VHDL CombinationLock_post_synthesis 2 0 0 -02
"d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\TestBench\CombinationLockSystem_TB.vhd" VHDL CombinationLock_post_synthesis 1 0 0 -02
. . 0 0 0