Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Jul 17 09:08:49 2025
| Host         : user20-B70TV-AN5TB8W running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fadder_sub_4bit_behavioral_timing_summary_routed.rpt -pb fadder_sub_4bit_behavioral_timing_summary_routed.pb -rpx fadder_sub_4bit_behavioral_timing_summary_routed.rpx -warn_on_violation
| Design       : fadder_sub_4bit_behavioral
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.745ns  (logic 5.337ns (45.436%)  route 6.409ns (54.564%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           3.876     5.329    b_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.152     5.481 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.533     8.014    sum_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    11.745 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.745    sum[1]
    E19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.584ns  (logic 5.202ns (44.905%)  route 6.382ns (55.095%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           3.876     5.329    b_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124     5.453 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.691     6.144    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.124     6.268 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.815     8.083    sum_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.584 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.584    sum[2]
    U19                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.577ns  (logic 5.210ns (45.002%)  route 6.367ns (54.998%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           3.876     5.329    b_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124     5.453 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.690     6.143    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.267 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.801     8.068    sum_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.577 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.577    sum[3]
    V19                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.072ns  (logic 5.209ns (47.052%)  route 5.862ns (52.948%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           3.876     5.329    b_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124     5.453 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.300     5.753    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.124     5.877 r  carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.686     7.563    carry_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.072 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000    11.072    carry
    W18                                                               r  carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.943ns  (logic 5.097ns (46.580%)  route 5.846ns (53.420%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           3.908     5.376    b_IBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     5.500 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.938     7.439    sum_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.943 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.943    sum[0]
    U16                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s
                            (input port)
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.474ns (61.412%)  route 0.926ns (38.588%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  s (IN)
                         net (fo=0)                   0.000     0.000    s
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  s_IBUF_inst/O
                         net (fo=5, routed)           0.574     0.793    s_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.838 r  carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.351     1.190    carry_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.399 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000     2.399    carry
    W18                                                               r  carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.479ns (61.305%)  route 0.933ns (38.695%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.556     0.788    a_IBUF[2]
    SLICE_X0Y18          LUT4 (Prop_lut4_I1_O)        0.045     0.833 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.377     1.210    sum_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.412 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.412    sum[2]
    U19                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.487ns (61.286%)  route 0.939ns (38.714%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.560     0.792    a_IBUF[2]
    SLICE_X0Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.837 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.216    sum_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.426 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.426    sum[3]
    V19                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.545ns  (logic 1.472ns (57.843%)  route 1.073ns (42.157%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           0.620     0.841    a_IBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.045     0.886 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.453     1.339    sum_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.545 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.545    sum[0]
    U16                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.570ns (58.064%)  route 1.134ns (41.936%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           0.417     0.647    a_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.048     0.695 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.717     1.411    sum_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.704 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.704    sum[1]
    E19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





