<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_aecf830508d23262985d43a7b64360cb.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDGPUDisassembler.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUDisassembler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AMDGPUDisassembler.cpp - Disassembler for AMDGPU ISA ---------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">///</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/// This file contains definition for AMDGPU ISA disassembler</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// ToDo: What to do with instruction suffixes (v_mov_b32 vs v_mov_b32_e32)?</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUDisassembler_8h.html">Disassembler/AMDGPUDisassembler.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetInfo_8h.html">TargetInfo/AMDGPUTargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="DisassemblerTypes_8h.html">llvm-c/DisassemblerTypes.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="BinaryFormat_2ELF_8h.html">llvm/BinaryFormat/ELF.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="MCDecoderOps_8h.html">llvm/MC/MCDecoderOps.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/MC/TargetRegistry.h</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="AMDHSAKernelDescriptor_8h.html">llvm/Support/AMDHSAKernelDescriptor.h</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   39</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-disassembler&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">   41</a></span><span class="preprocessor">#define SGPR_MAX                                                               \</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">  (isGFX10Plus() ? AMDGPU::EncValues::SGPR_MAX_GFX10                           \</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">                 : AMDGPU::EncValues::SGPR_MAX_SI)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#af93d373e6e95b58feb6c1fdf50a0e396">   45</a></span><span class="keyword">using </span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> = <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a>;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">   47</a></span><a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">AMDGPUDisassembler::AMDGPUDisassembler</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>                                       <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx, <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> <span class="keyword">const</span> *MCII)</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    : <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>(STI, Ctx), MCII(MCII), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(*Ctx.getRegisterInfo()),</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>      MAI(*Ctx.getAsmInfo()), TargetMaxInstBytes(MAI.getMaxInstLength(&amp;STI)) {</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  <span class="comment">// ToDo: AMDGPUDisassembler supports only VI ISA.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGCN3Encoding) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>())</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Disassembly not yet supported for subtarget&quot;</span>);</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>}</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="keyword">inline</span> <span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">   57</a></span><a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a>&amp; Opnd) {</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(Opnd);</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  <span class="keywordflow">return</span> Opnd.<a class="code hl_function" href="classllvm_1_1MCOperand.html#abbfcefd1ec45289db58eeb5622b6bd7e">isValid</a>() ?</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> :</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>}</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">   64</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>                                <a class="code hl_class" href="classuint16__t.html">uint16_t</a> NameIdx) {</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <span class="keywordtype">int</span> OpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), NameIdx);</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="keywordflow">if</span> (OpIdx != -1) {</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin();</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    std::advance(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, OpIdx);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>);</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  }</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <span class="keywordflow">return</span> OpIdx;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>}</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a5dc7b2dd9907d083db5fb49ac5490b97">   75</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a5dc7b2dd9907d083db5fb49ac5490b97">decodeSOPPBrTarget</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>                                       <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="comment">// Our branches take a simm16, but we need two extra bits to account for the</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="comment">// factor of 4.</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> SignedOffset(18, Imm * 4, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = (SignedOffset.<a class="code hl_function" href="classllvm_1_1APInt.html#aca8fce65eb69a82aa10a635e2e79877a">sext</a>(64) + 4 + <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>).getSExtValue();</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="keywordflow">if</span> (DAsm-&gt;tryAddingSymbolicOperand(Inst, <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <span class="keyword">true</span>, 2, 2, 0))</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>}</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a29ec63c03889b569a9f8ea9cc55e8f61">   90</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a29ec63c03889b569a9f8ea9cc55e8f61">decodeSMEMOffset</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="keywordflow">if</span> (DAsm-&gt;isGFX12Plus()) { <span class="comment">// GFX12 supports 24-bit signed offsets.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = SignExtend64&lt;24&gt;(Imm);</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DAsm-&gt;isVI()) { <span class="comment">// VI supports 20-bit unsigned offsets.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = Imm &amp; 0xFFFFF;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  } <span class="keywordflow">else</span> { <span class="comment">// GFX9+ supports 21-bit signed offsets.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = SignExtend64&lt;21&gt;(Imm);</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  }</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>));</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>}</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad52fe682480e5a4022a50ddb9b03b80a">  104</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ad52fe682480e5a4022a50ddb9b03b80a">decodeBoolReg</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeBoolReg(Val));</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>}</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#af2f35a568e622ec0fa2fc9a0678d3d48">  110</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#af2f35a568e622ec0fa2fc9a0678d3d48">decodeSplitBarrier</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>                                       <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSplitBarrier(Val));</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>}</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#afec291717f10788ac7009575db1dc651">  117</a></span><span class="preprocessor">#define DECODE_OPERAND(StaticDecoderName, DecoderName)                         \</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">  static DecodeStatus StaticDecoderName(MCInst &amp;Inst, unsigned Imm,            \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">                                        uint64_t </span><span class="comment">/*Addr*/</span><span class="preprocessor">,                     \</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">                                        const MCDisassembler *Decoder) {       \</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">    auto DAsm = static_cast&lt;const AMDGPUDisassembler *&gt;(Decoder);              \</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">    return addOperand(Inst, DAsm-&gt;DecoderName(Imm));                           \</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">// Decoder for registers, decode directly using RegClassID. Imm(8-bit) is</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">// number of register. Used by VGPR only and AGPR only operands.</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">  127</a></span><span class="preprocessor">#define DECODE_OPERAND_REG_8(RegClass)                                         \</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">  static DecodeStatus Decode##RegClass##RegisterClass(                         \</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">      MCInst &amp;Inst, unsigned Imm, uint64_t </span><span class="comment">/*Addr*/</span><span class="preprocessor">,                           \</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">      const MCDisassembler *Decoder) {                                         \</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">    assert(Imm &lt; (1 &lt;&lt; 8) &amp;&amp; &quot;8-bit encoding&quot;</span>);                                \</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    auto DAsm = static_cast&lt;const AMDGPUDisassembler *&gt;(Decoder);              \</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    return addOperand(                                                         \</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>        Inst, DAsm-&gt;createRegOperand(AMDGPU::RegClass##RegClassID, Imm));      \</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  }</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">  137</a></span><span class="preprocessor">#define DECODE_SrcOp(Name, EncSize, OpWidth, EncImm, MandatoryLiteral,         \</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">                     ImmWidth)                                                 \</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">  static DecodeStatus Name(MCInst &amp;Inst, unsigned Imm, uint64_t </span><span class="comment">/*Addr*/</span><span class="preprocessor">,      \</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">                           const MCDisassembler *Decoder) {                    \</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">    assert(Imm &lt; (1 &lt;&lt; EncSize) &amp;&amp; #EncSize &quot;-bit encoding&quot;</span>);                  \</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    auto DAsm = static_cast&lt;const AMDGPUDisassembler *&gt;(Decoder);              \</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    return addOperand(Inst,                                                    \</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                      DAsm-&gt;decodeSrcOp(AMDGPUDisassembler::OpWidth, EncImm,   \</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                                        MandatoryLiteral, ImmWidth));          \</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  }</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// Decoder for registers. Imm(7-bit) is number of register, uses decodeSrcOp to</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// get register class. Used by SGPR only operands.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">  150</a></span><span class="preprocessor">#define DECODE_OPERAND_REG_7(RegClass, OpWidth)                                \</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">  DECODE_SrcOp(Decode##RegClass##RegisterClass, 7, OpWidth, Imm, false, 0)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">// Decoder for registers. Imm(10-bit): Imm{7-0} is number of register,</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">// Imm{9} is acc(agpr or vgpr) Imm{8} should be 0 (see VOP3Pe_SMFMAC).</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">// Set Imm{8} to 1 (IS_VGPR) to decode using &#39;enum10&#39; from decodeSrcOp.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">// Used by AV_ register classes (AGPR or VGPR only register operands).</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a5f8fc7b088cfeb40f4e061818fab02ef">  157</a></span><span class="preprocessor">#define DECODE_OPERAND_REG_AV10(RegClass, OpWidth)                             \</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">  DECODE_SrcOp(Decode##RegClass##RegisterClass, 10, OpWidth,                   \</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">               Imm | AMDGPU::EncValues::IS_VGPR, false, 0)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">// Decoder for Src(9-bit encoding) registers only.</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">  162</a></span><span class="preprocessor">#define DECODE_OPERAND_SRC_REG_9(RegClass, OpWidth)                            \</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">  DECODE_SrcOp(decodeOperand_##RegClass, 9, OpWidth, Imm, false, 0)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">// Decoder for Src(9-bit encoding) AGPR, register number encoded in 9bits, set</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">// Imm{9} to 1 (set acc) and decode using &#39;enum10&#39; from decodeSrcOp, registers</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">// only.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aa9d23e7c296104cf0a366261ad0bfda7">  168</a></span><span class="preprocessor">#define DECODE_OPERAND_SRC_REG_A9(RegClass, OpWidth)                           \</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">  DECODE_SrcOp(decodeOperand_##RegClass, 9, OpWidth, Imm | 512, false, 0)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">// Decoder for &#39;enum10&#39; from decodeSrcOp, Imm{0-8} is 9-bit Src encoding</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">// Imm{9} is acc, registers only.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a7191e87d3108de2861f96a13c355ae11">  173</a></span><span class="preprocessor">#define DECODE_SRC_OPERAND_REG_AV10(RegClass, OpWidth)                         \</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">  DECODE_SrcOp(decodeOperand_##RegClass, 10, OpWidth, Imm, false, 0)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">// Decoder for RegisterOperands using 9-bit Src encoding. Operand can be</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">// register from RegClass or immediate. Registers that don&#39;t belong to RegClass</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// will be decoded and InstPrinter will report warning. Immediate will be</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">// decoded into constant of size ImmWidth, should match width of immediate used</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">// by OperandType (important for floating point types).</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">  181</a></span><span class="preprocessor">#define DECODE_OPERAND_SRC_REG_OR_IMM_9(RegClass, OpWidth, ImmWidth)           \</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">  DECODE_SrcOp(decodeOperand_##RegClass##_Imm##ImmWidth, 9, OpWidth, Imm,      \</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">               false, ImmWidth)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a6f640b54c176312dd2c7e2a8469a86d2">  185</a></span><span class="preprocessor">#define DECODE_OPERAND_SRC_REG_OR_IMM_9_TYPED(Name, OpWidth, ImmWidth)         \</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">  DECODE_SrcOp(decodeOperand_##Name, 9, OpWidth, Imm, false, ImmWidth)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">// Decoder for Src(9-bit encoding) AGPR or immediate. Set Imm{9} to 1 (set acc)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">// and decode using &#39;enum10&#39; from decodeSrcOp.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">  190</a></span><span class="preprocessor">#define DECODE_OPERAND_SRC_REG_OR_IMM_A9(RegClass, OpWidth, ImmWidth)          \</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">  DECODE_SrcOp(decodeOperand_##RegClass##_Imm##ImmWidth, 9, OpWidth,           \</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">               Imm | 512, false, ImmWidth)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a658d4c7f67f294cfb131751afa77b15e">  194</a></span><span class="preprocessor">#define DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9(RegClass, OpWidth, ImmWidth)  \</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">  DECODE_SrcOp(decodeOperand_##RegClass##_Deferred##_Imm##ImmWidth, 9,         \</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">               OpWidth, Imm, true, ImmWidth)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">// Default decoders generated by tablegen: &#39;Decode&lt;RegClass&gt;RegisterClass&#39;</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">// when RegisterClass is used as an operand. Most often used for destination</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">// operands.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VGPR_32)</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VGPR_32_Lo128)</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_64)</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_96)</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_128)</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_256)</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_288)</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_352)</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_384)</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_512)</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(VReg_1024)</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_32, OPW32)</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_32_XEXEC, OPW32)</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_32_XM0_XEXEC, OPW32)</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_32_XEXEC_HI, OPW32)</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_64, OPW64)</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_64_XEXEC, OPW64)</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_96, OPW96)</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_128, OPW128)</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_256, OPW256)</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(SReg_512, OPW512)</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(AGPR_32)</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(AReg_64)</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(AReg_128)</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(AReg_256)</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(AReg_512)</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(AReg_1024)</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a5f8fc7b088cfeb40f4e061818fab02ef">DECODE_OPERAND_REG_AV10</a>(AVDst_128, OPW128)</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a5f8fc7b088cfeb40f4e061818fab02ef">DECODE_OPERAND_REG_AV10</a>(AVDst_512, OPW512)</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">// Decoders for register only source RegisterOperands that use use 9-bit Src</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">// encoding: &#39;decodeOperand_&lt;RegClass&gt;&#39;.</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a>(VGPR_32, OPW32)</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a>(VReg_64, OPW64)</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a>(VReg_128, OPW128)</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a>(VReg_256, OPW256)</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a>(VRegOrLds_32, OPW32)</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aa9d23e7c296104cf0a366261ad0bfda7">DECODE_OPERAND_SRC_REG_A9</a>(AGPR_32, OPW32)</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7191e87d3108de2861f96a13c355ae11">DECODE_SRC_OPERAND_REG_AV10</a>(AV_32, OPW32)</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7191e87d3108de2861f96a13c355ae11">DECODE_SRC_OPERAND_REG_AV10</a>(AV_64, OPW64)</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7191e87d3108de2861f96a13c355ae11">DECODE_SRC_OPERAND_REG_AV10</a>(AV_128, OPW128)</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">// Decoders for register or immediate RegisterOperands that use 9-bit Src</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// encoding: &#39;decodeOperand_&lt;RegClass&gt;_Imm&lt;ImmWidth&gt;&#39;.</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(SReg_64, OPW64, 64)</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(SReg_32, OPW32, 32)</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(SReg_32, OPW32, 16)</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(SRegOrLds_32, OPW32, 32)</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VS_32_Lo128, OPW16, 16)</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VS_32, OPW32, 16)</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VS_32, OPW32, 32)</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VS_64, OPW64, 64)</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VS_64, OPW64, 32)</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_64, OPW64, 64)</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_64, OPW64, 32)</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_64, OPW64, 16)</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_128, OPW128, 32)</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_128, OPW128, 16)</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_256, OPW256, 64)</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_256, OPW256, 32)</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_512, OPW512, 32)</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(VReg_1024, OPW1024, 32)</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f640b54c176312dd2c7e2a8469a86d2">DECODE_OPERAND_SRC_REG_OR_IMM_9_TYPED</a>(VS_32_ImmV2I16, OPW32, 32)</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a6f640b54c176312dd2c7e2a8469a86d2">DECODE_OPERAND_SRC_REG_OR_IMM_9_TYPED</a>(VS_32_ImmV2F16, OPW32, 16)</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a>(AReg_64, OPW64, 64)</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a>(AReg_128, OPW128, 32)</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a>(AReg_256, OPW256, 64)</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a>(AReg_512, OPW512, 32)</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a>(AReg_1024, OPW1024, 32)</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a658d4c7f67f294cfb131751afa77b15e">DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9</a>(VS_32_Lo128, OPW16, 16)</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a658d4c7f67f294cfb131751afa77b15e">DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9</a>(VS_32, OPW16, 16)</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a658d4c7f67f294cfb131751afa77b15e">DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9</a>(VS_32, OPW32, 32)</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a658d4c7f67f294cfb131751afa77b15e">DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9</a>(SReg_32, OPW32, 32)</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a869eb0ec1821f8576c98ced8745b1f30">  286</a></span>static <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a869eb0ec1821f8576c98ced8745b1f30">DecodeVGPR_16RegisterClass</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>                                               <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <span class="comment">/*Addr*/</span>,</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>                                               <a class="code hl_variable" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;10&gt;(Imm) &amp;&amp; <span class="stringliteral">&quot;10-bit encoding expected&quot;</span>);</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Imm &amp; (1 &lt;&lt; 8)) == 0 &amp;&amp; <span class="stringliteral">&quot;Imm{8} should not be used&quot;</span>);</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="keywordtype">bool</span> IsHi = Imm &amp; (1 &lt;&lt; 9);</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="keywordtype">unsigned</span> RegIdx = Imm &amp; 0xff;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;createVGPR16Operand(RegIdx, IsHi));</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>}</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ac4f043e93fc1f83ea48a4f98bdfa8958">  299</a></span><a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ac4f043e93fc1f83ea48a4f98bdfa8958">DecodeVGPR_16_Lo128RegisterClass</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <span class="comment">/*Addr*/</span>,</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;8&gt;(Imm) &amp;&amp; <span class="stringliteral">&quot;8-bit encoding expected&quot;</span>);</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <span class="keywordtype">bool</span> IsHi = Imm &amp; (1 &lt;&lt; 7);</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keywordtype">unsigned</span> RegIdx = Imm &amp; 0x7f;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;createVGPR16Operand(RegIdx, IsHi));</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>}</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a7a1ca9523d2fcc82eb94603cdb891b24">  309</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a7a1ca9523d2fcc82eb94603cdb891b24">decodeOperand_VSrcT16_Lo128</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>                                                <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <span class="comment">/*Addr*/</span>,</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>                                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;9&gt;(Imm) &amp;&amp; <span class="stringliteral">&quot;9-bit encoding expected&quot;</span>);</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <span class="keyword">const</span> <span class="keyword">auto</span> *DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <span class="keywordtype">bool</span> IsVGPR = Imm &amp; (1 &lt;&lt; 8);</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="keywordflow">if</span> (IsVGPR) {</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    <span class="keywordtype">bool</span> IsHi = Imm &amp; (1 &lt;&lt; 7);</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <span class="keywordtype">unsigned</span> RegIdx = Imm &amp; 0x7f;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;createVGPR16Operand(RegIdx, IsHi));</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  }</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeNonVGPRSrcOp(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">AMDGPUDisassembler::OPW16</a>,</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>                                                   Imm &amp; 0xFF, <span class="keyword">false</span>, 16));</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>}</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ac1a916f323f3cc92f646b7fae9c0a4c3">  325</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ac1a916f323f3cc92f646b7fae9c0a4c3">decodeOperand_VSrcT16</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>                                          <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <span class="comment">/*Addr*/</span>,</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;10&gt;(Imm) &amp;&amp; <span class="stringliteral">&quot;10-bit encoding expected&quot;</span>);</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="keyword">const</span> <span class="keyword">auto</span> *DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="keywordtype">bool</span> IsVGPR = Imm &amp; (1 &lt;&lt; 8);</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <span class="keywordflow">if</span> (IsVGPR) {</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <span class="keywordtype">bool</span> IsHi = Imm &amp; (1 &lt;&lt; 9);</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    <span class="keywordtype">unsigned</span> RegIdx = Imm &amp; 0xff;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;createVGPR16Operand(RegIdx, IsHi));</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  }</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeNonVGPRSrcOp(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">AMDGPUDisassembler::OPW16</a>,</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>                                                   Imm &amp; 0xFF, <span class="keyword">false</span>, 16));</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>}</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ab13514a8df17e5cc0eb7a570110c8aaa">  341</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ab13514a8df17e5cc0eb7a570110c8aaa">decodeOperand_KImmFP</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>                                         <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <span class="keyword">const</span> <span class="keyword">auto</span> *DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeMandatoryLiteralConstant(Imm));</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>}</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ac9fa71823613012495803a4be21971d3">  348</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ac9fa71823613012495803a4be21971d3">decodeOperandVOPDDstY</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                                          <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="keyword">const</span> <span class="keyword">auto</span> *DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeVOPDDstYOp(Inst, Val));</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>}</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a67245482e0fb8189af448dfed2bc154a">  354</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUAsmParser_8cpp.html#afd160d6c9cc947a3c786d83f07f06e71">IsAGPROperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">int</span> OpIdx,</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="keywordflow">if</span> (OpIdx &lt; 0)</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(OpIdx);</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isReg())</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <span class="keywordtype">unsigned</span> Sub = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getSubReg(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg(), AMDGPU::sub0);</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <span class="keyword">auto</span> Reg = Sub ? Sub : <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg();</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <span class="keywordflow">return</span> Reg &gt;= AMDGPU::AGPR0 &amp;&amp; Reg &lt;= AMDGPU::AGPR255;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>}</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">  368</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>                                             <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> Opw,</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>                                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="keywordflow">if</span> (!DAsm-&gt;isGFX90A()) {</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>    Imm &amp;= 511;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>    <span class="comment">// If atomic has both vdata and vdst their register classes are tied.</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <span class="comment">// The bit is decoded along with the vdst, first operand. We need to</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    <span class="comment">// change register class to AGPR if vdst was AGPR.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <span class="comment">// If a DS instruction has both data0 and data1 their register classes</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <span class="comment">// are also tied.</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    <span class="keywordtype">unsigned</span> Opc = Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> TSFlags = DAsm-&gt;getMCII()-&gt;get(Opc).TSFlags;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    <a class="code hl_class" href="classuint16__t.html">uint16_t</a> DataNameIdx = (TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a>) ? AMDGPU::OpName::data0</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>                                                        : AMDGPU::OpName::vdata;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = DAsm-&gt;getContext().getRegisterInfo();</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    <span class="keywordtype">int</span> DataIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, DataNameIdx);</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() == DataIdx) {</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>      <span class="keywordtype">int</span> DstIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="AMDGPUAsmParser_8cpp.html#afd160d6c9cc947a3c786d83f07f06e71">IsAGPROperand</a>(Inst, DstIdx, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>        Imm |= 512;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    }</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    <span class="keywordflow">if</span> (TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a>) {</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>      <span class="keywordtype">int</span> Data2Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::data1);</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>      <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() == Data2Idx &amp;&amp;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>          <a class="code hl_function" href="AMDGPUAsmParser_8cpp.html#afd160d6c9cc947a3c786d83f07f06e71">IsAGPROperand</a>(Inst, DataIdx, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>        Imm |= 512;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    }</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  }</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSrcOp(Opw, Imm | 256));</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>}</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a518f398e1650cebe32756b5cb45c3da8">  402</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a518f398e1650cebe32756b5cb45c3da8">decodeOperand_VSrc_f64</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>                                           <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &lt; (1 &lt;&lt; 9) &amp;&amp; <span class="stringliteral">&quot;9-bit encoding&quot;</span>);</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>      Inst, DAsm-&gt;decodeSrcOp(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">AMDGPUDisassembler::OPW64</a>, Imm, <span class="keyword">false</span>, 64, <span class="keyword">true</span>));</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>}</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a99e1f339f67ec493d7fdba3b0e948215">  412</a></span><a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a99e1f339f67ec493d7fdba3b0e948215">DecodeAVLdSt_32RegisterClass</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a>(Inst, Imm,</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>                                  <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">AMDGPUDisassembler::OPW32</a>, Decoder);</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>}</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a1177dc95777b09efc5fea1f0721ccc5e">  419</a></span><a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a1177dc95777b09efc5fea1f0721ccc5e">DecodeAVLdSt_64RegisterClass</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a>(Inst, Imm,</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>                                  <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">AMDGPUDisassembler::OPW64</a>, Decoder);</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>}</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a225ef2f542832c56224a9dd91acf09cb">  426</a></span><a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a225ef2f542832c56224a9dd91acf09cb">DecodeAVLdSt_96RegisterClass</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a>(Inst, Imm,</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>                                  <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">AMDGPUDisassembler::OPW96</a>, Decoder);</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>}</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad3926f6f267bf43376a19e5e3c88bb0c">  433</a></span><a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ad3926f6f267bf43376a19e5e3c88bb0c">DecodeAVLdSt_128RegisterClass</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a>(Inst, Imm,</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>                                  <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">AMDGPUDisassembler::OPW128</a>, Decoder);</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>}</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a40a0338891adf05216f5235e1994458c">  440</a></span><a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a40a0338891adf05216f5235e1994458c">DecodeAVLdSt_160RegisterClass</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a>(Inst, Imm, <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">AMDGPUDisassembler::OPW160</a>,</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>                                  Decoder);</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>}</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">  446</a></span><span class="preprocessor">#define DECODE_SDWA(DecName) \</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">DECODE_OPERAND(decodeSDWA##DecName, decodeSDWA##DecName)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(Src32)</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(Src16)</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(VopcDst)</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#include &quot;AMDGPUGenDisassemblerTables.inc&quot;</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">//</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">  459</a></span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_class" href="classT.html">T</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">eatBytes</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a>&amp; Bytes) {</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= <span class="keyword">sizeof</span>(<a class="code hl_class" href="classT.html">T</a>));</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <span class="keyword">const</span> <span class="keyword">auto</span> Res =</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>      support::endian::read&lt;T, llvm::endianness::little&gt;(Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>());</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  Bytes = Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">slice</a>(<span class="keyword">sizeof</span>(<a class="code hl_class" href="classT.html">T</a>));</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <span class="keywordflow">return</span> Res;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>}</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a434621cd1f8f1c0240a47b65ba19ea9b">  467</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_class" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a434621cd1f8f1c0240a47b65ba19ea9b">eat12Bytes</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> &amp;Bytes) {</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= 12);</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a> =</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>      support::endian::read&lt;uint64_t, llvm::endianness::little&gt;(Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>());</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  Bytes = Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">slice</a>(8);</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a> =</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>      support::endian::read&lt;uint32_t, llvm::endianness::little&gt;(Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>());</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  Bytes = Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">slice</a>(4);</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a>, <a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a>);</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>}</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">// The disassembler is greedy, so we need to check FI operand value to</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">// not parse a dpp if the correct literal is not set. For dpp16 the</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">// autogenerated decoder checks the dpp literal</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">  481</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm_1_1AMDGPU_1_1DPP.html">llvm::AMDGPU::DPP</a>;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="keywordtype">int</span> FiIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::fi);</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FiIdx != -1);</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <span class="keywordflow">if</span> ((<span class="keywordtype">unsigned</span>)FiIdx &gt;= <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands())</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <span class="keywordtype">unsigned</span> Fi = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(FiIdx).getImm();</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  <span class="keywordflow">return</span> Fi == DPP8_FI_0 || Fi == DPP8_FI_1;</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>}</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">  491</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">AMDGPUDisassembler::getInstruction</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>,</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>                                                <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes_,</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>                                                <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>                                                <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="keywordtype">bool</span> IsSDWA = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <span class="keywordtype">unsigned</span> MaxInstBytesNum = std::min((<span class="keywordtype">size_t</span>)TargetMaxInstBytes, Bytes_.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>());</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  Bytes = Bytes_.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">slice</a>(0, MaxInstBytesNum);</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Res = <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <span class="comment">// ToDo: better to switch encoding length using some bit predicate</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <span class="comment">// but it is unknown yet, so try all we can</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    <span class="comment">// Try to decode DPP and SDWA first to solve conflict with VOP1 and VOP2</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    <span class="comment">// encodings</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>() &amp;&amp; Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= 12 ) {</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>      <a class="code hl_class" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> DecW = <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a434621cd1f8f1c0240a47b65ba19ea9b">eat12Bytes</a>(Bytes);</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>      Res =</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>          <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableDPP8GFX1196, DecoderTableDPP8GFX11_FAKE1696,</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>                        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DecW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>      <span class="keywordflow">if</span> (Res &amp;&amp; <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) == <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>)</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a>(); <span class="comment">// clear</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>      Res =</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>          <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableDPP8GFX1296, DecoderTableDPP8GFX12_FAKE1696,</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>                        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DecW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>      <span class="keywordflow">if</span> (Res &amp;&amp; <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) == <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>)</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a>(); <span class="comment">// clear</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>      <span class="keyword">const</span> <span class="keyword">auto</span> convertVOPDPP = [&amp;]() {</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>        <span class="keywordflow">if</span> (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a4b3bb80273571c42a8b35d5e952034c9">SIInstrFlags::VOP3P</a>) {</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>          <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae899a30aaf685fa03c047af3726e44f1">convertVOP3PDPPInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a55212d9e75092af1bf2bee56503b1609">AMDGPU::isVOPC64DPP</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode())) {</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>          <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">convertVOPCDPPInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>); <span class="comment">// Special VOP3 case</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>          <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a78562688e8d67f7ffa892e4b92311a98">SIInstrFlags::VOP3</a>);</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>          <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5ecd1db725784618a2233d1a8fdcab0f">convertVOP3DPPInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>); <span class="comment">// Regular VOP3 case</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>        }</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>      };</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableDPPGFX1196, DecoderTableDPPGFX11_FAKE1696,</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>                          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DecW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>      <span class="keywordflow">if</span> (Res) {</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>        convertVOPDPP();</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>      }</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableDPPGFX1296, DecoderTableDPPGFX12_FAKE1696,</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>                          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DecW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>      <span class="keywordflow">if</span> (Res) {</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>        convertVOPDPP();</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>      }</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1196, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DecW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>      <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1296, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DecW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>      <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX12W6496, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DecW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>      <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>    }</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>    <span class="comment">// Reinitialize Bytes</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    Bytes = Bytes_.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">slice</a>(0, MaxInstBytesNum);</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <span class="keywordflow">if</span> (Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= 8) {</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>      <span class="keyword">const</span> <a class="code hl_class" href="classuint64__t.html">uint64_t</a> QW = eatBytes&lt;uint64_t&gt;(Bytes);</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX10_BEncoding)) {</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>        Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX10_B64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>        <span class="keywordflow">if</span> (Res) {</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>          <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::dpp8)</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>              == -1)</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>          <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) == <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>)</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a>(); <span class="comment">// clear</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>        }</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>      }</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableDPP864, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>      <span class="keywordflow">if</span> (Res &amp;&amp; <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) == <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>)</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a>(); <span class="comment">// clear</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableDPP8GFX1164,</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>                          DecoderTableDPP8GFX11_FAKE1664, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>      <span class="keywordflow">if</span> (Res &amp;&amp; <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) == <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>)</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a>(); <span class="comment">// clear</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableDPP8GFX1264,</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>                          DecoderTableDPP8GFX12_FAKE1664, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>      <span class="keywordflow">if</span> (Res &amp;&amp; <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) == <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>)</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a>(); <span class="comment">// clear</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableDPP64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>      <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableDPPGFX1164, DecoderTableDPPGFX11_FAKE1664,</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>                          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>      <span class="keywordflow">if</span> (Res) {</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>        <span class="keywordflow">if</span> (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a40767b966aa194931bb6ce67e3649de7">SIInstrFlags::VOPC</a>)</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>          <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">convertVOPCDPPInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>      }</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableDPPGFX1264, DecoderTableDPPGFX12_FAKE1664,</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>                          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>      <span class="keywordflow">if</span> (Res) {</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>        <span class="keywordflow">if</span> (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a40767b966aa194931bb6ce67e3649de7">SIInstrFlags::VOPC</a>)</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>          <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">convertVOPCDPPInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>      }</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableSDWA64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>      <span class="keywordflow">if</span> (Res) { IsSDWA = <span class="keyword">true</span>;  <span class="keywordflow">break</span>; }</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableSDWA964, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>      <span class="keywordflow">if</span> (Res) { IsSDWA = <span class="keyword">true</span>;  <span class="keywordflow">break</span>; }</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableSDWA1064, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>      <span class="keywordflow">if</span> (Res) { IsSDWA = <span class="keyword">true</span>;  <span class="keywordflow">break</span>; }</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureUnpackedD16VMem)) {</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>        Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX80_UNPACKED64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>        <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>      }</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>      <span class="comment">// Some GFX9 subtargets repurposed the v_mad_mix_f32, v_mad_mixlo_f16 and</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>      <span class="comment">// v_mad_mixhi_f16 for FMA variants. Try to decode using this special</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>      <span class="comment">// table first so we print the correct name.</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureFmaMixInsts)) {</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>        Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX9_DL64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>        <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>      }</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>    }</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>    <span class="comment">// Reinitialize Bytes as DPP64 could have eaten too much</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>    Bytes = Bytes_.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">slice</a>(0, MaxInstBytesNum);</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>    <span class="comment">// Try decode 32-bit instruction</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    <span class="keywordflow">if</span> (Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> DW = eatBytes&lt;uint32_t&gt;(Bytes);</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX832, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableAMDGPU32, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span> </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX932, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX90AInsts)) {</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX90A32, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>      <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    }</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX10_BEncoding)) {</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX10_B32, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>      <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>    }</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1032, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1132, DecoderTableGFX11_FAKE1632, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW,</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>                        <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1232, DecoderTableGFX12_FAKE1632, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW,</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>                        <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>    <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span> </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>    <span class="keywordflow">if</span> (Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    <span class="keyword">const</span> <a class="code hl_class" href="classuint64__t.html">uint64_t</a> QW = ((<a class="code hl_class" href="classuint64__t.html">uint64_t</a>)eatBytes&lt;uint32_t&gt;(Bytes) &lt;&lt; 32) | DW;</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX940Insts)) {</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX94064, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>      <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    }</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX90AInsts)) {</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX90A64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>      <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    }</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX864, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableAMDGPU64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX964, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1064, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1264, DecoderTableGFX12_FAKE1664, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW,</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>                        <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1164, DecoderTableGFX11_FAKE1664, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW,</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>                        <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableWMMAGFX1164, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableWMMAGFX1264, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, CS);</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  } <span class="keywordflow">while</span> (<span class="keyword">false</span>);</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <span class="keywordflow">if</span> (Res &amp;&amp; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#addb7ac73684b6266c9a9c177c602d603">AMDGPU::isMAC</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode())) {</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>    <span class="comment">// Insert dummy unused src2_modifiers.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>                         AMDGPU::OpName::src2_modifiers);</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  }</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <span class="keywordflow">if</span> (Res &amp;&amp; (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_CVT_SR_BF8_F32_e64_dpp ||</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_CVT_SR_FP8_F32_e64_dpp)) {</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    <span class="comment">// Insert dummy unused src2_modifiers.</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>                         AMDGPU::OpName::src2_modifiers);</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  }</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a>) &amp;&amp;</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>      !<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac06f184d382ba9a26ef8deaea0b31cd8">AMDGPU::hasGDS</a>(<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>)) {</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::gds);</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  }</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp;</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>          (<a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a2fca87a5855f045ac7f07d8c2814e81f">SIInstrFlags::MUBUF</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3ab0e8527c8c81d2caa91d9b2bd1852574">SIInstrFlags::FLAT</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a30118e93ea743944a8fa1d846dcbaf37">SIInstrFlags::SMRD</a>))) {</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    <span class="keywordtype">int</span> CPolPos = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>                                             AMDGPU::OpName::cpol);</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>    <span class="keywordflow">if</span> (CPolPos != -1) {</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>      <span class="keywordtype">unsigned</span> CPol =</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>          (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a046343a654627954ce26d0e7531e12f7">SIInstrFlags::IsAtomicRet</a>) ?</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>              <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">AMDGPU::CPol::GLC</a> : 0;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt;= (<a class="code hl_class" href="classunsigned.html">unsigned</a>)CPolPos) {</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>        <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(CPol),</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>                             AMDGPU::OpName::cpol);</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CPol) {</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(CPolPos).setImm(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(CPolPos).getImm() | CPol);</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>      }</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>    }</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  }</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp;</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>              (<a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a4863f895381859543f89e4423126a73f">SIInstrFlags::MTBUF</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a2fca87a5855f045ac7f07d8c2814e81f">SIInstrFlags::MUBUF</a>)) &amp;&amp;</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>             (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX90AInsts))) {</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>    <span class="comment">// GFX90A lost TFE, its place is occupied by ACC.</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>    <span class="keywordtype">int</span> TFEOpIdx =</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::tfe);</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>    <span class="keywordflow">if</span> (TFEOpIdx != -1) {</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>      <span class="keyword">auto</span> TFEIter = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin();</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>      std::advance(TFEIter, TFEOpIdx);</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(TFEIter, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0));</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>    }</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  }</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp;</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>              (<a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a4863f895381859543f89e4423126a73f">SIInstrFlags::MTBUF</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a2fca87a5855f045ac7f07d8c2814e81f">SIInstrFlags::MUBUF</a>))) {</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>    <span class="keywordtype">int</span> SWZOpIdx =</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::swz);</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>    <span class="keywordflow">if</span> (SWZOpIdx != -1) {</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>      <span class="keyword">auto</span> SWZIter = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin();</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>      std::advance(SWZIter, SWZOpIdx);</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(SWZIter, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0));</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>    }</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>  }</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a0666b703f5fe8ee884171492fb6a685a">SIInstrFlags::MIMG</a>)) {</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>    <span class="keywordtype">int</span> VAddr0Idx =</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vaddr0);</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>    <span class="keywordtype">int</span> RsrcIdx =</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::srsrc);</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>    <span class="keywordtype">unsigned</span> NSAArgs = RsrcIdx - VAddr0Idx - 1;</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>    <span class="keywordflow">if</span> (VAddr0Idx &gt;= 0 &amp;&amp; NSAArgs &gt; 0) {</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>      <span class="keywordtype">unsigned</span> NSAWords = (NSAArgs + 3) / 4;</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>      <span class="keywordflow">if</span> (Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4 * NSAWords) {</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>        Res = <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NSAArgs; ++i) {</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>          <span class="keyword">const</span> <span class="keywordtype">unsigned</span> VAddrIdx = VAddr0Idx + 1 + i;</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>          <span class="keyword">auto</span> VAddrRCID =</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>              MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).operands()[VAddrIdx].RegClass;</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + VAddrIdx,</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>                    <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VAddrRCID, Bytes[i]));</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>        }</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>        Bytes = Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">slice</a>(4 * NSAWords);</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>      }</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>    }</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>    <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">convertMIMGInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  }</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp;</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>              (<a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3affe2f0079ddf5f206b323cdecec1e655">SIInstrFlags::VIMAGE</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a68afea1b16331758f09fc0d8c229b86f">SIInstrFlags::VSAMPLE</a>)))</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">convertMIMGInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a3f6b33151573e94a6ef7f14b809dbe70">SIInstrFlags::EXP</a>))</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab8a4d4471e0bb36e9f50152ebcab9782">convertEXPInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a1440c15f5bea6a1ebb07324b7be433c3">SIInstrFlags::VINTERP</a>))</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa770ba43af1dceac87430862513f9b16">convertVINTERPInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span> </div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  <span class="keywordflow">if</span> (Res &amp;&amp; IsSDWA)</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">convertSDWAInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  <span class="keywordtype">int</span> VDstIn_Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>                                              AMDGPU::OpName::vdst_in);</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  <span class="keywordflow">if</span> (VDstIn_Idx != -1) {</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>    <span class="keywordtype">int</span> Tied = MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).getOperandConstraint(VDstIn_Idx,</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>                           <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::OperandConstraint::TIED_TO</a>);</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>    <span class="keywordflow">if</span> (Tied != -1 &amp;&amp; (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt;= (<span class="keywordtype">unsigned</span>)VDstIn_Idx ||</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>         !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIn_Idx).isReg() ||</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>         <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIn_Idx).getReg() != <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Tied).getReg())) {</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &gt; (<span class="keywordtype">unsigned</span>)VDstIn_Idx)</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.erase(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIn_Idx));</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>      <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>        <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Tied).getReg()),</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>        AMDGPU::OpName::vdst_in);</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>    }</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  }</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  <span class="keywordtype">int</span> ImmLitIdx =</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::imm);</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  <span class="keywordtype">bool</span> IsSOPK = MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a95d3d9b72a40bcb9f88738fd86094a62">SIInstrFlags::SOPK</a>;</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>  <span class="keywordflow">if</span> (Res &amp;&amp; ImmLitIdx != -1 &amp;&amp; !IsSOPK)</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a291c11ef1439ea1bb728571bc93c656d">convertFMAanyK</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, ImmLitIdx);</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  <span class="comment">// if the opcode was not recognized we&#39;ll assume a Size of 4 bytes</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  <span class="comment">// (unless there are fewer bytes left)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = Res ? (MaxInstBytesNum - Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>())</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>             : std::min((<span class="keywordtype">size_t</span>)4, Bytes_.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>());</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  <span class="keywordflow">return</span> Res;</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>}</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8a4d4471e0bb36e9f50152ebcab9782">  844</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab8a4d4471e0bb36e9f50152ebcab9782">AMDGPUDisassembler::convertEXPInst</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX11Insts)) {</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    <span class="comment">// The MCInst still has these fields even though they are no longer encoded</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>    <span class="comment">// in the GFX11 instruction.</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::vm);</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::compr);</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  }</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>}</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa770ba43af1dceac87430862513f9b16">  854</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa770ba43af1dceac87430862513f9b16">AMDGPUDisassembler::convertVINTERPInst</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_INTERP_P10_F16_F32_inreg_gfx11 ||</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_INTERP_P10_F16_F32_inreg_gfx12 ||</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_INTERP_P10_RTZ_F16_F32_inreg_gfx11 ||</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_INTERP_P10_RTZ_F16_F32_inreg_gfx12 ||</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_INTERP_P2_F16_F32_inreg_gfx11 ||</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_INTERP_P2_F16_F32_inreg_gfx12 ||</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_INTERP_P2_RTZ_F16_F32_inreg_gfx11 ||</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_INTERP_P2_RTZ_F16_F32_inreg_gfx12) {</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>    <span class="comment">// The MCInst has this field that is not directly encoded in the</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>    <span class="comment">// instruction.</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::op_sel);</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  }</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>}</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">  870</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">AMDGPUDisassembler::convertSDWAInst</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX9) ||</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>      <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX10)) {</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::sdst))</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>      <span class="comment">// VOPC - insert clamp</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>      <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::clamp);</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureVolcanicIslands)) {</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    <span class="keywordtype">int</span> SDst = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::sdst);</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>    <span class="keywordflow">if</span> (SDst != -1) {</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>      <span class="comment">// VOPC - insert VCC register as sdst</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>      <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VCC),</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>                           AMDGPU::OpName::sdst);</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>      <span class="comment">// VOP1/2 - insert omod if present in instruction</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>      <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::omod);</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>    }</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>  }</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>}</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="structVOPModifiers.html">  890</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structVOPModifiers.html">VOPModifiers</a> {</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="structVOPModifiers.html#ac99f5b33e7000c0fc1807242045a7c06">  891</a></span>  <span class="keywordtype">unsigned</span> OpSel = 0;</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="structVOPModifiers.html#adc6e974654f933ce90147818e89219a5">  892</a></span>  <span class="keywordtype">unsigned</span> OpSelHi = 0;</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="structVOPModifiers.html#ad2dc1ae7fde6cd92a999715b2591feca">  893</a></span>  <span class="keywordtype">unsigned</span> NegLo = 0;</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="structVOPModifiers.html#a50cfb72a98aaefca11ba090c96675c4b">  894</a></span>  <span class="keywordtype">unsigned</span> NegHi = 0;</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>};</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span> </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment">// Reconstruct values of VOP3/VOP3P operands such as op_sel.</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment">// Note that these values do not affect disassembler output,</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">// so this is only necessary for consistency with src_modifiers.</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">  900</a></span><span class="keyword">static</span> <a class="code hl_struct" href="structVOPModifiers.html">VOPModifiers</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>                                        <span class="keywordtype">bool</span> IsVOP3P = <span class="keyword">false</span>) {</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <a class="code hl_struct" href="structVOPModifiers.html">VOPModifiers</a> Modifiers;</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> ModOps[] = {AMDGPU::OpName::src0_modifiers,</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>                        AMDGPU::OpName::src1_modifiers,</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>                        AMDGPU::OpName::src2_modifiers};</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> J = 0; J &lt; 3; ++J) {</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>    <span class="keywordtype">int</span> OpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, ModOps[J]);</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>    <span class="keywordflow">if</span> (OpIdx == -1)</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>    <span class="keywordtype">unsigned</span> Val = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).getImm();</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span> </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>    Modifiers.<a class="code hl_variable" href="structVOPModifiers.html#ac99f5b33e7000c0fc1807242045a7c06">OpSel</a> |= !!(Val &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453ada3b095994a942145ccaaed4f175c7172a">SISrcMods::OP_SEL_0</a>) &lt;&lt; J;</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>    <span class="keywordflow">if</span> (IsVOP3P) {</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>      Modifiers.<a class="code hl_variable" href="structVOPModifiers.html#adc6e974654f933ce90147818e89219a5">OpSelHi</a> |= !!(Val &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>) &lt;&lt; J;</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>      Modifiers.<a class="code hl_variable" href="structVOPModifiers.html#ad2dc1ae7fde6cd92a999715b2591feca">NegLo</a> |= !!(Val &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf1ceb53a1b47dab205dc19070b47a1a6">SISrcMods::NEG</a>) &lt;&lt; J;</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>      Modifiers.<a class="code hl_variable" href="structVOPModifiers.html#a50cfb72a98aaefca11ba090c96675c4b">NegHi</a> |= !!(Val &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaa2e6fe69892c3b751a1f9cb4933ca368">SISrcMods::NEG_HI</a>) &lt;&lt; J;</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (J == 0) {</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>      Modifiers.<a class="code hl_variable" href="structVOPModifiers.html#ac99f5b33e7000c0fc1807242045a7c06">OpSel</a> |= !!(Val &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453ada8e2f726558b97b38629c9fa9f8691612">SISrcMods::DST_OP_SEL</a>) &lt;&lt; 3;</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>    }</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>  }</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <span class="keywordflow">return</span> Modifiers;</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>}</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">// MAC opcodes have special old and src2 operands.</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">// src2 is tied to dst, while old is not tied (but assumed to be).</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae75794f911e166bcea94523957bdec07">  929</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae75794f911e166bcea94523957bdec07">AMDGPUDisassembler::isMacDPP</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  <span class="keyword">constexpr</span> <span class="keywordtype">int</span> DST_IDX = 0;</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  <span class="keyword">auto</span> Opcode = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a> = MCII-&gt;get(Opcode);</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>  <span class="keyword">auto</span> OldIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::old);</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  <span class="keywordflow">if</span> (OldIdx != -1 &amp;&amp; <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOperandConstraint(</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>                          OldIdx, <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::OperandConstraint::TIED_TO</a>) == -1) {</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opcode, AMDGPU::OpName::src2));</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOperandConstraint(</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>               <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src2),</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>               <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::OperandConstraint::TIED_TO</a>) == DST_IDX);</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>    (void)DST_IDX;</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  }</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>}</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span> </div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">// Create dummy old operand and insert dummy unused src2_modifiers</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a4974310fb906d87e0b82ea333101d33c">  949</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a4974310fb906d87e0b82ea333101d33c">AMDGPUDisassembler::convertMacDPPInst</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() + 1 &lt; MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).getNumOperands());</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(0), AMDGPU::OpName::old);</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>                       AMDGPU::OpName::src2_modifiers);</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>}</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span> </div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">// We must check FI == literal to reject not genuine dpp8 insts, and we must</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">// first add optional MI operands to check FI</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">  958</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">AMDGPUDisassembler::convertDPP8Inst</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  <span class="keywordflow">if</span> (MCII-&gt;get(Opc).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a4b3bb80273571c42a8b35d5e952034c9">SIInstrFlags::VOP3P</a>) {</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>    <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae899a30aaf685fa03c047af3726e44f1">convertVOP3PDPPInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((MCII-&gt;get(Opc).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a40767b966aa194931bb6ce67e3649de7">SIInstrFlags::VOPC</a>) ||</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>             <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a55212d9e75092af1bf2bee56503b1609">AMDGPU::isVOPC64DPP</a>(Opc)) {</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>    <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">convertVOPCDPPInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae75794f911e166bcea94523957bdec07">isMacDPP</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>      <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a4974310fb906d87e0b82ea333101d33c">convertMacDPPInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>    <span class="keywordtype">int</span> VDstInIdx =</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vdst_in);</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>    <span class="keywordflow">if</span> (VDstInIdx != -1)</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>      <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), AMDGPU::OpName::vdst_in);</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span> </div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_CVT_SR_BF8_F32_e64_dpp8_gfx12 ||</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_CVT_SR_FP8_F32_e64_dpp8_gfx12)</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>      <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), AMDGPU::OpName::src2);</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span> </div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>    <span class="keywordtype">unsigned</span> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op_sel)) {</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>      <span class="keyword">auto</span> Mods = <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>      <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.OpSel),</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>                           AMDGPU::OpName::op_sel);</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>      <span class="comment">// Insert dummy unused src modifiers.</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>          <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::src0_modifiers))</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>        <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>                             AMDGPU::OpName::src0_modifiers);</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>          <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::src1_modifiers))</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>        <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>                             AMDGPU::OpName::src1_modifiers);</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>    }</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  }</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ? <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> : <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">MCDisassembler::SoftFail</a>;</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>}</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5ecd1db725784618a2233d1a8fdcab0f"> 1001</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5ecd1db725784618a2233d1a8fdcab0f">AMDGPUDisassembler::convertVOP3DPPInst</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae75794f911e166bcea94523957bdec07">isMacDPP</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>    <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a4974310fb906d87e0b82ea333101d33c">convertMacDPPInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>  <span class="keywordtype">int</span> VDstInIdx =</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vdst_in);</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  <span class="keywordflow">if</span> (VDstInIdx != -1)</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), AMDGPU::OpName::vdst_in);</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_CVT_SR_BF8_F32_e64_dpp_gfx12 ||</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_CVT_SR_FP8_F32_e64_dpp_gfx12)</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), AMDGPU::OpName::src2);</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  <span class="keywordtype">unsigned</span> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op_sel)) {</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    <span class="keyword">auto</span> Mods = <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.OpSel),</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>                         AMDGPU::OpName::op_sel);</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  }</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>}</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment">// Note that before gfx10, the MIMG encoding provided no information about</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">// VADDR size. Consequently, decoded instructions always show address as if it</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">// has 1 dword, which could be not really so.</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2"> 1028</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">AMDGPUDisassembler::convertMIMGInst</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <span class="keyword">auto</span> TSFlags = MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags;</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <span class="keywordtype">int</span> VDstIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>                                           AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>  <span class="keywordtype">int</span> VDataIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>                                            AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>  <span class="keywordtype">int</span> VAddr0Idx =</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vaddr0);</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  <span class="keywordtype">int</span> RsrcOpName = TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a0666b703f5fe8ee884171492fb6a685a">SIInstrFlags::MIMG</a> ? AMDGPU::OpName::srsrc</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>                                                : AMDGPU::OpName::rsrc;</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>  <span class="keywordtype">int</span> RsrcIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), RsrcOpName);</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  <span class="keywordtype">int</span> DMaskIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>                                            AMDGPU::OpName::dmask);</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  <span class="keywordtype">int</span> TFEIdx   = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>                                            AMDGPU::OpName::tfe);</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>  <span class="keywordtype">int</span> D16Idx   = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>                                            AMDGPU::OpName::d16);</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span> </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">AMDGPU::MIMGInfo</a> *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">AMDGPU::getMIMGInfo</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode =</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">AMDGPU::getMIMGBaseOpcodeInfo</a>(<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;BaseOpcode);</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VDataIdx != -1);</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  <span class="keywordflow">if</span> (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ae568e3885ff86491cfec37106f83d1c7">BVH</a>) {</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>    <span class="comment">// Add A16 operand for intersect_ray instructions</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ac4143c4d0308ab58f78f0e5fc74902e4">A16</a>));</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  }</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  <span class="keywordtype">bool</span> IsAtomic = (VDstIdx != -1);</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  <span class="keywordtype">bool</span> IsGather4 = TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a1fb3a3c9d73c11f77861315b283e3fde">SIInstrFlags::Gather4</a>;</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  <span class="keywordtype">bool</span> IsVSample = TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a68afea1b16331758f09fc0d8c229b86f">SIInstrFlags::VSAMPLE</a>;</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>  <span class="keywordtype">bool</span> IsNSA = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  <span class="keywordtype">bool</span> IsPartialNSA = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  <span class="keywordtype">unsigned</span> AddrSize = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords;</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) {</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>    <span class="keywordtype">unsigned</span> DimIdx =</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::dim);</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>    <span class="keywordtype">int</span> A16Idx =</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::a16);</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">AMDGPU::MIMGDimInfo</a> *Dim =</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">AMDGPU::getMIMGDimInfoByEncoding</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DimIdx).getImm());</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsA16 = (A16Idx != -1 &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(A16Idx).getImm());</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span> </div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>    AddrSize =</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">AMDGPU::getAddrSizeMIMGOp</a>(BaseOpcode, Dim, IsA16, <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">AMDGPU::hasG16</a>(<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>));</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>    <span class="comment">// VSAMPLE insts that do not use vaddr3 behave the same as NSA forms.</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>    <span class="comment">// VIMAGE insts other than BVH never use vaddr4.</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>    IsNSA = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;MIMGEncoding == AMDGPU::MIMGEncGfx10NSA ||</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>            <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;MIMGEncoding == AMDGPU::MIMGEncGfx11NSA ||</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>            <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;MIMGEncoding == AMDGPU::MIMGEncGfx12;</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>    <span class="keywordflow">if</span> (!IsNSA) {</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>      <span class="keywordflow">if</span> (!IsVSample &amp;&amp; AddrSize &gt; 12)</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>        AddrSize = 16;</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>      <span class="keywordflow">if</span> (AddrSize &gt; <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords) {</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>        <span class="keywordflow">if</span> (!<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeaturePartialNSAEncoding)) {</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>          <span class="comment">// The NSA encoding does not contain enough operands for the</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>          <span class="comment">// combination of base opcode / dimension. Should this be an error?</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>          <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>        }</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>        IsPartialNSA = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>      }</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>    }</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>  }</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  <span class="keywordtype">unsigned</span> DMask = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DMaskIdx).getImm() &amp; 0xf;</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  <span class="keywordtype">unsigned</span> DstSize = IsGather4 ? 4 : std::max(<a class="code hl_function" href="namespacellvm.html#a0eea77e7bfa82e0219d2ec7b4efbc94f">llvm::popcount</a>(DMask), 1);</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span> </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>  <span class="keywordtype">bool</span> D16 = D16Idx &gt;= 0 &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(D16Idx).getImm();</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  <span class="keywordflow">if</span> (D16 &amp;&amp; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">AMDGPU::hasPackedD16</a>(<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>)) {</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>    DstSize = (DstSize + 1) / 2;</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  }</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span> </div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>  <span class="keywordflow">if</span> (TFEIdx != -1 &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(TFEIdx).getImm())</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>    DstSize += 1;</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span> </div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>  <span class="keywordflow">if</span> (DstSize == <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VDataDwords &amp;&amp; AddrSize == <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords)</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span> </div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  <span class="keywordtype">int</span> NewOpcode =</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">AMDGPU::getMIMGOpcode</a>(<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;BaseOpcode, <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;MIMGEncoding, DstSize, AddrSize);</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  <span class="keywordflow">if</span> (NewOpcode == -1)</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span> </div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  <span class="comment">// Widen the register to the correct number of enabled channels.</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>  <span class="keywordtype">unsigned</span> NewVdata = AMDGPU::NoRegister;</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  <span class="keywordflow">if</span> (DstSize != <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VDataDwords) {</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>    <span class="keyword">auto</span> DataRCID = MCII-&gt;get(NewOpcode).operands()[VDataIdx].RegClass;</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span> </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>    <span class="comment">// Get first subregister of VData</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>    <span class="keywordtype">unsigned</span> Vdata0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDataIdx).getReg();</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>    <span class="keywordtype">unsigned</span> VdataSub0 = MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">getSubReg</a>(Vdata0, AMDGPU::sub0);</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>    Vdata0 = (VdataSub0 != 0)? VdataSub0 : Vdata0;</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span> </div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>    NewVdata = MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a>(Vdata0, AMDGPU::sub0,</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>                                       &amp;MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ae179799df1c5f01dc1c55e7ff4868743">getRegClass</a>(DataRCID));</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>    <span class="keywordflow">if</span> (NewVdata == AMDGPU::NoRegister) {</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>      <span class="comment">// It&#39;s possible to encode this such that the low register + enabled</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>      <span class="comment">// components exceeds the register count.</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>    }</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  }</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span> </div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  <span class="comment">// If not using NSA on GFX10+, widen vaddr0 address register to correct size.</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>  <span class="comment">// If using partial NSA on GFX11+ widen last address register.</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>  <span class="keywordtype">int</span> VAddrSAIdx = IsPartialNSA ? (RsrcIdx - 1) : VAddr0Idx;</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  <span class="keywordtype">unsigned</span> NewVAddrSA = AMDGPU::NoRegister;</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureNSAEncoding) &amp;&amp; (!IsNSA || IsPartialNSA) &amp;&amp;</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>      AddrSize != <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords) {</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>    <span class="keywordtype">unsigned</span> VAddrSA = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VAddrSAIdx).getReg();</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>    <span class="keywordtype">unsigned</span> VAddrSubSA = MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">getSubReg</a>(VAddrSA, AMDGPU::sub0);</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>    VAddrSA = VAddrSubSA ? VAddrSubSA : VAddrSA;</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span> </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>    <span class="keyword">auto</span> AddrRCID = MCII-&gt;get(NewOpcode).operands()[VAddrSAIdx].RegClass;</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>    NewVAddrSA = MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a>(VAddrSA, AMDGPU::sub0,</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>                                        &amp;MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ae179799df1c5f01dc1c55e7ff4868743">getRegClass</a>(AddrRCID));</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>    <span class="keywordflow">if</span> (!NewVAddrSA)</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  }</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span> </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setOpcode(NewOpcode);</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span> </div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>  <span class="keywordflow">if</span> (NewVdata != AMDGPU::NoRegister) {</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDataIdx) = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(NewVdata);</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span> </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>    <span class="keywordflow">if</span> (IsAtomic) {</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>      <span class="comment">// Atomic operations have an additional operand (a copy of data)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIdx) = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(NewVdata);</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>    }</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>  }</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span> </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  <span class="keywordflow">if</span> (NewVAddrSA) {</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VAddrSAIdx) = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(NewVAddrSA);</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsNSA) {</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AddrSize &lt;= Info-&gt;VAddrDwords);</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.erase(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + VAddr0Idx + AddrSize,</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>             <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + VAddr0Idx + <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords);</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>  }</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>}</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span> </div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">// Opsel and neg bits are used in src_modifiers and standalone operands. Autogen</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">// decoder only adds to src_modifiers, so manually add the bits to the other</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">// operands.</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae899a30aaf685fa03c047af3726e44f1"> 1179</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae899a30aaf685fa03c047af3726e44f1">AMDGPUDisassembler::convertVOP3PDPPInst</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  <span class="keywordtype">unsigned</span> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>  <span class="keyword">auto</span> Mods = <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::vdst_in))</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::vdst_in);</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span> </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op_sel))</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.OpSel),</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>                         AMDGPU::OpName::op_sel);</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op_sel_hi))</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.OpSelHi),</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>                         AMDGPU::OpName::op_sel_hi);</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::neg_lo))</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.NegLo),</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>                         AMDGPU::OpName::neg_lo);</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::neg_hi))</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.NegHi),</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>                         AMDGPU::OpName::neg_hi);</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span> </div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>}</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span> </div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">// Create dummy old operand and insert optional operands</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644"> 1209</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">AMDGPUDisassembler::convertVOPCDPPInst</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>  <span class="keywordtype">unsigned</span> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span> </div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::old))</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(0), AMDGPU::OpName::old);</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span> </div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::src0_modifiers))</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>                         AMDGPU::OpName::src0_modifiers);</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span> </div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::src1_modifiers))</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>                         AMDGPU::OpName::src1_modifiers);</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>}</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a291c11ef1439ea1bb728571bc93c656d"> 1229</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a291c11ef1439ea1bb728571bc93c656d">AMDGPUDisassembler::convertFMAanyK</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>                                                <span class="keywordtype">int</span> ImmLitIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HasLiteral &amp;&amp; <span class="stringliteral">&quot;Should have decoded a literal&quot;</span>);</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a> = MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>  <span class="keywordtype">unsigned</span> DescNumOps = <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getNumOperands();</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Literal),</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>                       AMDGPU::OpName::immDeferred);</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DescNumOps == <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; DescNumOps; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>    <span class="keyword">auto</span> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>    <span class="keyword">auto</span> OpType = <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].OperandType;</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>    <span class="keywordtype">bool</span> IsDeferredOp = (OpType == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a> ||</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>                         OpType == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a>);</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isImm() &amp;&amp; <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getImm() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#aeaac25f7a7623b2e44722318fc80540ba64505b53beb145f22a5e090a5f7fc97a">AMDGPU::EncValues::LITERAL_CONST</a> &amp;&amp;</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>        IsDeferredOp)</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>      <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.setImm(Literal);</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>  }</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>}</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span> </div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b"> 1249</a></span><span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">AMDGPUDisassembler::getRegClassName</a>(<span class="keywordtype">unsigned</span> RegClassID)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCDisassembler.html#a3faa10cafd0be721018fc1b9bc2c5488">getContext</a>().<a class="code hl_function" href="classllvm_1_1MCContext.html#a7eff7fcbe27aa063e7dced4042ca3416">getRegisterInfo</a>()-&gt;</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>    <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(&amp;AMDGPUMCRegisterClasses[RegClassID]);</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>}</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span> </div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="keyword">inline</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061"> 1255</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">AMDGPUDisassembler::errOperand</a>(<span class="keywordtype">unsigned</span> V,</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>&amp; ErrMsg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>  *<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> &lt;&lt; <span class="stringliteral">&quot;Error: &quot;</span> + ErrMsg;</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>  <span class="comment">// ToDo: add support for error operands to MCInst.h</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  <span class="comment">// return MCOperand::createError(V);</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a>();</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>}</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span> </div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="keyword">inline</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8"> 1265</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">AMDGPUDisassembler::createRegOperand</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> RegId)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">AMDGPU::getMCReg</a>(RegId, <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>));</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>}</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="keyword">inline</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a10982f41862673ec4aa270b0eef58a7b"> 1270</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">AMDGPUDisassembler::createRegOperand</a>(<span class="keywordtype">unsigned</span> RegClassID,</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>                                               <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>  <span class="keyword">const</span> <span class="keyword">auto</span>&amp; RegCl = AMDGPUMCRegisterClasses[RegClassID];</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>  <span class="keywordflow">if</span> (Val &gt;= RegCl.getNumRegs())</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(RegClassID)) +</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>                           <span class="stringliteral">&quot;: unknown register &quot;</span> + <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>(Val));</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(RegCl.getRegister(Val));</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>}</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span> </div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="keyword">inline</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871"> 1280</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">AMDGPUDisassembler::createSRegOperand</a>(<span class="keywordtype">unsigned</span> SRegClassID,</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>                                                <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  <span class="comment">// ToDo: SI/CI have 104 SGPRs, VI - 102</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  <span class="comment">// Valery: here we accepting as much as we can, let assembler sort it out</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>  <span class="keywordtype">int</span> shift = 0;</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>  <span class="keywordflow">switch</span> (SRegClassID) {</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_32RegClassID:</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_32RegClassID:</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_64RegClassID:</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_64RegClassID:</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>    shift = 1;</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_96RegClassID:</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_96RegClassID:</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_128RegClassID:</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_128RegClassID:</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  <span class="comment">// ToDo: unclear if s[100:104] is available on VI. Can we use VCC as SGPR in</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <span class="comment">// this bundle?</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_256RegClassID:</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_256RegClassID:</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>    <span class="comment">// ToDo: unclear if s[96:104] is available on VI. Can we use VCC as SGPR in</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  <span class="comment">// this bundle?</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_288RegClassID:</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_288RegClassID:</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_320RegClassID:</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_320RegClassID:</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_352RegClassID:</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_352RegClassID:</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_384RegClassID:</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_384RegClassID:</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_512RegClassID:</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_512RegClassID:</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>    shift = 2;</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <span class="comment">// ToDo: unclear if s[88:104] is available on VI. Can we use VCC as SGPR in</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>  <span class="comment">// this bundle?</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled register class&quot;</span>);</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  }</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span> </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>  <span class="keywordflow">if</span> (Val % (1 &lt;&lt; shift)) {</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>    *<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> &lt;&lt; <span class="stringliteral">&quot;Warning: &quot;</span> &lt;&lt; <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(SRegClassID)</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>                   &lt;&lt; <span class="stringliteral">&quot;: scalar reg isn&#39;t aligned &quot;</span> &lt;&lt; Val;</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>  }</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRegClassID, Val &gt;&gt; shift);</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>}</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span> </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5a7e8470c4be479dbcf6ac32a977b8b3"> 1329</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5a7e8470c4be479dbcf6ac32a977b8b3">AMDGPUDisassembler::createVGPR16Operand</a>(<span class="keywordtype">unsigned</span> RegIdx,</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>                                                  <span class="keywordtype">bool</span> IsHi)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>  <span class="keywordtype">unsigned</span> RegIdxInVGPR16 = RegIdx * 2 + (IsHi ? 1 : 0);</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VGPR_16RegClassID, RegIdxInVGPR16);</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>}</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span> </div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment">// Decode Literals for insts which always have a literal in the encoding</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a7bc1d16f7c74d8204bf3ab1f4d5c0998"> 1337</a></span><a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a7bc1d16f7c74d8204bf3ab1f4d5c0998">AMDGPUDisassembler::decodeMandatoryLiteralConstant</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>  <span class="keywordflow">if</span> (HasLiteral) {</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af277efe76de2cd454da028d38646f2b5">AMDGPU::hasVOPD</a>(<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>) &amp;&amp;</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>        <span class="stringliteral">&quot;Should only decode multiple kimm with VOPD, check VSrc operand types&quot;</span>);</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>    <span class="keywordflow">if</span> (Literal != Val)</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <span class="stringliteral">&quot;More than one unique literal is illegal&quot;</span>);</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>  }</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>  HasLiteral = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>  Literal = Val;</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Literal);</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>}</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span> </div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a8c8699483ef63f1164acdd8a35f49066"> 1350</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a8c8699483ef63f1164acdd8a35f49066">AMDGPUDisassembler::decodeLiteralConstant</a>(<span class="keywordtype">bool</span> ExtendFP64)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>  <span class="comment">// For now all literal constants are supposed to be unsigned integer</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>  <span class="comment">// ToDo: deal with signed/unsigned 64-bit integer constants</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>  <span class="comment">// ToDo: deal with float/double constants</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>  <span class="keywordflow">if</span> (!HasLiteral) {</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>    <span class="keywordflow">if</span> (Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4) {</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(0, <span class="stringliteral">&quot;cannot read literal, inst bytes left &quot;</span> +</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>                        <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>(Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()));</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>    }</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>    HasLiteral = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>    Literal = Literal64 = eatBytes&lt;uint32_t&gt;(Bytes);</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>    <span class="keywordflow">if</span> (ExtendFP64)</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>      Literal64 &lt;&lt;= 32;</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  }</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(ExtendFP64 ? Literal64 : Literal);</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>}</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31"> 1367</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">AMDGPUDisassembler::decodeIntImmed</a>(<span class="keywordtype">unsigned</span> Imm) {</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span> </div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &gt;= INLINE_INTEGER_C_MIN &amp;&amp; Imm &lt;= INLINE_INTEGER_C_MAX);</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((Imm &lt;= INLINE_INTEGER_C_POSITIVE_MAX) ?</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>    (<span class="keyword">static_cast&lt;</span>int64_t<span class="keyword">&gt;</span>(Imm) - INLINE_INTEGER_C_MIN) :</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>    (INLINE_INTEGER_C_POSITIVE_MAX - <span class="keyword">static_cast&lt;</span>int64_t<span class="keyword">&gt;</span>(Imm)));</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>      <span class="comment">// Cast prevents negative overflow.</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>}</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span> </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100"> 1377</a></span><span class="keyword">static</span> int64_t <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a>(<span class="keywordtype">unsigned</span> Imm) {</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>  <span class="keywordflow">switch</span> (Imm) {</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>  <span class="keywordflow">case</span> 240:</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(0.5f);</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>  <span class="keywordflow">case</span> 241:</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(-0.5f);</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>  <span class="keywordflow">case</span> 242:</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(1.0f);</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>  <span class="keywordflow">case</span> 243:</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(-1.0f);</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>  <span class="keywordflow">case</span> 244:</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(2.0f);</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>  <span class="keywordflow">case</span> 245:</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(-2.0f);</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>  <span class="keywordflow">case</span> 246:</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(4.0f);</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>  <span class="keywordflow">case</span> 247:</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint32_t&gt;(-4.0f);</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>  <span class="keywordflow">case</span> 248: <span class="comment">// 1 / (2 * PI)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>    <span class="keywordflow">return</span> 0x3e22f983;</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid fp inline imm&quot;</span>);</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>  }</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>}</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span> </div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e"> 1402</a></span><span class="keyword">static</span> int64_t <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a>(<span class="keywordtype">unsigned</span> Imm) {</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>  <span class="keywordflow">switch</span> (Imm) {</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>  <span class="keywordflow">case</span> 240:</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(0.5);</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>  <span class="keywordflow">case</span> 241:</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(-0.5);</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>  <span class="keywordflow">case</span> 242:</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(1.0);</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>  <span class="keywordflow">case</span> 243:</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(-1.0);</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  <span class="keywordflow">case</span> 244:</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(2.0);</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>  <span class="keywordflow">case</span> 245:</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(-2.0);</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>  <span class="keywordflow">case</span> 246:</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(4.0);</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  <span class="keywordflow">case</span> 247:</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>    <span class="keywordflow">return</span> llvm::bit_cast&lt;uint64_t&gt;(-4.0);</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>  <span class="keywordflow">case</span> 248: <span class="comment">// 1 / (2 * PI)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>    <span class="keywordflow">return</span> 0x3fc45f306dc9c882;</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid fp inline imm&quot;</span>);</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>  }</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>}</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459"> 1427</a></span><span class="keyword">static</span> int64_t <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a>(<span class="keywordtype">unsigned</span> Imm) {</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>  <span class="keywordflow">switch</span> (Imm) {</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>  <span class="keywordflow">case</span> 240:</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>    <span class="keywordflow">return</span> 0x3800;</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>  <span class="keywordflow">case</span> 241:</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>    <span class="keywordflow">return</span> 0xB800;</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>  <span class="keywordflow">case</span> 242:</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>    <span class="keywordflow">return</span> 0x3C00;</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>  <span class="keywordflow">case</span> 243:</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>    <span class="keywordflow">return</span> 0xBC00;</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>  <span class="keywordflow">case</span> 244:</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>    <span class="keywordflow">return</span> 0x4000;</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>  <span class="keywordflow">case</span> 245:</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>    <span class="keywordflow">return</span> 0xC000;</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>  <span class="keywordflow">case</span> 246:</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>    <span class="keywordflow">return</span> 0x4400;</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>  <span class="keywordflow">case</span> 247:</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>    <span class="keywordflow">return</span> 0xC400;</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>  <span class="keywordflow">case</span> 248: <span class="comment">// 1 / (2 * PI)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>    <span class="keywordflow">return</span> 0x3118;</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid fp inline imm&quot;</span>);</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>  }</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>}</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span> </div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a03bb58bd16b676054efe3105d1b999f3"> 1452</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a03bb58bd16b676054efe3105d1b999f3">AMDGPUDisassembler::decodeFPImmed</a>(<span class="keywordtype">unsigned</span> ImmWidth, <span class="keywordtype">unsigned</span> Imm) {</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &gt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#aeaac25f7a7623b2e44722318fc80540ba4e3fe67db06671a26db7cfaefb3d5322">AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>      &amp;&amp; Imm &lt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#aeaac25f7a7623b2e44722318fc80540ba09d6b2004f2670f60b9963073f98226e">AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a>);</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span> </div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>  <span class="comment">// ToDo: case 248: 1/(2*PI) - is allowed only on VI</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>  <span class="comment">// ImmWidth 0 is a default case where operand should not allow immediates.</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>  <span class="comment">// Imm value is still decoded into 32 bit immediate operand, inst printer will</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>  <span class="comment">// use it to print verbose error message.</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  <span class="keywordflow">switch</span> (ImmWidth) {</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  <span class="keywordflow">case</span> 0:</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a>(Imm));</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a>(Imm));</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a>(Imm));</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;implement me&quot;</span>);</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>  }</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>}</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span> </div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3"> 1473</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">AMDGPUDisassembler::getVgprClassId</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>  <span class="keyword">using namespace </span>AMDGPU;</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span> </div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= Width &amp;&amp; Width &lt; <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>  <span class="keywordflow">switch</span> (Width) {</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>    <span class="keywordflow">return</span> VGPR_32RegClassID;</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>: <span class="keywordflow">return</span> VReg_64RegClassID;</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">OPW96</a>: <span class="keywordflow">return</span> VReg_96RegClassID;</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> VReg_128RegClassID;</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">OPW160</a>: <span class="keywordflow">return</span> VReg_160RegClassID;</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: <span class="keywordflow">return</span> VReg_256RegClassID;</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">OPW288</a>: <span class="keywordflow">return</span> VReg_288RegClassID;</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">OPW320</a>: <span class="keywordflow">return</span> VReg_320RegClassID;</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">OPW352</a>: <span class="keywordflow">return</span> VReg_352RegClassID;</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">OPW384</a>: <span class="keywordflow">return</span> VReg_384RegClassID;</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> VReg_512RegClassID;</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>: <span class="keywordflow">return</span> VReg_1024RegClassID;</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>  }</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>}</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span> </div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b"> 1498</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">AMDGPUDisassembler::getAgprClassId</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>  <span class="keyword">using namespace </span>AMDGPU;</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span> </div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= Width &amp;&amp; Width &lt; <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>  <span class="keywordflow">switch</span> (Width) {</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>    <span class="keywordflow">return</span> AGPR_32RegClassID;</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>: <span class="keywordflow">return</span> AReg_64RegClassID;</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">OPW96</a>: <span class="keywordflow">return</span> AReg_96RegClassID;</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> AReg_128RegClassID;</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">OPW160</a>: <span class="keywordflow">return</span> AReg_160RegClassID;</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: <span class="keywordflow">return</span> AReg_256RegClassID;</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">OPW288</a>: <span class="keywordflow">return</span> AReg_288RegClassID;</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">OPW320</a>: <span class="keywordflow">return</span> AReg_320RegClassID;</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">OPW352</a>: <span class="keywordflow">return</span> AReg_352RegClassID;</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">OPW384</a>: <span class="keywordflow">return</span> AReg_384RegClassID;</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> AReg_512RegClassID;</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>: <span class="keywordflow">return</span> AReg_1024RegClassID;</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>  }</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>}</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span> </div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span> </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a"> 1524</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">AMDGPUDisassembler::getSgprClassId</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>  <span class="keyword">using namespace </span>AMDGPU;</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span> </div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= Width &amp;&amp; Width &lt; <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>  <span class="keywordflow">switch</span> (Width) {</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>    <span class="keywordflow">return</span> SGPR_32RegClassID;</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>: <span class="keywordflow">return</span> SGPR_64RegClassID;</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">OPW96</a>: <span class="keywordflow">return</span> SGPR_96RegClassID;</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> SGPR_128RegClassID;</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">OPW160</a>: <span class="keywordflow">return</span> SGPR_160RegClassID;</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: <span class="keywordflow">return</span> SGPR_256RegClassID;</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">OPW288</a>: <span class="keywordflow">return</span> SGPR_288RegClassID;</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">OPW320</a>: <span class="keywordflow">return</span> SGPR_320RegClassID;</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">OPW352</a>: <span class="keywordflow">return</span> SGPR_352RegClassID;</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">OPW384</a>: <span class="keywordflow">return</span> SGPR_384RegClassID;</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> SGPR_512RegClassID;</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>  }</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>}</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span> </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a"> 1548</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">AMDGPUDisassembler::getTtmpClassId</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  <span class="keyword">using namespace </span>AMDGPU;</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span> </div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= Width &amp;&amp; Width &lt; <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>  <span class="keywordflow">switch</span> (Width) {</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>    <span class="keywordflow">return</span> TTMP_32RegClassID;</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>: <span class="keywordflow">return</span> TTMP_64RegClassID;</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> TTMP_128RegClassID;</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: <span class="keywordflow">return</span> TTMP_256RegClassID;</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">OPW288</a>: <span class="keywordflow">return</span> TTMP_288RegClassID;</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">OPW320</a>: <span class="keywordflow">return</span> TTMP_320RegClassID;</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">OPW352</a>: <span class="keywordflow">return</span> TTMP_352RegClassID;</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">OPW384</a>: <span class="keywordflow">return</span> TTMP_384RegClassID;</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> TTMP_512RegClassID;</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>  }</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>}</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span> </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f"> 1570</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">AMDGPUDisassembler::getTTmpIdx</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span> </div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>  <span class="keywordtype">unsigned</span> TTmpMin = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf">isGFX9Plus</a>() ? TTMP_GFX9PLUS_MIN : TTMP_VI_MIN;</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>  <span class="keywordtype">unsigned</span> TTmpMax = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf">isGFX9Plus</a>() ? TTMP_GFX9PLUS_MAX : TTMP_VI_MAX;</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span> </div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>  <span class="keywordflow">return</span> (TTmpMin &lt;= Val &amp;&amp; Val &lt;= TTmpMax)? Val - TTmpMin : -1;</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>}</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span> </div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a62a8d3dcdaa17f87337480e36f691757"> 1579</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a62a8d3dcdaa17f87337480e36f691757">AMDGPUDisassembler::decodeSrcOp</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width, <span class="keywordtype">unsigned</span> Val,</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>                                          <span class="keywordtype">bool</span> MandatoryLiteral,</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>                                          <span class="keywordtype">unsigned</span> ImmWidth, <span class="keywordtype">bool</span> IsFP)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span> </div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val &lt; 1024); <span class="comment">// enum10</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span> </div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>  <span class="keywordtype">bool</span> IsAGPR = Val &amp; 512;</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>  Val &amp;= 511;</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span> </div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>  <span class="keywordflow">if</span> (VGPR_MIN &lt;= Val &amp;&amp; Val &lt;= VGPR_MAX) {</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(IsAGPR ? <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">getAgprClassId</a>(Width)</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>                                   : <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width), Val - VGPR_MIN);</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>  }</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a759bff06d5d4ff03ccf8c50c4ad2479e">decodeNonVGPRSrcOp</a>(Width, Val &amp; 0xFF, MandatoryLiteral, ImmWidth,</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>                            IsFP);</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>}</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span> </div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a759bff06d5d4ff03ccf8c50c4ad2479e"> 1597</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a759bff06d5d4ff03ccf8c50c4ad2479e">AMDGPUDisassembler::decodeNonVGPRSrcOp</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width,</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>                                                 <span class="keywordtype">unsigned</span> Val,</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>                                                 <span class="keywordtype">bool</span> MandatoryLiteral,</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>                                                 <span class="keywordtype">unsigned</span> ImmWidth,</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>                                                 <span class="keywordtype">bool</span> IsFP)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>  <span class="comment">// Cases when Val{8} is 1 (vgpr, agpr or true 16 vgpr) should have been</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  <span class="comment">// decoded earlier.</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val &lt; (1 &lt;&lt; 8) &amp;&amp; <span class="stringliteral">&quot;9-bit Src encoding when Val{8} is 0&quot;</span>);</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span> </div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>  <span class="keywordflow">if</span> (Val &lt;= <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a>) {</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>    <span class="comment">// &quot;SGPR_MIN &lt;= Val&quot; is always true and causes compilation warning.</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>    <span class="keyword">static_assert</span>(SGPR_MIN == 0);</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(Width), Val - SGPR_MIN);</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>  }</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span> </div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>  <span class="keywordtype">int</span> TTmpIdx = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(Val);</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>  <span class="keywordflow">if</span> (TTmpIdx &gt;= 0) {</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(Width), TTmpIdx);</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>  }</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span> </div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>  <span class="keywordflow">if</span> (INLINE_INTEGER_C_MIN &lt;= Val &amp;&amp; Val &lt;= INLINE_INTEGER_C_MAX)</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a>(Val);</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span> </div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>  <span class="keywordflow">if</span> (INLINE_FLOATING_C_MIN &lt;= Val &amp;&amp; Val &lt;= INLINE_FLOATING_C_MAX)</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a03bb58bd16b676054efe3105d1b999f3">decodeFPImmed</a>(ImmWidth, Val);</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span> </div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>  <span class="keywordflow">if</span> (Val == LITERAL_CONST) {</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>    <span class="keywordflow">if</span> (MandatoryLiteral)</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>      <span class="comment">// Keep a sentinel value for deferred setting</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(LITERAL_CONST);</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a8c8699483ef63f1164acdd8a35f49066">decodeLiteralConstant</a>(IsFP &amp;&amp; ImmWidth == 64);</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  }</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span> </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>  <span class="keywordflow">switch</span> (Width) {</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(Val);</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>:</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a>(Val);</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected immediate type&quot;</span>);</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>  }</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>}</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span> </div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment">// Bit 0 of DstY isn&#39;t stored in the instruction, because it&#39;s always the</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment">// opposite of bit 0 of DstX.</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a4ae2e98f9553b452f8c2b5107a8cb16a"> 1647</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a4ae2e98f9553b452f8c2b5107a8cb16a">AMDGPUDisassembler::decodeVOPDDstYOp</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>                                               <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>  <span class="keywordtype">int</span> VDstXInd =</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(), AMDGPU::OpName::vdstX);</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VDstXInd != -1);</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(VDstXInd).<a class="code hl_function" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>());</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>  <span class="keywordtype">unsigned</span> XDstReg = MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(VDstXInd).<a class="code hl_function" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>  Val |= ~XDstReg &amp; 1;</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  <span class="keyword">auto</span> Width = <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">llvm::AMDGPUDisassembler::OPW32</a>;</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width), Val);</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>}</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span> </div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0"> 1659</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">AMDGPUDisassembler::decodeSpecialReg32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>  <span class="keyword">using namespace </span>AMDGPU;</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span> </div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>  <span class="keywordflow">switch</span> (Val) {</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>  <span class="comment">// clang-format off</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>  <span class="keywordflow">case</span> 102: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT_SCR_LO);</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>  <span class="keywordflow">case</span> 103: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT_SCR_HI);</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>  <span class="keywordflow">case</span> 104: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK_MASK_LO);</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>  <span class="keywordflow">case</span> 105: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK_MASK_HI);</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>  <span class="keywordflow">case</span> 106: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC_LO);</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>  <span class="keywordflow">case</span> 107: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC_HI);</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>  <span class="keywordflow">case</span> 108: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA_LO);</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>  <span class="keywordflow">case</span> 109: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA_HI);</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>  <span class="keywordflow">case</span> 110: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA_LO);</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>  <span class="keywordflow">case</span> 111: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA_HI);</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>  <span class="keywordflow">case</span> 124:</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>() ? <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR_NULL) : <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code hl_function" href="namespacellvm.html#ab8aff98d3587ddb15f9e46ed88687f0f">M0</a>);</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>  <span class="keywordflow">case</span> 125:</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>() ? <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code hl_function" href="namespacellvm.html#ab8aff98d3587ddb15f9e46ed88687f0f">M0</a>) : <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR_NULL);</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>  <span class="keywordflow">case</span> 126: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC_LO);</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>  <span class="keywordflow">case</span> 127: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC_HI);</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>  <span class="keywordflow">case</span> 235: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_BASE_LO);</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  <span class="keywordflow">case</span> 236: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_LIMIT_LO);</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>  <span class="keywordflow">case</span> 237: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_BASE_LO);</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>  <span class="keywordflow">case</span> 238: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_LIMIT_LO);</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>  <span class="keywordflow">case</span> 239: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_POPS_EXITING_WAVE_ID);</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>  <span class="keywordflow">case</span> 251: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_VCCZ);</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>  <span class="keywordflow">case</span> 252: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_EXECZ);</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>  <span class="keywordflow">case</span> 253: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SCC);</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>  <span class="keywordflow">case</span> 254: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(LDS_DIRECT);</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>    <span class="comment">// clang-format on</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>  }</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <span class="stringliteral">&quot;unknown operand encoding &quot;</span> + <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>(Val));</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>}</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span> </div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f"> 1695</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">AMDGPUDisassembler::decodeSpecialReg64</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>  <span class="keyword">using namespace </span>AMDGPU;</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span> </div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>  <span class="keywordflow">switch</span> (Val) {</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>  <span class="keywordflow">case</span> 102: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT_SCR);</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>  <span class="keywordflow">case</span> 104: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK_MASK);</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>  <span class="keywordflow">case</span> 106: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC);</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>  <span class="keywordflow">case</span> 108: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA);</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>  <span class="keywordflow">case</span> 110: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA);</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>  <span class="keywordflow">case</span> 124:</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>())</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR_NULL);</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>  <span class="keywordflow">case</span> 125:</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>())</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR_NULL);</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>  <span class="keywordflow">case</span> 126: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC);</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>  <span class="keywordflow">case</span> 235: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_BASE);</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>  <span class="keywordflow">case</span> 236: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_LIMIT);</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>  <span class="keywordflow">case</span> 237: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_BASE);</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>  <span class="keywordflow">case</span> 238: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_LIMIT);</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>  <span class="keywordflow">case</span> 239: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_POPS_EXITING_WAVE_ID);</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>  <span class="keywordflow">case</span> 251: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_VCCZ);</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>  <span class="keywordflow">case</span> 252: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_EXECZ);</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>  <span class="keywordflow">case</span> 253: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SCC);</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>  }</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <span class="stringliteral">&quot;unknown operand encoding &quot;</span> + <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>(Val));</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>}</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span> </div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae8604430142670be9549410455353fdd"> 1726</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae8604430142670be9549410455353fdd">AMDGPUDisassembler::decodeSDWASrc</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width,</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>                                            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Val,</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>                                            <span class="keywordtype">unsigned</span> ImmWidth)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>  <span class="keyword">using namespace </span>AMDGPU::SDWA;</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span> </div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX9) ||</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>      <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX10)) {</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>    <span class="comment">// XXX: cast to int is needed to avoid stupid warning:</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>    <span class="comment">// compare with unsigned is always true</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>    <span class="keywordflow">if</span> (<span class="keywordtype">int</span>(SDWA9EncValues::SRC_VGPR_MIN) &lt;= <span class="keywordtype">int</span>(Val) &amp;&amp;</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>        Val &lt;= SDWA9EncValues::SRC_VGPR_MAX) {</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width),</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>                              Val - SDWA9EncValues::SRC_VGPR_MIN);</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>    }</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>    <span class="keywordflow">if</span> (SDWA9EncValues::SRC_SGPR_MIN &lt;= Val &amp;&amp;</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>        Val &lt;= (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>() ? SDWA9EncValues::SRC_SGPR_MAX_GFX10</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>                              : SDWA9EncValues::SRC_SGPR_MAX_SI)) {</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(Width),</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>                               Val - SDWA9EncValues::SRC_SGPR_MIN);</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>    }</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>    <span class="keywordflow">if</span> (SDWA9EncValues::SRC_TTMP_MIN &lt;= Val &amp;&amp;</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>        Val &lt;= SDWA9EncValues::SRC_TTMP_MAX) {</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(Width),</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>                               Val - SDWA9EncValues::SRC_TTMP_MIN);</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>    }</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span> </div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SVal = Val - SDWA9EncValues::SRC_SGPR_MIN;</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span> </div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>    <span class="keywordflow">if</span> (INLINE_INTEGER_C_MIN &lt;= SVal &amp;&amp; SVal &lt;= INLINE_INTEGER_C_MAX)</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a>(SVal);</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span> </div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>    <span class="keywordflow">if</span> (INLINE_FLOATING_C_MIN &lt;= SVal &amp;&amp; SVal &lt;= INLINE_FLOATING_C_MAX)</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a03bb58bd16b676054efe3105d1b999f3">decodeFPImmed</a>(ImmWidth, SVal);</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span> </div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(SVal);</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureVolcanicIslands)) {</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width), Val);</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>  }</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unsupported target&quot;</span>);</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>}</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span> </div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d"> 1768</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">AMDGPUDisassembler::decodeSDWASrc16</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae8604430142670be9549410455353fdd">decodeSDWASrc</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>, Val, 16);</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>}</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span> </div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8"> 1772</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">AMDGPUDisassembler::decodeSDWASrc32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae8604430142670be9549410455353fdd">decodeSDWASrc</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val, 32);</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>}</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span> </div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26"> 1776</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">AMDGPUDisassembler::decodeSDWAVopcDst</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>  <span class="keyword">using namespace </span>AMDGPU::SDWA;</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span> </div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX9) ||</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>          <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX10)) &amp;&amp;</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>         <span class="stringliteral">&quot;SDWAVopcDst should be present only on GFX9+&quot;</span>);</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span> </div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>  <span class="keywordtype">bool</span> IsWave64 = <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureWavefrontSize64);</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span> </div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>  <span class="keywordflow">if</span> (Val &amp; SDWA9EncValues::VOPC_DST_VCC_MASK) {</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>    Val &amp;= SDWA9EncValues::VOPC_DST_SGPR_MASK;</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span> </div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>    <span class="keywordtype">int</span> TTmpIdx = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(Val);</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>    <span class="keywordflow">if</span> (TTmpIdx &gt;= 0) {</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>      <span class="keyword">auto</span> TTmpClsId = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(IsWave64 ? <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a> : <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>);</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(TTmpClsId, TTmpIdx);</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Val &gt; <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a>) {</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>      <span class="keywordflow">return</span> IsWave64 ? <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a>(Val)</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>                      : <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(Val);</div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(IsWave64 ? <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a> : <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>), Val);</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>    }</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(IsWave64 ? AMDGPU::VCC : AMDGPU::VCC_LO);</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>  }</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>}</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span> </div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583"> 1803</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">AMDGPUDisassembler::decodeBoolReg</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureWavefrontSize64)</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>             ? <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a62a8d3dcdaa17f87337480e36f691757">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>, Val)</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>             : <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a62a8d3dcdaa17f87337480e36f691757">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>}</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span> </div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a682a5e3b08aa66c35ff6853e832695c3"> 1809</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a682a5e3b08aa66c35ff6853e832695c3">AMDGPUDisassembler::decodeSplitBarrier</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a62a8d3dcdaa17f87337480e36f691757">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>}</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span> </div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb"> 1813</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">AMDGPUDisassembler::isVI</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureVolcanicIslands);</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>}</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span> </div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06"> 1817</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">AMDGPUDisassembler::isGFX9</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">AMDGPU::isGFX9</a>(<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>); }</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span> </div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae2163e267c5265155b8e5ac1f9306fdc"> 1819</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae2163e267c5265155b8e5ac1f9306fdc">AMDGPUDisassembler::isGFX90A</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX90AInsts);</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>}</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span> </div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf"> 1823</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf">AMDGPUDisassembler::isGFX9Plus</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">AMDGPU::isGFX9Plus</a>(<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>); }</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span> </div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7"> 1825</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">AMDGPUDisassembler::isGFX10</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>); }</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span> </div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad"> 1827</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">AMDGPUDisassembler::isGFX10Plus</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">AMDGPU::isGFX10Plus</a>(<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>}</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span> </div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a347423b9fcc60e76ff31a10a90bd5840"> 1831</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a347423b9fcc60e76ff31a10a90bd5840">AMDGPUDisassembler::isGFX11</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureGFX11);</div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>}</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span> </div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8"> 1835</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">AMDGPUDisassembler::isGFX11Plus</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa5f3cd2ec6af3adbc143654720b1214b">AMDGPU::isGFX11Plus</a>(<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>}</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span> </div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa2a606a1a89df2407a17f844127bca7e"> 1839</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2a606a1a89df2407a17f844127bca7e">AMDGPUDisassembler::isGFX12Plus</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a318d59d6a50364a460b64bb7ad1f17d0">AMDGPU::isGFX12Plus</a>(<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>}</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span> </div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5"> 1843</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">AMDGPUDisassembler::hasArchitectedFlatScratch</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureArchitectedFlatScratch);</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>}</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span> </div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a0b52b6c12bfcdcdede7a84beba3bbe10"> 1847</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a0b52b6c12bfcdcdede7a84beba3bbe10">AMDGPUDisassembler::hasKernargPreload</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#adbe8b2394969d3cf98b70d46ce725354">AMDGPU::hasKernargPreload</a>(<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>}</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span> </div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment">// AMDGPU specific symbol handling</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#adbe651d6dbda0f8eacf67b705a8d3b13"> 1854</a></span><span class="preprocessor">#define GET_FIELD(MASK) (AMDHSA_BITS_GET(FourByteBuffer, MASK))</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838"> 1855</a></span><span class="preprocessor">#define PRINT_DIRECTIVE(DIRECTIVE, MASK)                                       \</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="preprocessor">  do {                                                                         \</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="preprocessor">    KdStream &lt;&lt; Indent &lt;&lt; DIRECTIVE &quot; &quot;</span> &lt;&lt; GET_FIELD(MASK) &lt;&lt; &#39;\n&#39;;            \</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>  } while (0)</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a44e38092dcf380740d2ead9690ae9bfc"> 1859</a></span><span class="preprocessor">#define PRINT_PSEUDO_DIRECTIVE_COMMENT(DIRECTIVE, MASK)                        \</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="preprocessor">  do {                                                                         \</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="preprocessor">    KdStream &lt;&lt; Indent &lt;&lt; MAI.getCommentString() &lt;&lt; &#39; &#39; &lt;&lt; DIRECTIVE &quot; &quot;</span>       \</div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>             &lt;&lt; GET_FIELD(MASK) &lt;&lt; &#39;\n&#39;;                                       \</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>  } while (0)</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span> </div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="comment">// NOLINTNEXTLINE(readability-identifier-naming)</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5f1475a1beaab778e3c0b31f3f8bfba9"> 1866</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5f1475a1beaab778e3c0b31f3f8bfba9">AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC1</a>(</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>    <a class="code hl_class" href="classuint32__t.html">uint32_t</a> FourByteBuffer, <a class="code hl_class" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> &amp;KdStream)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>  <span class="keyword">using namespace </span>amdhsa;</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Indent = <span class="stringliteral">&quot;\t&quot;</span>;</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span> </div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>  <span class="comment">// We cannot accurately backward compute #VGPRs used from</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>  <span class="comment">// GRANULATED_WORKITEM_VGPR_COUNT. But we are concerned with getting the same</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>  <span class="comment">// value of GRANULATED_WORKITEM_VGPR_COUNT in the reassembled binary. So we</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>  <span class="comment">// simply calculate the inverse of what the assembler does.</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span> </div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> GranulatedWorkitemVGPRCount =</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#adbe651d6dbda0f8eacf67b705a8d3b13">GET_FIELD</a>(COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT);</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span> </div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> NextFreeVGPR =</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>      (GranulatedWorkitemVGPRCount + 1) *</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a00ddec6f625f5fdc41b2ee64b272b5b9">AMDGPU::IsaInfo::getVGPREncodingGranule</a>(&amp;<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>, EnableWavefrontSize32);</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span> </div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>  KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_next_free_vgpr &quot;</span> &lt;&lt; NextFreeVGPR &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span> </div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>  <span class="comment">// We cannot backward compute values used to calculate</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>  <span class="comment">// GRANULATED_WAVEFRONT_SGPR_COUNT. Hence the original values for following</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>  <span class="comment">// directives can&#39;t be computed:</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>  <span class="comment">// .amdhsa_reserve_vcc</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>  <span class="comment">// .amdhsa_reserve_flat_scratch</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>  <span class="comment">// .amdhsa_reserve_xnack_mask</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>  <span class="comment">// They take their respective default values if not specified in the assembly.</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>  <span class="comment">// GRANULATED_WAVEFRONT_SGPR_COUNT</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  <span class="comment">//    = f(NEXT_FREE_SGPR + VCC + FLAT_SCRATCH + XNACK_MASK)</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>  <span class="comment">// We compute the inverse as though all directives apart from NEXT_FREE_SGPR</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>  <span class="comment">// are set to 0. So while disassembling we consider that:</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>  <span class="comment">// GRANULATED_WAVEFRONT_SGPR_COUNT</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>  <span class="comment">//    = f(NEXT_FREE_SGPR + 0 + 0 + 0)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>  <span class="comment">// The disassembler cannot recover the original values of those 3 directives.</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span> </div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> GranulatedWavefrontSGPRCount =</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#adbe651d6dbda0f8eacf67b705a8d3b13">GET_FIELD</a>(COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT);</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span> </div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>() &amp;&amp; GranulatedWavefrontSGPRCount)</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span> </div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> NextFreeSGPR = (GranulatedWavefrontSGPRCount + 1) *</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>                          <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">AMDGPU::IsaInfo::getSGPREncodingGranule</a>(&amp;<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span> </div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>  KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_reserve_vcc &quot;</span> &lt;&lt; 0 &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>())</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>    KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_reserve_flat_scratch &quot;</span> &lt;&lt; 0 &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>  KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_reserve_xnack_mask &quot;</span> &lt;&lt; 0 &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>  KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_next_free_sgpr &quot;</span> &lt;&lt; NextFreeSGPR &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span> </div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_PRIORITY)</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span> </div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_float_round_mode_32&quot;</span>,</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>                  COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32);</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_float_round_mode_16_64&quot;</span>,</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>                  COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64);</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_float_denorm_mode_32&quot;</span>,</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>                  COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32);</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_float_denorm_mode_16_64&quot;</span>,</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>                  COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64);</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span> </div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_PRIV)</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span> </div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2a606a1a89df2407a17f844127bca7e">isGFX12Plus</a>())</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_dx10_clamp&quot;</span>,</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>                    COMPUTE_PGM_RSRC1_GFX6_GFX11_ENABLE_DX10_CLAMP);</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span> </div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_DEBUG_MODE)</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span> </div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2a606a1a89df2407a17f844127bca7e">isGFX12Plus</a>())</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_ieee_mode&quot;</span>,</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>                    COMPUTE_PGM_RSRC1_GFX6_GFX11_ENABLE_IEEE_MODE);</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span> </div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_BULKY)</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span> </div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_CDBG_USER)</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf">isGFX9Plus</a>())</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_fp16_overflow&quot;</span>, COMPUTE_PGM_RSRC1_GFX9_PLUS_FP16_OVFL);</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span> </div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf">isGFX9Plus</a>())</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>    <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_GFX6_GFX8_RESERVED0)</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_RESERVED1)</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>())</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>    <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC1_GFX6_GFX9_RESERVED2)</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span> </div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) {</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_workgroup_processor_mode&quot;</span>,</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>                    COMPUTE_PGM_RSRC1_GFX10_PLUS_WGP_MODE);</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_memory_ordered&quot;</span>, COMPUTE_PGM_RSRC1_GFX10_PLUS_MEM_ORDERED);</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_forward_progress&quot;</span>, COMPUTE_PGM_RSRC1_GFX10_PLUS_FWD_PROGRESS);</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>  }</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span> </div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2a606a1a89df2407a17f844127bca7e">isGFX12Plus</a>())</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_round_robin_scheduling&quot;</span>,</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>                    COMPUTE_PGM_RSRC1_GFX12_PLUS_ENABLE_WG_RR_EN);</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span> </div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>}</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span> </div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment">// NOLINTNEXTLINE(readability-identifier-naming)</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a44085beec99e0f0a985509c9b251160a"> 1978</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a44085beec99e0f0a985509c9b251160a">AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC2</a>(</div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>    <a class="code hl_class" href="classuint32__t.html">uint32_t</a> FourByteBuffer, <a class="code hl_class" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> &amp;KdStream)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>  <span class="keyword">using namespace </span>amdhsa;</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Indent = <span class="stringliteral">&quot;\t&quot;</span>;</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>())</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_enable_private_segment&quot;</span>,</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>                    COMPUTE_PGM_RSRC2_ENABLE_PRIVATE_SEGMENT);</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_system_sgpr_private_segment_wavefront_offset&quot;</span>,</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>                    COMPUTE_PGM_RSRC2_ENABLE_PRIVATE_SEGMENT);</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_system_sgpr_workgroup_id_x&quot;</span>,</div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>                  COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X);</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_system_sgpr_workgroup_id_y&quot;</span>,</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>                  COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y);</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_system_sgpr_workgroup_id_z&quot;</span>,</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>                  COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z);</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_system_sgpr_workgroup_info&quot;</span>,</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>                  COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO);</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_system_vgpr_workitem_id&quot;</span>,</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>                  COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID);</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span> </div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_ADDRESS_WATCH)</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span> </div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_MEMORY)</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span> </div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC2_GRANULATED_LDS_SIZE)</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>      <span class="stringliteral">&quot;.amdhsa_exception_fp_ieee_invalid_op&quot;</span>,</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>      COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION);</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_exception_fp_denorm_src&quot;</span>,</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>                  COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE);</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>      <span class="stringliteral">&quot;.amdhsa_exception_fp_ieee_div_zero&quot;</span>,</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>      COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO);</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_exception_fp_ieee_overflow&quot;</span>,</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>                  COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW);</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_exception_fp_ieee_underflow&quot;</span>,</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>                  COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW);</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_exception_fp_ieee_inexact&quot;</span>,</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>                  COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT);</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span>  <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_exception_int_div_zero&quot;</span>,</div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>                  COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO);</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span> </div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>  <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC2_RESERVED0)</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span> </div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>}</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span> </div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">// NOLINTNEXTLINE(readability-identifier-naming)</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aafb6e2b3e7998c4add9704aa1b51ed47"> 2032</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aafb6e2b3e7998c4add9704aa1b51ed47">AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC3</a>(</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>    <a class="code hl_class" href="classuint32__t.html">uint32_t</a> FourByteBuffer, <a class="code hl_class" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> &amp;KdStream)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>  <span class="keyword">using namespace </span>amdhsa;</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Indent = <span class="stringliteral">&quot;\t&quot;</span>;</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae2163e267c5265155b8e5ac1f9306fdc">isGFX90A</a>()) {</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>    KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_accum_offset &quot;</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>             &lt;&lt; (<a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#adbe651d6dbda0f8eacf67b705a8d3b13">GET_FIELD</a>(COMPUTE_PGM_RSRC3_GFX90A_ACCUM_OFFSET) + 1) * 4</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>             &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>    <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC3_GFX90A_RESERVED0)</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_tg_split&quot;</span>, COMPUTE_PGM_RSRC3_GFX90A_TG_SPLIT);</div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span>    <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC3_GFX90A_RESERVED1)</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) {</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>    <span class="comment">// Bits [0-3].</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2a606a1a89df2407a17f844127bca7e">isGFX12Plus</a>()) {</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>      <span class="keywordflow">if</span> (!EnableWavefrontSize32 || !*EnableWavefrontSize32) {</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>        <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_shared_vgpr_count&quot;</span>,</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>                        COMPUTE_PGM_RSRC3_GFX10_GFX11_SHARED_VGPR_COUNT);</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>        <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a44e38092dcf380740d2ead9690ae9bfc">PRINT_PSEUDO_DIRECTIVE_COMMENT</a>(</div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span>            <span class="stringliteral">&quot;SHARED_VGPR_COUNT&quot;</span>,</div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>            COMPUTE_PGM_RSRC3_GFX10_GFX11_SHARED_VGPR_COUNT);</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>      }</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>      <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC3_GFX12_PLUS_RESERVED0)</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>    }</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span> </div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>    <span class="comment">// Bits [4-11].</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a347423b9fcc60e76ff31a10a90bd5840">isGFX11</a>()) {</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a44e38092dcf380740d2ead9690ae9bfc">PRINT_PSEUDO_DIRECTIVE_COMMENT</a>(<span class="stringliteral">&quot;INST_PREF_SIZE&quot;</span>,</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>                                     COMPUTE_PGM_RSRC3_GFX11_INST_PREF_SIZE);</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a44e38092dcf380740d2ead9690ae9bfc">PRINT_PSEUDO_DIRECTIVE_COMMENT</a>(<span class="stringliteral">&quot;TRAP_ON_START&quot;</span>,</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>                                     COMPUTE_PGM_RSRC3_GFX11_TRAP_ON_START);</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a44e38092dcf380740d2ead9690ae9bfc">PRINT_PSEUDO_DIRECTIVE_COMMENT</a>(<span class="stringliteral">&quot;TRAP_ON_END&quot;</span>,</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>                                     COMPUTE_PGM_RSRC3_GFX11_TRAP_ON_END);</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2a606a1a89df2407a17f844127bca7e">isGFX12Plus</a>()) {</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a44e38092dcf380740d2ead9690ae9bfc">PRINT_PSEUDO_DIRECTIVE_COMMENT</a>(</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>          <span class="stringliteral">&quot;INST_PREF_SIZE&quot;</span>, COMPUTE_PGM_RSRC3_GFX12_PLUS_INST_PREF_SIZE);</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>      <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC3_GFX10_RESERVED1)</div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>    }</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span> </div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>    <span class="comment">// Bits [12].</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>    <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC3_GFX10_PLUS_RESERVED2)</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span> </div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>    <span class="comment">// Bits [13].</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2a606a1a89df2407a17f844127bca7e">isGFX12Plus</a>()) {</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a44e38092dcf380740d2ead9690ae9bfc">PRINT_PSEUDO_DIRECTIVE_COMMENT</a>(<span class="stringliteral">&quot;GLG_EN&quot;</span>,</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>                                     COMPUTE_PGM_RSRC3_GFX12_PLUS_GLG_EN);</div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>      <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC3_GFX10_GFX11_RESERVED3)</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>    }</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span> </div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>    <span class="comment">// Bits [14-30].</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>    <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC3_GFX10_PLUS_RESERVED4)</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span> </div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span>    <span class="comment">// Bits [31].</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>()) {</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a44e38092dcf380740d2ead9690ae9bfc">PRINT_PSEUDO_DIRECTIVE_COMMENT</a>(<span class="stringliteral">&quot;IMAGE_OP&quot;</span>,</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>                                     COMPUTE_PGM_RSRC3_GFX11_PLUS_IMAGE_OP);</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>      <span class="keywordflow">if</span> (FourByteBuffer &amp; COMPUTE_PGM_RSRC3_GFX10_RESERVED5)</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>    }</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FourByteBuffer) {</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>  }</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>}</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="preprocessor">#undef PRINT_PSEUDO_DIRECTIVE_COMMENT</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="preprocessor">#undef PRINT_DIRECTIVE</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="preprocessor">#undef GET_FIELD</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span> </div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a366bce3cc6bb17db7ee841e6095dcbe9"> 2112</a></span><a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a366bce3cc6bb17db7ee841e6095dcbe9">AMDGPUDisassembler::decodeKernelDescriptorDirective</a>(</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>    <a class="code hl_class" href="classllvm_1_1DataExtractor_1_1Cursor.html">DataExtractor::Cursor</a> &amp;Cursor, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes,</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>    <a class="code hl_class" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> &amp;KdStream)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="preprocessor">#define PRINT_DIRECTIVE(DIRECTIVE, MASK)                                       \</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="preprocessor">  do {                                                                         \</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="preprocessor">    KdStream &lt;&lt; Indent &lt;&lt; DIRECTIVE &quot; &quot;</span>                                        \</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>             &lt;&lt; ((TwoByteBuffer &amp; MASK) &gt;&gt; (MASK##_SHIFT)) &lt;&lt; &#39;\n&#39;;            \</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>  } while (0)</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span> </div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> TwoByteBuffer = 0;</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> FourByteBuffer = 0;</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span> </div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> ReservedBytes;</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Indent = <span class="stringliteral">&quot;\t&quot;</span>;</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span> </div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 64);</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>  <a class="code hl_class" href="classllvm_1_1DataExtractor.html">DataExtractor</a> DE(Bytes, <span class="comment">/*IsLittleEndian=*/</span><span class="keyword">true</span>, <span class="comment">/*AddressSize=*/</span>8);</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span> </div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>  <span class="keywordflow">switch</span> (Cursor.<a class="code hl_function" href="classllvm_1_1DataExtractor_1_1Cursor.html#a22c134bb6de5493faf9c7076ef4dfcac">tell</a>()) {</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda2e074167b1983e588a8c0ba5325bfa97">amdhsa::GROUP_SEGMENT_FIXED_SIZE_OFFSET</a>:</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>    FourByteBuffer = DE.<a class="code hl_function" href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>    KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_group_segment_fixed_size &quot;</span> &lt;&lt; FourByteBuffer</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>             &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span> </div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbdac9f74838f2b410f00aafce9e75bdd8c1">amdhsa::PRIVATE_SEGMENT_FIXED_SIZE_OFFSET</a>:</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>    FourByteBuffer = DE.<a class="code hl_function" href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>    KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_private_segment_fixed_size &quot;</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>             &lt;&lt; FourByteBuffer &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span> </div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbdaf308f21ac7a45fcb649c83753e8255e9">amdhsa::KERNARG_SIZE_OFFSET</a>:</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>    FourByteBuffer = DE.<a class="code hl_function" href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>    KdStream &lt;&lt; Indent &lt;&lt; <span class="stringliteral">&quot;.amdhsa_kernarg_size &quot;</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>             &lt;&lt; FourByteBuffer &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span> </div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbdab15959445e2b2b3ad662f5617bb8dd20">amdhsa::RESERVED0_OFFSET</a>:</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>    <span class="comment">// 4 reserved bytes, must be 0.</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>    ReservedBytes = DE.<a class="code hl_function" href="classllvm_1_1DataExtractor.html#ade9e119455709c0d46a34464ebdbf179">getBytes</a>(Cursor, 4);</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 4; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>      <span class="keywordflow">if</span> (ReservedBytes[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] != 0) {</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>      }</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>    }</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span> </div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda5c9a71aaaf3601b70f680fc756c4cc0f">amdhsa::KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET</a>:</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>    <span class="comment">// KERNEL_CODE_ENTRY_BYTE_OFFSET</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>    <span class="comment">// So far no directive controls this for Code Object V3, so simply skip for</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>    <span class="comment">// disassembly.</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>    DE.<a class="code hl_function" href="classllvm_1_1DataExtractor.html#aa4c4043f99a1a5b283741ef4c7cf2464">skip</a>(Cursor, 8);</div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span> </div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda30240d80e085b09ee5946f541c54765e">amdhsa::RESERVED1_OFFSET</a>:</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>    <span class="comment">// 20 reserved bytes, must be 0.</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>    ReservedBytes = DE.<a class="code hl_function" href="classllvm_1_1DataExtractor.html#ade9e119455709c0d46a34464ebdbf179">getBytes</a>(Cursor, 20);</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 20; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>      <span class="keywordflow">if</span> (ReservedBytes[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] != 0) {</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>      }</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>    }</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span> </div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda3c5076dfb4b5c82782e6fd3f6a593ef2">amdhsa::COMPUTE_PGM_RSRC3_OFFSET</a>:</div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>    FourByteBuffer = DE.<a class="code hl_function" href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aafb6e2b3e7998c4add9704aa1b51ed47">decodeCOMPUTE_PGM_RSRC3</a>(FourByteBuffer, KdStream);</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span> </div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda8e1b04b78a7883b48863d2efe00d0ef1">amdhsa::COMPUTE_PGM_RSRC1_OFFSET</a>:</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>    FourByteBuffer = DE.<a class="code hl_function" href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5f1475a1beaab778e3c0b31f3f8bfba9">decodeCOMPUTE_PGM_RSRC1</a>(FourByteBuffer, KdStream);</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span> </div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda9836d1311b13f6354879bb75a4b4ad79">amdhsa::COMPUTE_PGM_RSRC2_OFFSET</a>:</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>    FourByteBuffer = DE.<a class="code hl_function" href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a44085beec99e0f0a985509c9b251160a">decodeCOMPUTE_PGM_RSRC2</a>(FourByteBuffer, KdStream);</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span> </div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda037c5c9c1788405600fbd6c5ef7a1824">amdhsa::KERNEL_CODE_PROPERTIES_OFFSET</a>:</div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>    <span class="keyword">using namespace </span>amdhsa;</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>    TwoByteBuffer = DE.<a class="code hl_function" href="classllvm_1_1DataExtractor.html#a98923ce73981e5171ef246bdcc6fde60">getU16</a>(Cursor);</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span> </div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>())</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_private_segment_buffer&quot;</span>,</div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>                      KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER);</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_dispatch_ptr&quot;</span>,</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>                    KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR);</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_queue_ptr&quot;</span>,</div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span>                    KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR);</div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_kernarg_segment_ptr&quot;</span>,</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>                    KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR);</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_dispatch_id&quot;</span>,</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>                    KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID);</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>())</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_flat_scratch_init&quot;</span>,</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>                      KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT);</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>    <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_private_segment_size&quot;</span>,</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>                    KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE);</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span> </div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>    <span class="keywordflow">if</span> (TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_RESERVED0)</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span> </div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>    <span class="comment">// Reserved for GFX9</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>() &amp;&amp;</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>        (TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32)) {</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) {</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_wavefront_size32&quot;</span>,</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>                      KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32);</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span>    }</div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span> </div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>    <span class="comment">// FIXME: We should be looking at the ELF header ABI version for this.</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a596dde2a814fca0296245b3a8a4ff2b5">AMDGPU::getDefaultAMDHSACodeObjectVersion</a>() &gt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#a4e13451de6f17e1cb33c1a37472ade39abd2438b14a6a1a27fae653284aaa3cb4">AMDGPU::AMDHSA_COV5</a>)</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_uses_dynamic_stack&quot;</span>,</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>                      KERNEL_CODE_PROPERTY_USES_DYNAMIC_STACK);</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span> </div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>    <span class="keywordflow">if</span> (TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_RESERVED1)</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span> </div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span> </div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbdaf3e966f0fae82fa3dd5976a868292add">amdhsa::KERNARG_PRELOAD_OFFSET</a>:</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>    <span class="keyword">using namespace </span>amdhsa;</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>    TwoByteBuffer = DE.<a class="code hl_function" href="classllvm_1_1DataExtractor.html#a98923ce73981e5171ef246bdcc6fde60">getU16</a>(Cursor);</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>    <span class="keywordflow">if</span> (TwoByteBuffer &amp; KERNARG_PRELOAD_SPEC_LENGTH) {</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_kernarg_preload_length&quot;</span>,</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span>                      KERNARG_PRELOAD_SPEC_LENGTH);</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span>    }</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span> </div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>    <span class="keywordflow">if</span> (TwoByteBuffer &amp; KERNARG_PRELOAD_SPEC_OFFSET) {</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>      <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(<span class="stringliteral">&quot;.amdhsa_user_sgpr_kernarg_preload_offset&quot;</span>,</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>                      KERNARG_PRELOAD_SPEC_OFFSET);</div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>    }</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span> </div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbdad3c5d91b7337c6b9da367cd983189fdb">amdhsa::RESERVED3_OFFSET</a>:</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>    <span class="comment">// 4 bytes from here are reserved, must be 0.</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>    ReservedBytes = DE.<a class="code hl_function" href="classllvm_1_1DataExtractor.html#ade9e119455709c0d46a34464ebdbf179">getBytes</a>(Cursor, 4);</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 4; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>      <span class="keywordflow">if</span> (ReservedBytes[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] != 0)</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>    }</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span> </div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled index. Case statements cover everything.&quot;</span>);</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>  }</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="preprocessor">#undef PRINT_DIRECTIVE</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>}</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span> </div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#af9738925d86bcc9b954e0d4d2da184db"> 2261</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af9738925d86bcc9b954e0d4d2da184db">AMDGPUDisassembler::decodeKernelDescriptor</a>(</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>    <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> KdName, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> KdAddress)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>  <span class="comment">// CP microcode requires the kernel descriptor to be 64 aligned.</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>  <span class="keywordflow">if</span> (Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() != 64 || KdAddress % 64 != 0)</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span> </div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>  <span class="comment">// FIXME: We can&#39;t actually decode &quot;in order&quot; as is done below, as e.g. GFX10</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>  <span class="comment">// requires us to know the setting of .amdhsa_wavefront_size32 in order to</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>  <span class="comment">// accurately produce .amdhsa_next_free_vgpr, and they appear in the wrong</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>  <span class="comment">// order. Workaround this by first looking up .amdhsa_wavefront_size32 here</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>  <span class="comment">// when required.</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) {</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>    <a class="code hl_class" href="classuint16__t.html">uint16_t</a> KernelCodeProperties =</div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>        <a class="code hl_function" href="namespacellvm_1_1support_1_1endian.html#af10ce40e426fd2ff3b12ff8158da378d">support::endian::read16</a>(&amp;Bytes[<a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda037c5c9c1788405600fbd6c5ef7a1824">amdhsa::KERNEL_CODE_PROPERTIES_OFFSET</a>],</div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>                                <a class="code hl_enumvalue" href="namespacellvm.html#ae1e26e57357947b25e392fd18ab000dbaaae6635e044ac56046b2893a529b5114">llvm::endianness::little</a>);</div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>    EnableWavefrontSize32 =</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>        <a class="code hl_define" href="AMDHSAKernelDescriptor_8h.html#a286f2813b785a6b1d7f9c688580c2dc4">AMDHSA_BITS_GET</a>(KernelCodeProperties,</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>                        amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32);</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>  }</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span> </div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>  std::string Kd;</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>  <a class="code hl_class" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> KdStream(Kd);</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>  KdStream &lt;&lt; <span class="stringliteral">&quot;.amdhsa_kernel &quot;</span> &lt;&lt; KdName &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span> </div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>  <a class="code hl_class" href="classllvm_1_1DataExtractor_1_1Cursor.html">DataExtractor::Cursor</a> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a>(0);</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>  <span class="keywordflow">while</span> (<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a> &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a>.tell() &lt; Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()) {</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>    <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code hl_struct" href="structStatus.html">Status</a> =</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>        <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a366bce3cc6bb17db7ee841e6095dcbe9">decodeKernelDescriptorDirective</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a>, Bytes, KdStream);</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span> </div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span>    <a class="code hl_function" href="namespacellvm.html#aa1e1474f15df639f0d874b21f15666f7">cantFail</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a>.takeError());</div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span> </div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span>    <span class="keywordflow">if</span> (<a class="code hl_struct" href="structStatus.html">Status</a> == <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>  }</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>  KdStream &lt;&lt; <span class="stringliteral">&quot;.end_amdhsa_kernel\n&quot;</span>;</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>  <a class="code hl_function" href="namespacellvm.html#a2d79a00fa7c56f57b87f2fe2a3f118c7">outs</a>() &lt;&lt; KdStream.<a class="code hl_function" href="classllvm_1_1raw__string__ostream.html#a6732e8d3ff8100a662ce73634840b990">str</a>();</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>}</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span> </div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>std::optional&lt;MCDisassembler::DecodeStatus&gt;</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae1fdaebdccc682b4804d2859891cdba8"> 2301</a></span><a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae1fdaebdccc682b4804d2859891cdba8">AMDGPUDisassembler::onSymbolStart</a>(<a class="code hl_struct" href="structllvm_1_1SymbolInfoTy.html">SymbolInfoTy</a> &amp;Symbol, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>,</div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>                                  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span>                                  <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CStream)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span>  <span class="comment">// Right now only kernel descriptor needs to be handled.</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>  <span class="comment">// We ignore all other symbols for target specific handling.</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>  <span class="comment">// TODO:</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span>  <span class="comment">// Fix the spurious symbol issue for AMDGPU kernels. Exists for both Code</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>  <span class="comment">// Object V2 and V3 when symbols are marked protected.</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span> </div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>  <span class="comment">// amd_kernel_code_t for Code Object V2.</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>  <span class="keywordflow">if</span> (Symbol.Type == <a class="code hl_enumvalue" href="namespacellvm_1_1ELF.html#ab8780abbf13e408a5037fc68c9611989a78554ab6218f194944dae873f7bb1563">ELF::STT_AMDGPU_HSA_KERNEL</a>) {</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>    <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = 256;</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span>  }</div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span> </div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>  <span class="comment">// Code Object V3 kernel descriptors.</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a> = Symbol.Name;</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>  <span class="keywordflow">if</span> (Symbol.Type == <a class="code hl_enumvalue" href="namespacellvm_1_1ELF.html#ab8780abbf13e408a5037fc68c9611989a9803bad2cfdce7601000ee3f6b979d9b">ELF::STT_OBJECT</a> &amp;&amp; <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>.ends_with(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a>(<span class="stringliteral">&quot;.kd&quot;</span>))) {</div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>    <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = 64; <span class="comment">// Size = 64 regardless of success or failure.</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af9738925d86bcc9b954e0d4d2da184db">decodeKernelDescriptor</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>.drop_back(3), Bytes, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>  }</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>  <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>}</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span> </div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment">// AMDGPUSymbolizer</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span> </div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="comment">// Try to find symbol name for specified label</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html#a6c8e8592c8a9a236312224fb457fc834"> 2330</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUSymbolizer.html#a6c8e8592c8a9a236312224fb457fc834">AMDGPUSymbolizer::tryAddingSymbolicOperand</a>(</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span>    <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp; <span class="comment">/*cStream*/</span>, int64_t <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <span class="comment">/*Address*/</span>, <span class="keywordtype">bool</span> IsBranch, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <span class="comment">/*Offset*/</span>,</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <span class="comment">/*OpSize*/</span>, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <span class="comment">/*InstSize*/</span>) {</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span> </div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span>  <span class="keywordflow">if</span> (!IsBranch) {</div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span>  }</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span> </div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span>  <span class="keyword">auto</span> *Symbols = <span class="keyword">static_cast&lt;</span><a class="code hl_typedef" href="namespacellvm.html#aaf945b395e3d1d4867f1e4c209aec863">SectionSymbolsTy</a> *<span class="keyword">&gt;</span>(DisInfo);</div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>  <span class="keywordflow">if</span> (!Symbols)</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span> </div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>  <span class="keyword">auto</span> Result = <a class="code hl_function" href="namespacellvm.html#ac78c09ae232b2ce188ff590d51e3c268">llvm::find_if</a>(*Symbols, [<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>](<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1SymbolInfoTy.html">SymbolInfoTy</a> &amp;Val) {</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span>    <span class="keywordflow">return</span> Val.<a class="code hl_variable" href="structllvm_1_1SymbolInfoTy.html#afbab73489bf1a6bd2d3d605b87267528">Addr</a> == <span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classuint64__t.html">uint64_t</a><span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>) &amp;&amp;</div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span>           Val.<a class="code hl_variable" href="structllvm_1_1SymbolInfoTy.html#af21a9bc17551fea2afa647a2db3cbcdb">Type</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1ELF.html#ab8780abbf13e408a5037fc68c9611989a2addd3222711e927ec6604bc65bccb2c">ELF::STT_NOTYPE</a>;</div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>  });</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>  <span class="keywordflow">if</span> (Result != Symbols-&gt;end()) {</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>    <span class="keyword">auto</span> *<a class="code hl_variable" href="ELF__riscv_8cpp.html#a71f61b581302e5878085f350196138d8">Sym</a> = <a class="code hl_variable" href="classllvm_1_1MCSymbolizer.html#ae7ae949c9f9c53c3e6e8c29799753c01">Ctx</a>.<a class="code hl_function" href="classllvm_1_1MCContext.html#ac11eef690074972378846024abbe8722">getOrCreateSymbol</a>(Result-&gt;Name);</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>    <span class="keyword">const</span> <span class="keyword">auto</span> *<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a> = <a class="code hl_function" href="classllvm_1_1MCSymbolRefExpr.html#a9914b597552aa4b4bcbb8acaa04d632a">MCSymbolRefExpr::create</a>(<a class="code hl_variable" href="ELF__riscv_8cpp.html#a71f61b581302e5878085f350196138d8">Sym</a>, <a class="code hl_variable" href="classllvm_1_1MCSymbolizer.html#ae7ae949c9f9c53c3e6e8c29799753c01">Ctx</a>);</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>    Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MCOperand.html#a17f407ba097404266dc3528bd68ac811">MCOperand::createExpr</a>(<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>));</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>  }</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>  <span class="comment">// Add to list of referenced addresses, so caller can synthesize a label.</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>  ReferencedAddresses.push_back(<span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classuint64__t.html">uint64_t</a><span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>));</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span>}</div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span> </div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95"> 2358</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95">AMDGPUSymbolizer::tryAddingPcLoadReferenceComment</a>(<a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cStream,</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>                                                       int64_t <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>                                                       <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>) {</div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unimplemented&quot;</span>);</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>}</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span> </div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="comment">// Initialization</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span> </div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad088e3815766f6d9b2e8485f2e89351b"> 2368</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a> *<a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ad088e3815766f6d9b2e8485f2e89351b">createAMDGPUSymbolizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;<span class="comment">/*TT*/</span>,</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span>                              <a class="code hl_typedef" href="group__LLVMCDisassembler.html#gaa8eb7ea1e53fd6e7a11b6aa4749c6e60">LLVMOpInfoCallback</a> <span class="comment">/*GetOpInfo*/</span>,</div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span>                              <a class="code hl_typedef" href="group__LLVMCDisassembler.html#ga05ffa603beb390898904a06b14ee5537">LLVMSymbolLookupCallback</a> <span class="comment">/*SymbolLookUp*/</span>,</div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>                              <span class="keywordtype">void</span> *DisInfo,</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>                              <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> *Ctx,</div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span>                              std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp;RelInfo) {</div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1AMDGPUSymbolizer.html">AMDGPUSymbolizer</a>(*Ctx, std::move(RelInfo), DisInfo);</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>}</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span> </div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#abb9c73627ba15ed73cd8b8502c4137b3"> 2377</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#abb9c73627ba15ed73cd8b8502c4137b3">createAMDGPUDisassembler</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code hl_class" href="classT.html">T</a>,</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>                                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>                                                <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>(STI, Ctx, <a class="code hl_class" href="classT.html">T</a>.createMCInstrInfo());</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>}</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span> </div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#abf297f3f63ca3282686b6b725d3ca818"> 2383</a></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code hl_define" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#abf297f3f63ca3282686b6b725d3ca818">LLVMInitializeAMDGPUDisassembler</a>() {</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>  <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code hl_function" href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">getTheGCNTarget</a>(),</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>                                         <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#abb9c73627ba15ed73cd8b8502c4137b3">createAMDGPUDisassembler</a>);</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>  <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a class="code hl_function" href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">getTheGCNTarget</a>(),</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>                                       <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ad088e3815766f6d9b2e8485f2e89351b">createAMDGPUSymbolizer</a>);</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64PromoteConstant_8cpp_html_a90f8350fecae261c25be85d38b451bff"><div class="ttname"><a href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></div><div class="ttdeci">aarch64 promote const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PromoteConstant_8cpp_source.html#l00232">AArch64PromoteConstant.cpp:232</a></div></div>
<div class="ttc" id="aAMDGPUAsmParser_8cpp_html_afd160d6c9cc947a3c786d83f07f06e71"><div class="ttname"><a href="AMDGPUAsmParser_8cpp.html#afd160d6c9cc947a3c786d83f07f06e71">IsAGPROperand</a></div><div class="ttdeci">static int IsAGPROperand(const MCInst &amp;Inst, uint16_t NameIdx, const MCRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmParser_8cpp_source.html#l04541">AMDGPUAsmParser.cpp:4541</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a0670115d0e8597ec2618045c1076d811"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a></div><div class="ttdeci">static VOPModifiers collectVOPModifiers(const MCInst &amp;MI, bool IsVOP3P=false)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00900">AMDGPUDisassembler.cpp:900</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a0783d4535728d968806d2e8ec9603f2f"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a></div><div class="ttdeci">static bool isValidDPP8(const MCInst &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00481">AMDGPUDisassembler.cpp:481</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a1177dc95777b09efc5fea1f0721ccc5e"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a1177dc95777b09efc5fea1f0721ccc5e">DecodeAVLdSt_64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeAVLdSt_64RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00419">AMDGPUDisassembler.cpp:419</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a225ef2f542832c56224a9dd91acf09cb"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a225ef2f542832c56224a9dd91acf09cb">DecodeAVLdSt_96RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeAVLdSt_96RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00426">AMDGPUDisassembler.cpp:426</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a29ec63c03889b569a9f8ea9cc55e8f61"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a29ec63c03889b569a9f8ea9cc55e8f61">decodeSMEMOffset</a></div><div class="ttdeci">static DecodeStatus decodeSMEMOffset(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00090">AMDGPUDisassembler.cpp:90</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a2de2c349c33c98f305d5e196f9b32ca0"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a></div><div class="ttdeci">#define DECODE_OPERAND_SRC_REG_9(RegClass, OpWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00162">AMDGPUDisassembler.cpp:162</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a39c0a22d457ccc212829d0a052685264"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a></div><div class="ttdeci">static int insertNamedMCOperand(MCInst &amp;MI, const MCOperand &amp;Op, uint16_t NameIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00064">AMDGPUDisassembler.cpp:64</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a40a0338891adf05216f5235e1994458c"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a40a0338891adf05216f5235e1994458c">DecodeAVLdSt_160RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeAVLdSt_160RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00440">AMDGPUDisassembler.cpp:440</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a434621cd1f8f1c0240a47b65ba19ea9b"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a434621cd1f8f1c0240a47b65ba19ea9b">eat12Bytes</a></div><div class="ttdeci">static DecoderUInt128 eat12Bytes(ArrayRef&lt; uint8_t &gt; &amp;Bytes)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00467">AMDGPUDisassembler.cpp:467</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a44e38092dcf380740d2ead9690ae9bfc"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a44e38092dcf380740d2ead9690ae9bfc">PRINT_PSEUDO_DIRECTIVE_COMMENT</a></div><div class="ttdeci">#define PRINT_PSEUDO_DIRECTIVE_COMMENT(DIRECTIVE, MASK)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01859">AMDGPUDisassembler.cpp:1859</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a518f398e1650cebe32756b5cb45c3da8"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a518f398e1650cebe32756b5cb45c3da8">decodeOperand_VSrc_f64</a></div><div class="ttdeci">static DecodeStatus decodeOperand_VSrc_f64(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00402">AMDGPUDisassembler.cpp:402</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a5d7e4c42994334246aaea74d14f0f08c"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a></div><div class="ttdeci">#define DECODE_SDWA(DecName)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00446">AMDGPUDisassembler.cpp:446</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a5dc7b2dd9907d083db5fb49ac5490b97"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a5dc7b2dd9907d083db5fb49ac5490b97">decodeSOPPBrTarget</a></div><div class="ttdeci">static DecodeStatus decodeSOPPBrTarget(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00075">AMDGPUDisassembler.cpp:75</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a5f8fc7b088cfeb40f4e061818fab02ef"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a5f8fc7b088cfeb40f4e061818fab02ef">DECODE_OPERAND_REG_AV10</a></div><div class="ttdeci">#define DECODE_OPERAND_REG_AV10(RegClass, OpWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00157">AMDGPUDisassembler.cpp:157</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a658d4c7f67f294cfb131751afa77b15e"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a658d4c7f67f294cfb131751afa77b15e">DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9</a></div><div class="ttdeci">#define DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9(RegClass, OpWidth, ImmWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00194">AMDGPUDisassembler.cpp:194</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a6f4aff7bd0c86d4158d48058d67825ba"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a></div><div class="ttdeci">#define DECODE_OPERAND_REG_8(RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00127">AMDGPUDisassembler.cpp:127</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a6f640b54c176312dd2c7e2a8469a86d2"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a6f640b54c176312dd2c7e2a8469a86d2">DECODE_OPERAND_SRC_REG_OR_IMM_9_TYPED</a></div><div class="ttdeci">#define DECODE_OPERAND_SRC_REG_OR_IMM_9_TYPED(Name, OpWidth, ImmWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00185">AMDGPUDisassembler.cpp:185</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a7191e87d3108de2861f96a13c355ae11"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a7191e87d3108de2861f96a13c355ae11">DECODE_SRC_OPERAND_REG_AV10</a></div><div class="ttdeci">#define DECODE_SRC_OPERAND_REG_AV10(RegClass, OpWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00173">AMDGPUDisassembler.cpp:173</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a733fd121f182d84bb73da74b0829d459"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a></div><div class="ttdeci">static int64_t getInlineImmVal16(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01427">AMDGPUDisassembler.cpp:1427</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a7a1ca9523d2fcc82eb94603cdb891b24"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a7a1ca9523d2fcc82eb94603cdb891b24">decodeOperand_VSrcT16_Lo128</a></div><div class="ttdeci">static DecodeStatus decodeOperand_VSrcT16_Lo128(MCInst &amp;Inst, unsigned Imm, uint64_t, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00309">AMDGPUDisassembler.cpp:309</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a7b14fc850e8e58263a51cd89e7d6c838"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a></div><div class="ttdeci">#define PRINT_DIRECTIVE(DIRECTIVE, MASK)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01855">AMDGPUDisassembler.cpp:1855</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a869eb0ec1821f8576c98ced8745b1f30"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a869eb0ec1821f8576c98ced8745b1f30">DecodeVGPR_16RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeVGPR_16RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00286">AMDGPUDisassembler.cpp:286</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a96eff11e4ce91e92cfaa3e59f7600100"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a></div><div class="ttdeci">static int64_t getInlineImmVal32(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01377">AMDGPUDisassembler.cpp:1377</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a99e1f339f67ec493d7fdba3b0e948215"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a99e1f339f67ec493d7fdba3b0e948215">DecodeAVLdSt_32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeAVLdSt_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00412">AMDGPUDisassembler.cpp:412</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a9a33e20626a398a086dc8f51c676b75e"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a></div><div class="ttdeci">#define DECODE_OPERAND_REG_7(RegClass, OpWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00150">AMDGPUDisassembler.cpp:150</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a9fafc367cabbdce17ed971f70373c7c9"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a></div><div class="ttdeci">static MCDisassembler::DecodeStatus addOperand(MCInst &amp;Inst, const MCOperand &amp;Opnd)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00057">AMDGPUDisassembler.cpp:57</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aa9d23e7c296104cf0a366261ad0bfda7"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aa9d23e7c296104cf0a366261ad0bfda7">DECODE_OPERAND_SRC_REG_A9</a></div><div class="ttdeci">#define DECODE_OPERAND_SRC_REG_A9(RegClass, OpWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00168">AMDGPUDisassembler.cpp:168</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aac8b18da22658e7589a0286322114803"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a></div><div class="ttdeci">#define SGPR_MAX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00041">AMDGPUDisassembler.cpp:41</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aadb457499c6b9db87a068c5ae53ba32e"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a></div><div class="ttdeci">static int64_t getInlineImmVal64(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01402">AMDGPUDisassembler.cpp:1402</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aaff8a7b712c8ea0bb1275e621119e498"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">eatBytes</a></div><div class="ttdeci">static T eatBytes(ArrayRef&lt; uint8_t &gt; &amp;Bytes)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00459">AMDGPUDisassembler.cpp:459</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ab13514a8df17e5cc0eb7a570110c8aaa"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ab13514a8df17e5cc0eb7a570110c8aaa">decodeOperand_KImmFP</a></div><div class="ttdeci">static DecodeStatus decodeOperand_KImmFP(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00341">AMDGPUDisassembler.cpp:341</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_abb9c73627ba15ed73cd8b8502c4137b3"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#abb9c73627ba15ed73cd8b8502c4137b3">createAMDGPUDisassembler</a></div><div class="ttdeci">static MCDisassembler * createAMDGPUDisassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02377">AMDGPUDisassembler.cpp:2377</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_abf297f3f63ca3282686b6b725d3ca818"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#abf297f3f63ca3282686b6b725d3ca818">LLVMInitializeAMDGPUDisassembler</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAMDGPUDisassembler()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02383">AMDGPUDisassembler.cpp:2383</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ac1a916f323f3cc92f646b7fae9c0a4c3"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ac1a916f323f3cc92f646b7fae9c0a4c3">decodeOperand_VSrcT16</a></div><div class="ttdeci">static DecodeStatus decodeOperand_VSrcT16(MCInst &amp;Inst, unsigned Imm, uint64_t, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00325">AMDGPUDisassembler.cpp:325</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ac1e91c372fb3937885039c217d152e27"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a></div><div class="ttdeci">#define DECODE_OPERAND_SRC_REG_OR_IMM_A9(RegClass, OpWidth, ImmWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00190">AMDGPUDisassembler.cpp:190</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ac4f043e93fc1f83ea48a4f98bdfa8958"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ac4f043e93fc1f83ea48a4f98bdfa8958">DecodeVGPR_16_Lo128RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeVGPR_16_Lo128RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00299">AMDGPUDisassembler.cpp:299</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ac87a44315c1ccfc410f9058e351c5c61"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a></div><div class="ttdeci">static DecodeStatus decodeOperand_AVLdSt_Any(MCInst &amp;Inst, unsigned Imm, AMDGPUDisassembler::OpWidthTy Opw, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00368">AMDGPUDisassembler.cpp:368</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ac9fa71823613012495803a4be21971d3"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ac9fa71823613012495803a4be21971d3">decodeOperandVOPDDstY</a></div><div class="ttdeci">static DecodeStatus decodeOperandVOPDDstY(MCInst &amp;Inst, unsigned Val, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00348">AMDGPUDisassembler.cpp:348</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ad088e3815766f6d9b2e8485f2e89351b"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ad088e3815766f6d9b2e8485f2e89351b">createAMDGPUSymbolizer</a></div><div class="ttdeci">static MCSymbolizer * createAMDGPUSymbolizer(const Triple &amp;, LLVMOpInfoCallback, LLVMSymbolLookupCallback, void *DisInfo, MCContext *Ctx, std::unique_ptr&lt; MCRelocationInfo &gt; &amp;&amp;RelInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02368">AMDGPUDisassembler.cpp:2368</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ad3926f6f267bf43376a19e5e3c88bb0c"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ad3926f6f267bf43376a19e5e3c88bb0c">DecodeAVLdSt_128RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeAVLdSt_128RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00433">AMDGPUDisassembler.cpp:433</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ad52fe682480e5a4022a50ddb9b03b80a"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ad52fe682480e5a4022a50ddb9b03b80a">decodeBoolReg</a></div><div class="ttdeci">static DecodeStatus decodeBoolReg(MCInst &amp;Inst, unsigned Val, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00104">AMDGPUDisassembler.cpp:104</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_adbe651d6dbda0f8eacf67b705a8d3b13"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#adbe651d6dbda0f8eacf67b705a8d3b13">GET_FIELD</a></div><div class="ttdeci">#define GET_FIELD(MASK)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01854">AMDGPUDisassembler.cpp:1854</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aedccc8b402b003b384bc9b6789d771fb"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a></div><div class="ttdeci">#define DECODE_OPERAND_SRC_REG_OR_IMM_9(RegClass, OpWidth, ImmWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00181">AMDGPUDisassembler.cpp:181</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_af2f35a568e622ec0fa2fc9a0678d3d48"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#af2f35a568e622ec0fa2fc9a0678d3d48">decodeSplitBarrier</a></div><div class="ttdeci">static DecodeStatus decodeSplitBarrier(MCInst &amp;Inst, unsigned Val, uint64_t Addr, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00110">AMDGPUDisassembler.cpp:110</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8h_html"><div class="ttname"><a href="AMDGPUDisassembler_8h.html">AMDGPUDisassembler.h</a></div><div class="ttdoc">This file contains declaration for AMDGPU ISA disassembler.</div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions.</div></div>
<div class="ttc" id="aAMDGPUTargetInfo_8h_html"><div class="ttname"><a href="AMDGPUTargetInfo_8h.html">AMDGPUTargetInfo.h</a></div></div>
<div class="ttc" id="aAMDHSAKernelDescriptor_8h_html"><div class="ttname"><a href="AMDHSAKernelDescriptor_8h.html">AMDHSAKernelDescriptor.h</a></div><div class="ttdoc">AMDHSA kernel descriptor definitions.</div></div>
<div class="ttc" id="aAMDHSAKernelDescriptor_8h_html_a286f2813b785a6b1d7f9c688580c2dc4"><div class="ttname"><a href="AMDHSAKernelDescriptor_8h.html#a286f2813b785a6b1d7f9c688580c2dc4">AMDHSA_BITS_GET</a></div><div class="ttdeci">#define AMDHSA_BITS_GET(SRC, MSK)</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00044">AMDHSAKernelDescriptor.h:44</a></div></div>
<div class="ttc" id="aBinaryFormat_2ELF_8h_html"><div class="ttname"><a href="BinaryFormat_2ELF_8h.html">ELF.h</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aCompiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00135">Compiler.h:135</a></div></div>
<div class="ttc" id="aDisassemblerTypes_8h_html"><div class="ttname"><a href="DisassemblerTypes_8h.html">DisassemblerTypes.h</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a9df82a8be2f17e80535a8937bf23e022"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00079">ELFObjHandler.cpp:79</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_adc852f586959ce13117d737cf3f14899"><div class="ttname"><a href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a></div><div class="ttdeci">std::string Name</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00077">ELFObjHandler.cpp:77</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_af1557b042f2005cd730068528cfad1d2"><div class="ttname"><a href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a></div><div class="ttdeci">uint64_t Size</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00081">ELFObjHandler.cpp:81</a></div></div>
<div class="ttc" id="aELF__riscv_8cpp_html_a71f61b581302e5878085f350196138d8"><div class="ttname"><a href="ELF__riscv_8cpp.html#a71f61b581302e5878085f350196138d8">Sym</a></div><div class="ttdeci">Symbol * Sym</div><div class="ttdef"><b>Definition:</b> <a href="ELF__riscv_8cpp_source.html#l00477">ELF_riscv.cpp:477</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00112">IRTranslator.cpp:112</a></div></div>
<div class="ttc" id="aMCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="aMCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="aMCDecoderOps_8h_html"><div class="ttname"><a href="MCDecoderOps_8h.html">MCDecoderOps.h</a></div></div>
<div class="ttc" id="aMCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="aMCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aSIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo.</div></div>
<div class="ttc" id="aTargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html">llvm::AMDGPUDisassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00092">AMDGPUDisassembler.h:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a03bb58bd16b676054efe3105d1b999f3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a03bb58bd16b676054efe3105d1b999f3">llvm::AMDGPUDisassembler::decodeFPImmed</a></div><div class="ttdeci">static MCOperand decodeFPImmed(unsigned ImmWidth, unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01452">AMDGPUDisassembler.cpp:1452</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a0b52b6c12bfcdcdede7a84beba3bbe10"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a0b52b6c12bfcdcdede7a84beba3bbe10">llvm::AMDGPUDisassembler::hasKernargPreload</a></div><div class="ttdeci">bool hasKernargPreload() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01847">AMDGPUDisassembler.cpp:1847</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a13ac39db7a12e1ee120630d7aa17bae8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">llvm::AMDGPUDisassembler::createRegOperand</a></div><div class="ttdeci">MCOperand createRegOperand(unsigned int RegId) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01265">AMDGPUDisassembler.cpp:1265</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a168a8034e9e01207fb71a39bde063d7f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">llvm::AMDGPUDisassembler::decodeSpecialReg64</a></div><div class="ttdeci">MCOperand decodeSpecialReg64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01695">AMDGPUDisassembler.cpp:1695</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a16d28a91d7aca8ef06fa3e2533047f0b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">llvm::AMDGPUDisassembler::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(unsigned RegClassID) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01249">AMDGPUDisassembler.cpp:1249</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a291c11ef1439ea1bb728571bc93c656d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a291c11ef1439ea1bb728571bc93c656d">llvm::AMDGPUDisassembler::convertFMAanyK</a></div><div class="ttdeci">DecodeStatus convertFMAanyK(MCInst &amp;MI, int ImmLitIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01229">AMDGPUDisassembler.cpp:1229</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a2a49c0ccc7c9aa0fe2692b60975f8ba3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">llvm::AMDGPUDisassembler::getVgprClassId</a></div><div class="ttdeci">unsigned getVgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01473">AMDGPUDisassembler.cpp:1473</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a2bc52c96e46c682e3e109f4a3ddef37b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">llvm::AMDGPUDisassembler::getAgprClassId</a></div><div class="ttdeci">unsigned getAgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01498">AMDGPUDisassembler.cpp:1498</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a32f73e787f141094d0aa638db8653ec8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">llvm::AMDGPUDisassembler::decodeSDWASrc32</a></div><div class="ttdeci">MCOperand decodeSDWASrc32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01772">AMDGPUDisassembler.cpp:1772</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a347423b9fcc60e76ff31a10a90bd5840"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a347423b9fcc60e76ff31a10a90bd5840">llvm::AMDGPUDisassembler::isGFX11</a></div><div class="ttdeci">bool isGFX11() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01831">AMDGPUDisassembler.cpp:1831</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a366bce3cc6bb17db7ee841e6095dcbe9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a366bce3cc6bb17db7ee841e6095dcbe9">llvm::AMDGPUDisassembler::decodeKernelDescriptorDirective</a></div><div class="ttdeci">DecodeStatus decodeKernelDescriptorDirective(DataExtractor::Cursor &amp;Cursor, ArrayRef&lt; uint8_t &gt; Bytes, raw_string_ostream &amp;KdStream) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02112">AMDGPUDisassembler.cpp:2112</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a37e6bd8d789a98b051dd72fe4cfc1151"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">llvm::AMDGPUDisassembler::convertSDWAInst</a></div><div class="ttdeci">DecodeStatus convertSDWAInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00870">AMDGPUDisassembler.cpp:870</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a40c6ec88b07c8f5dcfecacabe3007ecf"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf">llvm::AMDGPUDisassembler::isGFX9Plus</a></div><div class="ttdeci">bool isGFX9Plus() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01823">AMDGPUDisassembler.cpp:1823</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a44085beec99e0f0a985509c9b251160a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a44085beec99e0f0a985509c9b251160a">llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC2</a></div><div class="ttdeci">DecodeStatus decodeCOMPUTE_PGM_RSRC2(uint32_t FourByteBuffer, raw_string_ostream &amp;KdStream) const</div><div class="ttdoc">Decode as directives that handle COMPUTE_PGM_RSRC2.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01978">AMDGPUDisassembler.cpp:1978</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a4974310fb906d87e0b82ea333101d33c"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a4974310fb906d87e0b82ea333101d33c">llvm::AMDGPUDisassembler::convertMacDPPInst</a></div><div class="ttdeci">void convertMacDPPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00949">AMDGPUDisassembler.cpp:949</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a4ae2e98f9553b452f8c2b5107a8cb16a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a4ae2e98f9553b452f8c2b5107a8cb16a">llvm::AMDGPUDisassembler::decodeVOPDDstYOp</a></div><div class="ttdeci">MCOperand decodeVOPDDstYOp(MCInst &amp;Inst, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01647">AMDGPUDisassembler.cpp:1647</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a4cfa93abf00f463c320ff9b5fb940583"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">llvm::AMDGPUDisassembler::decodeBoolReg</a></div><div class="ttdeci">MCOperand decodeBoolReg(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01803">AMDGPUDisassembler.cpp:1803</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a515f1867e36cdffa566f9faa967bf2ad"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">llvm::AMDGPUDisassembler::isGFX10Plus</a></div><div class="ttdeci">bool isGFX10Plus() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01827">AMDGPUDisassembler.cpp:1827</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5a7e8470c4be479dbcf6ac32a977b8b3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5a7e8470c4be479dbcf6ac32a977b8b3">llvm::AMDGPUDisassembler::createVGPR16Operand</a></div><div class="ttdeci">MCOperand createVGPR16Operand(unsigned RegIdx, bool IsHi) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01329">AMDGPUDisassembler.cpp:1329</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5b147cf1557182f62cf46de5ea9b5061"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">llvm::AMDGPUDisassembler::errOperand</a></div><div class="ttdeci">MCOperand errOperand(unsigned V, const Twine &amp;ErrMsg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01255">AMDGPUDisassembler.cpp:1255</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5ecd1db725784618a2233d1a8fdcab0f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5ecd1db725784618a2233d1a8fdcab0f">llvm::AMDGPUDisassembler::convertVOP3DPPInst</a></div><div class="ttdeci">DecodeStatus convertVOP3DPPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01001">AMDGPUDisassembler.cpp:1001</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5f1475a1beaab778e3c0b31f3f8bfba9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5f1475a1beaab778e3c0b31f3f8bfba9">llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC1</a></div><div class="ttdeci">DecodeStatus decodeCOMPUTE_PGM_RSRC1(uint32_t FourByteBuffer, raw_string_ostream &amp;KdStream) const</div><div class="ttdoc">Decode as directives that handle COMPUTE_PGM_RSRC1.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01866">AMDGPUDisassembler.cpp:1866</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a62a8d3dcdaa17f87337480e36f691757"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a62a8d3dcdaa17f87337480e36f691757">llvm::AMDGPUDisassembler::decodeSrcOp</a></div><div class="ttdeci">MCOperand decodeSrcOp(const OpWidthTy Width, unsigned Val, bool MandatoryLiteral=false, unsigned ImmWidth=0, bool IsFP=false) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01579">AMDGPUDisassembler.cpp:1579</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a682a5e3b08aa66c35ff6853e832695c3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a682a5e3b08aa66c35ff6853e832695c3">llvm::AMDGPUDisassembler::decodeSplitBarrier</a></div><div class="ttdeci">MCOperand decodeSplitBarrier(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01809">AMDGPUDisassembler.cpp:1809</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a7297f920e9ff94394d81719b75080ecb"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">llvm::AMDGPUDisassembler::isVI</a></div><div class="ttdeci">bool isVI() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01813">AMDGPUDisassembler.cpp:1813</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a759bff06d5d4ff03ccf8c50c4ad2479e"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a759bff06d5d4ff03ccf8c50c4ad2479e">llvm::AMDGPUDisassembler::decodeNonVGPRSrcOp</a></div><div class="ttdeci">MCOperand decodeNonVGPRSrcOp(const OpWidthTy Width, unsigned Val, bool MandatoryLiteral=false, unsigned ImmWidth=0, bool IsFP=false) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01597">AMDGPUDisassembler.cpp:1597</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a7bc1d16f7c74d8204bf3ab1f4d5c0998"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7bc1d16f7c74d8204bf3ab1f4d5c0998">llvm::AMDGPUDisassembler::decodeMandatoryLiteralConstant</a></div><div class="ttdeci">MCOperand decodeMandatoryLiteralConstant(unsigned Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01337">AMDGPUDisassembler.cpp:1337</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a852783bf1f53ae8e8e22a3042759f90b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">llvm::AMDGPUDisassembler::AMDGPUDisassembler</a></div><div class="ttdeci">AMDGPUDisassembler(const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx, MCInstrInfo const *MCII)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00047">AMDGPUDisassembler.cpp:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a865ae0d33ec9cd2b21d7b55470ac58d0"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">llvm::AMDGPUDisassembler::decodeSpecialReg32</a></div><div class="ttdeci">MCOperand decodeSpecialReg32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01659">AMDGPUDisassembler.cpp:1659</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a8c8699483ef63f1164acdd8a35f49066"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a8c8699483ef63f1164acdd8a35f49066">llvm::AMDGPUDisassembler::decodeLiteralConstant</a></div><div class="ttdeci">MCOperand decodeLiteralConstant(bool ExtendFP64) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01350">AMDGPUDisassembler.cpp:1350</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a9481f68151f53dba0f1e3416819e6e26"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">llvm::AMDGPUDisassembler::decodeSDWAVopcDst</a></div><div class="ttdeci">MCOperand decodeSDWAVopcDst(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01776">AMDGPUDisassembler.cpp:1776</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa2a606a1a89df2407a17f844127bca7e"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa2a606a1a89df2407a17f844127bca7e">llvm::AMDGPUDisassembler::isGFX12Plus</a></div><div class="ttdeci">bool isGFX12Plus() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01839">AMDGPUDisassembler.cpp:1839</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa416e0bf10b88fff8616df9053ef17c2"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">llvm::AMDGPUDisassembler::convertMIMGInst</a></div><div class="ttdeci">DecodeStatus convertMIMGInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01028">AMDGPUDisassembler.cpp:1028</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa770ba43af1dceac87430862513f9b16"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa770ba43af1dceac87430862513f9b16">llvm::AMDGPUDisassembler::convertVINTERPInst</a></div><div class="ttdeci">DecodeStatus convertVINTERPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00854">AMDGPUDisassembler.cpp:854</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aabd280f4da00c497a17a8f47f7bd8cc5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">llvm::AMDGPUDisassembler::convertDPP8Inst</a></div><div class="ttdeci">DecodeStatus convertDPP8Inst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00958">AMDGPUDisassembler.cpp:958</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aae4a6148a52bc05698e9890ee276e6b1"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aae4a6148a52bc05698e9890ee276e6b1">llvm::AMDGPUDisassembler::tryDecodeInst</a></div><div class="ttdeci">DecodeStatus tryDecodeInst(const uint8_t *Table, MCInst &amp;MI, InsnType Inst, uint64_t Address, raw_ostream &amp;Comments) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00123">AMDGPUDisassembler.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aafb6e2b3e7998c4add9704aa1b51ed47"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aafb6e2b3e7998c4add9704aa1b51ed47">llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC3</a></div><div class="ttdeci">DecodeStatus decodeCOMPUTE_PGM_RSRC3(uint32_t FourByteBuffer, raw_string_ostream &amp;KdStream) const</div><div class="ttdoc">Decode as directives that handle COMPUTE_PGM_RSRC3.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02032">AMDGPUDisassembler.cpp:2032</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab1c21284d55eedc91c4a3969626b6f1a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">llvm::AMDGPUDisassembler::getSgprClassId</a></div><div class="ttdeci">unsigned getSgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01524">AMDGPUDisassembler.cpp:1524</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab55ea9f3ceb384181fdfd06df56cdd31"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">llvm::AMDGPUDisassembler::decodeIntImmed</a></div><div class="ttdeci">static MCOperand decodeIntImmed(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01367">AMDGPUDisassembler.cpp:1367</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">llvm::AMDGPUDisassembler::OpWidthTy</a></div><div class="ttdeci">OpWidthTy</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00204">AMDGPUDisassembler.h:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">llvm::AMDGPUDisassembler::OPWV216</a></div><div class="ttdeci">@ OPWV216</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00218">AMDGPUDisassembler.h:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">llvm::AMDGPUDisassembler::OPW384</a></div><div class="ttdeci">@ OPW384</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00214">AMDGPUDisassembler.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">llvm::AMDGPUDisassembler::OPW_FIRST_</a></div><div class="ttdeci">@ OPW_FIRST_</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00222">AMDGPUDisassembler.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">llvm::AMDGPUDisassembler::OPW32</a></div><div class="ttdeci">@ OPW32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00205">AMDGPUDisassembler.h:205</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">llvm::AMDGPUDisassembler::OPW512</a></div><div class="ttdeci">@ OPW512</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00215">AMDGPUDisassembler.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">llvm::AMDGPUDisassembler::OPW96</a></div><div class="ttdeci">@ OPW96</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00207">AMDGPUDisassembler.h:207</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">llvm::AMDGPUDisassembler::OPW128</a></div><div class="ttdeci">@ OPW128</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00208">AMDGPUDisassembler.h:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">llvm::AMDGPUDisassembler::OPW_LAST_</a></div><div class="ttdeci">@ OPW_LAST_</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00220">AMDGPUDisassembler.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">llvm::AMDGPUDisassembler::OPW16</a></div><div class="ttdeci">@ OPW16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00217">AMDGPUDisassembler.h:217</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">llvm::AMDGPUDisassembler::OPW352</a></div><div class="ttdeci">@ OPW352</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00213">AMDGPUDisassembler.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">llvm::AMDGPUDisassembler::OPW288</a></div><div class="ttdeci">@ OPW288</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00211">AMDGPUDisassembler.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">llvm::AMDGPUDisassembler::OPW1024</a></div><div class="ttdeci">@ OPW1024</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00216">AMDGPUDisassembler.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">llvm::AMDGPUDisassembler::OPW256</a></div><div class="ttdeci">@ OPW256</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00210">AMDGPUDisassembler.h:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">llvm::AMDGPUDisassembler::OPWV232</a></div><div class="ttdeci">@ OPWV232</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00219">AMDGPUDisassembler.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">llvm::AMDGPUDisassembler::OPW320</a></div><div class="ttdeci">@ OPW320</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00212">AMDGPUDisassembler.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">llvm::AMDGPUDisassembler::OPW64</a></div><div class="ttdeci">@ OPW64</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00206">AMDGPUDisassembler.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">llvm::AMDGPUDisassembler::OPW160</a></div><div class="ttdeci">@ OPW160</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00209">AMDGPUDisassembler.h:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8a4d4471e0bb36e9f50152ebcab9782"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8a4d4471e0bb36e9f50152ebcab9782">llvm::AMDGPUDisassembler::convertEXPInst</a></div><div class="ttdeci">DecodeStatus convertEXPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00844">AMDGPUDisassembler.cpp:844</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab9c9f9be5e439d07443ad92852b18f06"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">llvm::AMDGPUDisassembler::isGFX9</a></div><div class="ttdeci">bool isGFX9() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01817">AMDGPUDisassembler.cpp:1817</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ad1bbaf8f762d31654b6a7580783122f5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">llvm::AMDGPUDisassembler::hasArchitectedFlatScratch</a></div><div class="ttdeci">bool hasArchitectedFlatScratch() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01843">AMDGPUDisassembler.cpp:1843</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ad9305ad45a7db970a0a198791bea136a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">llvm::AMDGPUDisassembler::getInstruction</a></div><div class="ttdeci">DecodeStatus getInstruction(MCInst &amp;MI, uint64_t &amp;Size, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t Address, raw_ostream &amp;CS) const override</div><div class="ttdoc">Returns the disassembly of a single instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00491">AMDGPUDisassembler.cpp:491</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_adae4bf9c24a1f20e4ad36d42620f6e7a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">llvm::AMDGPUDisassembler::getTtmpClassId</a></div><div class="ttdeci">unsigned getTtmpClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01548">AMDGPUDisassembler.cpp:1548</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae1fdaebdccc682b4804d2859891cdba8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae1fdaebdccc682b4804d2859891cdba8">llvm::AMDGPUDisassembler::onSymbolStart</a></div><div class="ttdeci">std::optional&lt; DecodeStatus &gt; onSymbolStart(SymbolInfoTy &amp;Symbol, uint64_t &amp;Size, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t Address, raw_ostream &amp;CStream) const override</div><div class="ttdoc">Used to perform separate target specific disassembly for a particular symbol.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02301">AMDGPUDisassembler.cpp:2301</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae2163e267c5265155b8e5ac1f9306fdc"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae2163e267c5265155b8e5ac1f9306fdc">llvm::AMDGPUDisassembler::isGFX90A</a></div><div class="ttdeci">bool isGFX90A() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01819">AMDGPUDisassembler.cpp:1819</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae75794f911e166bcea94523957bdec07"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae75794f911e166bcea94523957bdec07">llvm::AMDGPUDisassembler::isMacDPP</a></div><div class="ttdeci">bool isMacDPP(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00929">AMDGPUDisassembler.cpp:929</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae852f28eb2685d5dc30c78308011af7f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">llvm::AMDGPUDisassembler::getTTmpIdx</a></div><div class="ttdeci">int getTTmpIdx(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01570">AMDGPUDisassembler.cpp:1570</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae8604430142670be9549410455353fdd"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae8604430142670be9549410455353fdd">llvm::AMDGPUDisassembler::decodeSDWASrc</a></div><div class="ttdeci">MCOperand decodeSDWASrc(const OpWidthTy Width, unsigned Val, unsigned ImmWidth=0) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01726">AMDGPUDisassembler.cpp:1726</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae899a30aaf685fa03c047af3726e44f1"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae899a30aaf685fa03c047af3726e44f1">llvm::AMDGPUDisassembler::convertVOP3PDPPInst</a></div><div class="ttdeci">DecodeStatus convertVOP3PDPPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01179">AMDGPUDisassembler.cpp:1179</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aeee62e9882c0b90536eaa08027bbfef7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">llvm::AMDGPUDisassembler::isGFX10</a></div><div class="ttdeci">bool isGFX10() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01825">AMDGPUDisassembler.cpp:1825</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af0ba7fd705011b4b930159c49f15b644"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">llvm::AMDGPUDisassembler::convertVOPCDPPInst</a></div><div class="ttdeci">DecodeStatus convertVOPCDPPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01209">AMDGPUDisassembler.cpp:1209</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af564aa8a41fb212e8dfc8856ef35c871"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">llvm::AMDGPUDisassembler::createSRegOperand</a></div><div class="ttdeci">MCOperand createSRegOperand(unsigned SRegClassID, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01280">AMDGPUDisassembler.cpp:1280</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af5cd2cf12e0610bc99b7c894f677b2f8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">llvm::AMDGPUDisassembler::isGFX11Plus</a></div><div class="ttdeci">bool isGFX11Plus() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01835">AMDGPUDisassembler.cpp:1835</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af9738925d86bcc9b954e0d4d2da184db"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af9738925d86bcc9b954e0d4d2da184db">llvm::AMDGPUDisassembler::decodeKernelDescriptor</a></div><div class="ttdeci">DecodeStatus decodeKernelDescriptor(StringRef KdName, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t KdAddress) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02261">AMDGPUDisassembler.cpp:2261</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_afdccfd26f12d23c635188ff714e99c8d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">llvm::AMDGPUDisassembler::decodeSDWASrc16</a></div><div class="ttdeci">MCOperand decodeSDWASrc16(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01768">AMDGPUDisassembler.cpp:1768</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html">llvm::AMDGPUSymbolizer</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00280">AMDGPUDisassembler.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html_a6c8e8592c8a9a236312224fb457fc834"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#a6c8e8592c8a9a236312224fb457fc834">llvm::AMDGPUSymbolizer::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, raw_ostream &amp;cStream, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t OpSize, uint64_t InstSize) override</div><div class="ttdoc">Try to add a symbolic operand instead of Value to the MCInst.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02330">AMDGPUDisassembler.cpp:2330</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html_a768aa0c6497b97983622dfda59705b95"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95">llvm::AMDGPUSymbolizer::tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">void tryAddingPcLoadReferenceComment(raw_ostream &amp;cStream, int64_t Value, uint64_t Address) override</div><div class="ttdoc">Try to add a comment on the PC-relative load.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02358">AMDGPUDisassembler.cpp:2358</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00076">APInt.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_aca8fce65eb69a82aa10a635e2e79877a"><div class="ttname"><a href="classllvm_1_1APInt.html#aca8fce65eb69a82aa10a635e2e79877a">llvm::APInt::sext</a></div><div class="ttdeci">APInt sext(unsigned width) const</div><div class="ttdoc">Sign extend to a new width.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00954">APInt.cpp:954</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00165">ArrayRef.h:165</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_adb9cab4abca6bf2855c882dcf79fb1cb"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#adb9cab4abca6bf2855c882dcf79fb1cb">llvm::ArrayRef::data</a></div><div class="ttdeci">const T * data() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00162">ArrayRef.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_aebf6ca7590d4f766b894044015a0fa31"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">llvm::ArrayRef::slice</a></div><div class="ttdeci">ArrayRef&lt; T &gt; slice(size_t N, size_t M) const</div><div class="ttdoc">slice(n, m) - Chop off the first N elements of the array, and keep M elements in the array.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00195">ArrayRef.h:195</a></div></div>
<div class="ttc" id="aclassllvm_1_1DWARFExpression_1_1Operation_html"><div class="ttname"><a href="classllvm_1_1DWARFExpression_1_1Operation.html">llvm::DWARFExpression::Operation</a></div><div class="ttdoc">This class represents an Operation in the Expression.</div><div class="ttdef"><b>Definition:</b> <a href="DWARFExpression_8h_source.html#l00032">DWARFExpression.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_1_1Cursor_html"><div class="ttname"><a href="classllvm_1_1DataExtractor_1_1Cursor.html">llvm::DataExtractor::Cursor</a></div><div class="ttdoc">A class representing a position in a DataExtractor, as well as any error encountered during extractio...</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8h_source.html#l00054">DataExtractor.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_1_1Cursor_html_a22c134bb6de5493faf9c7076ef4dfcac"><div class="ttname"><a href="classllvm_1_1DataExtractor_1_1Cursor.html#a22c134bb6de5493faf9c7076ef4dfcac">llvm::DataExtractor::Cursor::tell</a></div><div class="ttdeci">uint64_t tell() const</div><div class="ttdoc">Return the current position of this Cursor.</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8h_source.html#l00071">DataExtractor.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_html"><div class="ttname"><a href="classllvm_1_1DataExtractor.html">llvm::DataExtractor</a></div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8h_source.html#l00041">DataExtractor.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_html_a0eb55ea3f585f9c8a2619fe7250e56f4"><div class="ttname"><a href="classllvm_1_1DataExtractor.html#a0eb55ea3f585f9c8a2619fe7250e56f4">llvm::DataExtractor::getU32</a></div><div class="ttdeci">uint32_t getU32(uint64_t *offset_ptr, Error *Err=nullptr) const</div><div class="ttdoc">Extract a uint32_t value from *offset_ptr.</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8cpp_source.html#l00108">DataExtractor.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_html_a98923ce73981e5171ef246bdcc6fde60"><div class="ttname"><a href="classllvm_1_1DataExtractor.html#a98923ce73981e5171ef246bdcc6fde60">llvm::DataExtractor::getU16</a></div><div class="ttdeci">uint16_t getU16(uint64_t *offset_ptr, Error *Err=nullptr) const</div><div class="ttdoc">Extract a uint16_t value from *offset_ptr.</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8cpp_source.html#l00093">DataExtractor.cpp:93</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_html_aa4c4043f99a1a5b283741ef4c7cf2464"><div class="ttname"><a href="classllvm_1_1DataExtractor.html#aa4c4043f99a1a5b283741ef4c7cf2464">llvm::DataExtractor::skip</a></div><div class="ttdeci">void skip(Cursor &amp;C, uint64_t Length) const</div><div class="ttdoc">Advance the Cursor position by the given number of bytes.</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8cpp_source.html#l00229">DataExtractor.cpp:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_html_ade9e119455709c0d46a34464ebdbf179"><div class="ttname"><a href="classllvm_1_1DataExtractor.html#ade9e119455709c0d46a34464ebdbf179">llvm::DataExtractor::getBytes</a></div><div class="ttdeci">StringRef getBytes(uint64_t *OffsetPtr, uint64_t Length, Error *Err=nullptr) const</div><div class="ttdoc">Extract a fixed number of bytes from the specified offset.</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8cpp_source.html#l00181">DataExtractor.cpp:181</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html">llvm::DecoderUInt128</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00036">AMDGPUDisassembler.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00076">MCContext.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html_a7eff7fcbe27aa063e7dced4042ca3416"><div class="ttname"><a href="classllvm_1_1MCContext.html#a7eff7fcbe27aa063e7dced4042ca3416">llvm::MCContext::getRegisterInfo</a></div><div class="ttdeci">const MCRegisterInfo * getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00448">MCContext.h:448</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html_ac11eef690074972378846024abbe8722"><div class="ttname"><a href="classllvm_1_1MCContext.html#ac11eef690074972378846024abbe8722">llvm::MCContext::getOrCreateSymbol</a></div><div class="ttdeci">MCSymbol * getOrCreateSymbol(const Twine &amp;Name)</div><div class="ttdoc">Lookup the symbol inside with the specified Name.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8cpp_source.html#l00200">MCContext.cpp:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00083">MCDisassembler.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a3faa10cafd0be721018fc1b9bc2c5488"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a3faa10cafd0be721018fc1b9bc2c5488">llvm::MCDisassembler::getContext</a></div><div class="ttdeci">MCContext &amp; getContext() const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00216">MCDisassembler.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a67d53a6acc509ff577f17d00ddeac34d"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">llvm::MCDisassembler::STI</a></div><div class="ttdeci">const MCSubtargetInfo &amp; STI</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00201">MCDisassembler.h:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a68057d4a784ee78eca6f35d84936df6c"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">llvm::MCDisassembler::CommentStream</a></div><div class="ttdeci">raw_ostream * CommentStream</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00222">MCDisassembler.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00107">MCDisassembler.h:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">llvm::MCDisassembler::Fail</a></div><div class="ttdeci">@ Fail</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00108">MCDisassembler.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">llvm::MCDisassembler::SoftFail</a></div><div class="ttdeci">@ SoftFail</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00109">MCDisassembler.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">llvm::MCDisassembler::Success</a></div><div class="ttdeci">@ Success</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00111">MCDisassembler.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_a3c5c7109f398fdca515509e2284cd8c0"><div class="ttname"><a href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">llvm::MCInst::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00208">MCInst.h:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00198">MCInst.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_ad5a79c04398dc86a3acfe7f8713216eb"><div class="ttname"><a href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00210">MCInst.h:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_aef5de3ac30fe221c5b4e702574ab46a9"><div class="ttname"><a href="classllvm_1_1MCInst.html#aef5de3ac30fe221c5b4e702574ab46a9">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00206">MCInst.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00036">MCInst.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a1005b6b527af4d982305f28b559b709d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">llvm::MCOperand::createReg</a></div><div class="ttdeci">static MCOperand createReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00134">MCInst.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a17f407ba097404266dc3528bd68ac811"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a17f407ba097404266dc3528bd68ac811">llvm::MCOperand::createExpr</a></div><div class="ttdeci">static MCOperand createExpr(const MCExpr *Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00162">MCInst.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00141">MCInst.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00069">MCInst.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00061">MCInst.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_abbfcefd1ec45289db58eeb5622b6bd7e"><div class="ttname"><a href="classllvm_1_1MCOperand.html#abbfcefd1ec45289db58eeb5622b6bd7e">llvm::MCOperand::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00060">MCInst.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00139">MCRegisterInfo.h:139</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a2168c5f22e98b5c471060a3dfc1ec0db"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">llvm::MCRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">MCRegister getMatchingSuperReg(MCRegister Reg, unsigned SubIdx, const MCRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00024">MCRegisterInfo.cpp:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a8ce9439c5f364d8b85930e0ee689bbb8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(MCRegister RegNo) const</div><div class="ttdoc">Returns the encoding for RegNo.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00466">MCRegisterInfo.h:466</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ae179799df1c5f01dc1c55e7ff4868743"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae179799df1c5f01dc1c55e7ff4868743">llvm::MCRegisterInfo::getRegClass</a></div><div class="ttdeci">const MCRegisterClass &amp; getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00456">MCRegisterInfo.h:456</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ae3ba9f77f723402ff1e1f6d8ac0e3b36"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">MCRegister getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00032">MCRegisterInfo.cpp:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a0ad14e9a81239b54fd64089b3290bfde"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">llvm::MCSubtargetInfo::hasFeature</a></div><div class="ttdeci">bool hasFeature(unsigned Feature) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00119">MCSubtargetInfo.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolRefExpr_html_a9914b597552aa4b4bcbb8acaa04d632a"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a9914b597552aa4b4bcbb8acaa04d632a">llvm::MCSymbolRefExpr::create</a></div><div class="ttdeci">static const MCSymbolRefExpr * create(const MCSymbol *Symbol, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00389">MCExpr.h:389</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolizer_html"><div class="ttname"><a href="classllvm_1_1MCSymbolizer.html">llvm::MCSymbolizer</a></div><div class="ttdoc">Symbolize and annotate disassembled instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbolizer_8h_source.html#l00039">MCSymbolizer.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolizer_html_ae7ae949c9f9c53c3e6e8c29799753c01"><div class="ttname"><a href="classllvm_1_1MCSymbolizer.html#ae7ae949c9f9c53c3e6e8c29799753c01">llvm::MCSymbolizer::Ctx</a></div><div class="ttdeci">MCContext &amp; Ctx</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbolizer_8h_source.html#l00041">MCSymbolizer.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00154">TargetRegistry.h:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00081">Twine.h:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00052">raw_ostream.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdoc">A raw_ostream that writes to an std::string.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00644">raw_ostream.h:644</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__string__ostream_html_a6732e8d3ff8100a662ce73634840b990"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html#a6732e8d3ff8100a662ce73634840b990">llvm::raw_string_ostream::str</a></div><div class="ttdeci">std::string &amp; str()</div><div class="ttdoc">Returns the string's reference.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00662">raw_ostream.h:662</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="agroup__LLVMCDisassembler_html_ga05ffa603beb390898904a06b14ee5537"><div class="ttname"><a href="group__LLVMCDisassembler.html#ga05ffa603beb390898904a06b14ee5537">LLVMSymbolLookupCallback</a></div><div class="ttdeci">const char *(* LLVMSymbolLookupCallback)(void *DisInfo, uint64_t ReferenceValue, uint64_t *ReferenceType, uint64_t ReferencePC, const char **ReferenceName)</div><div class="ttdoc">The type for the symbol lookup function.</div><div class="ttdef"><b>Definition:</b> <a href="DisassemblerTypes_8h_source.html#l00118">DisassemblerTypes.h:118</a></div></div>
<div class="ttc" id="agroup__LLVMCDisassembler_html_gaa8eb7ea1e53fd6e7a11b6aa4749c6e60"><div class="ttname"><a href="group__LLVMCDisassembler.html#gaa8eb7ea1e53fd6e7a11b6aa4749c6e60">LLVMOpInfoCallback</a></div><div class="ttdeci">int(* LLVMOpInfoCallback)(void *DisInfo, uint64_t PC, uint64_t Offset, uint64_t OpSize, uint64_t InstSize, int TagType, void *TagBuf)</div><div class="ttdoc">The type for the operand information call back function.</div><div class="ttdef"><b>Definition:</b> <a href="DisassemblerTypes_8h_source.html#l00048">DisassemblerTypes.h:48</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">llvm::AMDGPU::CPol::GLC</a></div><div class="ttdeci">@ GLC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00358">SIDefines.h:358</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html">llvm::AMDGPU::DPP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00912">SIDefines.h:912</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_aeaac25f7a7623b2e44722318fc80540ba09d6b2004f2670f60b9963073f98226e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#aeaac25f7a7623b2e44722318fc80540ba09d6b2004f2670f60b9963073f98226e">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a></div><div class="ttdeci">@ INLINE_FLOATING_C_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00337">SIDefines.h:337</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_aeaac25f7a7623b2e44722318fc80540ba4e3fe67db06671a26db7cfaefb3d5322"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#aeaac25f7a7623b2e44722318fc80540ba4e3fe67db06671a26db7cfaefb3d5322">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a></div><div class="ttdeci">@ INLINE_FLOATING_C_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00336">SIDefines.h:336</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_aeaac25f7a7623b2e44722318fc80540ba64505b53beb145f22a5e090a5f7fc97a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#aeaac25f7a7623b2e44722318fc80540ba64505b53beb145f22a5e090a5f7fc97a">llvm::AMDGPU::EncValues::LITERAL_CONST</a></div><div class="ttdeci">@ LITERAL_CONST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00338">SIDefines.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a00ddec6f625f5fdc41b2ee64b272b5b9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a00ddec6f625f5fdc41b2ee64b272b5b9">llvm::AMDGPU::IsaInfo::getVGPREncodingGranule</a></div><div class="ttdeci">unsigned getVGPREncodingGranule(const MCSubtargetInfo *STI, std::optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01054">AMDGPUBaseInfo.cpp:1054</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4f89565a53fec2d53160be82c292202e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">llvm::AMDGPU::IsaInfo::getSGPREncodingGranule</a></div><div class="ttdeci">unsigned getSGPREncodingGranule(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00942">AMDGPUBaseInfo.cpp:942</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0b5b29d1275f84b9e530fd2419cc03ac"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a176f799037e98f7743008924c4b72266"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a></div><div class="ttdeci">int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00247">AMDGPUBaseInfo.cpp:247</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27e5626ce22d0cd09916837dc88b7efe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a></div><div class="ttdeci">bool isGFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02166">AMDGPUBaseInfo.cpp:2166</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a318d59d6a50364a460b64bb7ad1f17d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a318d59d6a50364a460b64bb7ad1f17d0">llvm::AMDGPU::isGFX12Plus</a></div><div class="ttdeci">bool isGFX12Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02190">AMDGPUBaseInfo.cpp:2190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3856884676648fe8f7af93f6c5e60e1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a></div><div class="ttdeci">bool hasPackedD16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02108">AMDGPUBaseInfo.cpp:2108</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4e13451de6f17e1cb33c1a37472ade39abd2438b14a6a1a27fae653284aaa3cb4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4e13451de6f17e1cb33c1a37472ade39abd2438b14a6a1a27fae653284aaa3cb4">llvm::AMDGPU::AMDHSA_COV5</a></div><div class="ttdeci">@ AMDHSA_COV5</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00045">AMDGPUBaseInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a55212d9e75092af1bf2bee56503b1609"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55212d9e75092af1bf2bee56503b1609">llvm::AMDGPU::isVOPC64DPP</a></div><div class="ttdeci">bool isVOPC64DPP(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00459">AMDGPUBaseInfo.cpp:459</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a596dde2a814fca0296245b3a8a4ff2b5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a596dde2a814fca0296245b3a8a4ff2b5">llvm::AMDGPU::getDefaultAMDHSACodeObjectVersion</a></div><div class="ttdeci">unsigned getDefaultAMDHSACodeObjectVersion()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00174">AMDGPUBaseInfo.cpp:174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a626413fe751b97e13812bb7b635e6dd5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">llvm::AMDGPU::isGFX9</a></div><div class="ttdeci">bool isGFX9(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02142">AMDGPUBaseInfo.cpp:2142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7967181b077a4a08f5baf9950e30660d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">llvm::AMDGPU::getMIMGDimInfoByEncoding</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfoByEncoding(uint8_t DimEnc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8f27aa11689bf9b12f6fb0e436e367c7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">llvm::AMDGPU::hasNamedOperand</a></div><div class="ttdeci">LLVM_READONLY bool hasNamedOperand(uint64_t Opcode, uint64_t NamedIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00315">AMDGPUBaseInfo.h:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9adcf3cabdbd72a34b34f13f2826314b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">llvm::AMDGPU::hasG16</a></div><div class="ttdeci">bool hasG16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02104">AMDGPUBaseInfo.cpp:2104</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9af58a5d20f2215a00b675f34db92771"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">llvm::AMDGPU::getAddrSizeMIMGOp</a></div><div class="ttdeci">unsigned getAddrSizeMIMGOp(const MIMGBaseOpcodeInfo *BaseOpcode, const MIMGDimInfo *Dim, bool IsA16, bool IsG16Supported)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00267">AMDGPUBaseInfo.cpp:267</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa5f3cd2ec6af3adbc143654720b1214b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa5f3cd2ec6af3adbc143654720b1214b">llvm::AMDGPU::isGFX11Plus</a></div><div class="ttdeci">bool isGFX11Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02182">AMDGPUBaseInfo.cpp:2182</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab07da835cd8eddcfffcfb4192dff59a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">llvm::AMDGPU::isGFX10Plus</a></div><div class="ttdeci">bool isGFX10Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02174">AMDGPUBaseInfo.cpp:2174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a></div><div class="ttdeci">unsigned getMCReg(unsigned Reg, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">If Reg is a pseudo reg, return the correct hardware register given STI otherwise return Reg.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02329">AMDGPUBaseInfo.cpp:2329</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">llvm::AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00201">SIDefines.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">llvm::AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00200">SIDefines.h:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac06f184d382ba9a26ef8deaea0b31cd8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac06f184d382ba9a26ef8deaea0b31cd8">llvm::AMDGPU::hasGDS</a></div><div class="ttdeci">bool hasGDS(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02113">AMDGPUBaseInfo.cpp:2113</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac251a1b5841022f34ff2791b1ce3b690"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">llvm::AMDGPU::isGFX9Plus</a></div><div class="ttdeci">bool isGFX9Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02162">AMDGPUBaseInfo.cpp:2162</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adbe8b2394969d3cf98b70d46ce725354"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adbe8b2394969d3cf98b70d46ce725354">llvm::AMDGPU::hasKernargPreload</a></div><div class="ttdeci">unsigned hasKernargPreload(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02250">AMDGPUBaseInfo.cpp:2250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_addb7ac73684b6266c9a9c177c602d603"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#addb7ac73684b6266c9a9c177c602d603">llvm::AMDGPU::isMAC</a></div><div class="ttdeci">bool isMAC(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00498">AMDGPUBaseInfo.cpp:498</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae1884e3318cb1f8a4465b1b4bd4d9827"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af277efe76de2cd454da028d38646f2b5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af277efe76de2cd454da028d38646f2b5">llvm::AMDGPU::hasVOPD</a></div><div class="ttdeci">bool hasVOPD(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02242">AMDGPUBaseInfo.cpp:2242</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ELF_html_ab8780abbf13e408a5037fc68c9611989a2addd3222711e927ec6604bc65bccb2c"><div class="ttname"><a href="namespacellvm_1_1ELF.html#ab8780abbf13e408a5037fc68c9611989a2addd3222711e927ec6604bc65bccb2c">llvm::ELF::STT_NOTYPE</a></div><div class="ttdeci">@ STT_NOTYPE</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l01307">ELF.h:1307</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ELF_html_ab8780abbf13e408a5037fc68c9611989a78554ab6218f194944dae873f7bb1563"><div class="ttname"><a href="namespacellvm_1_1ELF.html#ab8780abbf13e408a5037fc68c9611989a78554ab6218f194944dae873f7bb1563">llvm::ELF::STT_AMDGPU_HSA_KERNEL</a></div><div class="ttdeci">@ STT_AMDGPU_HSA_KERNEL</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l01322">ELF.h:1321</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ELF_html_ab8780abbf13e408a5037fc68c9611989a9803bad2cfdce7601000ee3f6b979d9b"><div class="ttname"><a href="namespacellvm_1_1ELF.html#ab8780abbf13e408a5037fc68c9611989a9803bad2cfdce7601000ee3f6b979d9b">llvm::ELF::STT_OBJECT</a></div><div class="ttdeci">@ STT_OBJECT</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l01308">ELF.h:1308</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdeci">@ TIED_TO</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00036">MCInstrDesc.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a046343a654627954ce26d0e7531e12f7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a046343a654627954ce26d0e7531e12f7">llvm::SIInstrFlags::IsAtomicRet</a></div><div class="ttdeci">@ IsAtomicRet</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00157">SIDefines.h:157</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a0666b703f5fe8ee884171492fb6a685a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a0666b703f5fe8ee884171492fb6a685a">llvm::SIInstrFlags::MIMG</a></div><div class="ttdeci">@ MIMG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00083">SIDefines.h:83</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a1440c15f5bea6a1ebb07324b7be433c3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a1440c15f5bea6a1ebb07324b7be433c3">llvm::SIInstrFlags::VINTERP</a></div><div class="ttdeci">@ VINTERP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00098">SIDefines.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a1fb3a3c9d73c11f77861315b283e3fde"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a1fb3a3c9d73c11f77861315b283e3fde">llvm::SIInstrFlags::Gather4</a></div><div class="ttdeci">@ Gather4</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00107">SIDefines.h:107</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a2fca87a5855f045ac7f07d8c2814e81f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a2fca87a5855f045ac7f07d8c2814e81f">llvm::SIInstrFlags::MUBUF</a></div><div class="ttdeci">@ MUBUF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00080">SIDefines.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a30118e93ea743944a8fa1d846dcbaf37"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a30118e93ea743944a8fa1d846dcbaf37">llvm::SIInstrFlags::SMRD</a></div><div class="ttdeci">@ SMRD</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00082">SIDefines.h:82</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a3f6b33151573e94a6ef7f14b809dbe70"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a3f6b33151573e94a6ef7f14b809dbe70">llvm::SIInstrFlags::EXP</a></div><div class="ttdeci">@ EXP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00086">SIDefines.h:86</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a40767b966aa194931bb6ce67e3649de7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a40767b966aa194931bb6ce67e3649de7">llvm::SIInstrFlags::VOPC</a></div><div class="ttdeci">@ VOPC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00068">SIDefines.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a4863f895381859543f89e4423126a73f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a4863f895381859543f89e4423126a73f">llvm::SIInstrFlags::MTBUF</a></div><div class="ttdeci">@ MTBUF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00081">SIDefines.h:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a4b3bb80273571c42a8b35d5e952034c9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a4b3bb80273571c42a8b35d5e952034c9">llvm::SIInstrFlags::VOP3P</a></div><div class="ttdeci">@ VOP3P</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00072">SIDefines.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a68afea1b16331758f09fc0d8c229b86f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a68afea1b16331758f09fc0d8c229b86f">llvm::SIInstrFlags::VSAMPLE</a></div><div class="ttdeci">@ VSAMPLE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00085">SIDefines.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a78562688e8d67f7ffa892e4b92311a98"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a78562688e8d67f7ffa892e4b92311a98">llvm::SIInstrFlags::VOP3</a></div><div class="ttdeci">@ VOP3</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00071">SIDefines.h:71</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a953a5ba3766c4aea8d9b8eeeba722679"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a953a5ba3766c4aea8d9b8eeeba722679">llvm::SIInstrFlags::DS</a></div><div class="ttdeci">@ DS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00088">SIDefines.h:88</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a95d3d9b72a40bcb9f88738fd86094a62"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a95d3d9b72a40bcb9f88738fd86094a62">llvm::SIInstrFlags::SOPK</a></div><div class="ttdeci">@ SOPK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00062">SIDefines.h:62</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3ab0e8527c8c81d2caa91d9b2bd1852574"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3ab0e8527c8c81d2caa91d9b2bd1852574">llvm::SIInstrFlags::FLAT</a></div><div class="ttdeci">@ FLAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00087">SIDefines.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3affe2f0079ddf5f206b323cdecec1e655"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3affe2f0079ddf5f206b323cdecec1e655">llvm::SIInstrFlags::VIMAGE</a></div><div class="ttdeci">@ VIMAGE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00084">SIDefines.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a7319a55fca29e1eedc010867c5f453ada3b095994a942145ccaaed4f175c7172a"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453ada3b095994a942145ccaaed4f175c7172a">llvm::SISrcMods::OP_SEL_0</a></div><div class="ttdeci">@ OP_SEL_0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00270">SIDefines.h:270</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a7319a55fca29e1eedc010867c5f453ada8e2f726558b97b38629c9fa9f8691612"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453ada8e2f726558b97b38629c9fa9f8691612">llvm::SISrcMods::DST_OP_SEL</a></div><div class="ttdeci">@ DST_OP_SEL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00273">SIDefines.h:272</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a7319a55fca29e1eedc010867c5f453adaa2e6fe69892c3b751a1f9cb4933ca368"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaa2e6fe69892c3b751a1f9cb4933ca368">llvm::SISrcMods::NEG_HI</a></div><div class="ttdeci">@ NEG_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00269">SIDefines.h:269</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144">llvm::SISrcMods::OP_SEL_1</a></div><div class="ttdeci">@ OP_SEL_1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00271">SIDefines.h:271</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a7319a55fca29e1eedc010867c5f453adaf1ceb53a1b47dab205dc19070b47a1a6"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf1ceb53a1b47dab205dc19070b47a1a6">llvm::SISrcMods::NEG</a></div><div class="ttdeci">@ NEG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00266">SIDefines.h:266</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a2877618912896da1a64ae158070aecbda037c5c9c1788405600fbd6c5ef7a1824"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda037c5c9c1788405600fbd6c5ef7a1824">llvm::amdhsa::KERNEL_CODE_PROPERTIES_OFFSET</a></div><div class="ttdeci">@ KERNEL_CODE_PROPERTIES_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00265">AMDHSAKernelDescriptor.h:265</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a2877618912896da1a64ae158070aecbda2e074167b1983e588a8c0ba5325bfa97"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda2e074167b1983e588a8c0ba5325bfa97">llvm::amdhsa::GROUP_SEGMENT_FIXED_SIZE_OFFSET</a></div><div class="ttdeci">@ GROUP_SEGMENT_FIXED_SIZE_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00256">AMDHSAKernelDescriptor.h:256</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a2877618912896da1a64ae158070aecbda30240d80e085b09ee5946f541c54765e"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda30240d80e085b09ee5946f541c54765e">llvm::amdhsa::RESERVED1_OFFSET</a></div><div class="ttdeci">@ RESERVED1_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00261">AMDHSAKernelDescriptor.h:261</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a2877618912896da1a64ae158070aecbda3c5076dfb4b5c82782e6fd3f6a593ef2"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda3c5076dfb4b5c82782e6fd3f6a593ef2">llvm::amdhsa::COMPUTE_PGM_RSRC3_OFFSET</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC3_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00262">AMDHSAKernelDescriptor.h:262</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a2877618912896da1a64ae158070aecbda5c9a71aaaf3601b70f680fc756c4cc0f"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda5c9a71aaaf3601b70f680fc756c4cc0f">llvm::amdhsa::KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET</a></div><div class="ttdeci">@ KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00260">AMDHSAKernelDescriptor.h:260</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a2877618912896da1a64ae158070aecbda8e1b04b78a7883b48863d2efe00d0ef1"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda8e1b04b78a7883b48863d2efe00d0ef1">llvm::amdhsa::COMPUTE_PGM_RSRC1_OFFSET</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC1_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00263">AMDHSAKernelDescriptor.h:263</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a2877618912896da1a64ae158070aecbda9836d1311b13f6354879bb75a4b4ad79"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbda9836d1311b13f6354879bb75a4b4ad79">llvm::amdhsa::COMPUTE_PGM_RSRC2_OFFSET</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC2_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00264">AMDHSAKernelDescriptor.h:264</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a2877618912896da1a64ae158070aecbdab15959445e2b2b3ad662f5617bb8dd20"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbdab15959445e2b2b3ad662f5617bb8dd20">llvm::amdhsa::RESERVED0_OFFSET</a></div><div class="ttdeci">@ RESERVED0_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00259">AMDHSAKernelDescriptor.h:259</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a2877618912896da1a64ae158070aecbdac9f74838f2b410f00aafce9e75bdd8c1"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbdac9f74838f2b410f00aafce9e75bdd8c1">llvm::amdhsa::PRIVATE_SEGMENT_FIXED_SIZE_OFFSET</a></div><div class="ttdeci">@ PRIVATE_SEGMENT_FIXED_SIZE_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00257">AMDHSAKernelDescriptor.h:257</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a2877618912896da1a64ae158070aecbdad3c5d91b7337c6b9da367cd983189fdb"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbdad3c5d91b7337c6b9da367cd983189fdb">llvm::amdhsa::RESERVED3_OFFSET</a></div><div class="ttdeci">@ RESERVED3_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00268">AMDHSAKernelDescriptor.h:267</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a2877618912896da1a64ae158070aecbdaf308f21ac7a45fcb649c83753e8255e9"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbdaf308f21ac7a45fcb649c83753e8255e9">llvm::amdhsa::KERNARG_SIZE_OFFSET</a></div><div class="ttdeci">@ KERNARG_SIZE_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00258">AMDHSAKernelDescriptor.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a2877618912896da1a64ae158070aecbdaf3e966f0fae82fa3dd5976a868292add"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a2877618912896da1a64ae158070aecbdaf3e966f0fae82fa3dd5976a868292add">llvm::amdhsa::KERNARG_PRELOAD_OFFSET</a></div><div class="ttdeci">@ KERNARG_PRELOAD_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00266">AMDHSAKernelDescriptor.h:266</a></div></div>
<div class="ttc" id="anamespacellvm_1_1support_1_1endian_html_af10ce40e426fd2ff3b12ff8158da378d"><div class="ttname"><a href="namespacellvm_1_1support_1_1endian.html#af10ce40e426fd2ff3b12ff8158da378d">llvm::support::endian::read16</a></div><div class="ttdeci">uint16_t read16(const void *P, endianness E)</div><div class="ttdef"><b>Definition:</b> <a href="Endian_8h_source.html#l00386">Endian.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00456">DWP.cpp:456</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0eea77e7bfa82e0219d2ec7b4efbc94f"><div class="ttname"><a href="namespacellvm.html#a0eea77e7bfa82e0219d2ec7b4efbc94f">llvm::popcount</a></div><div class="ttdeci">int popcount(T Value) noexcept</div><div class="ttdoc">Count the number of set bits in a value.</div><div class="ttdef"><b>Definition:</b> <a href="bit_8h_source.html#l00385">bit.h:385</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2d79a00fa7c56f57b87f2fe2a3f118c7"><div class="ttname"><a href="namespacellvm.html#a2d79a00fa7c56f57b87f2fe2a3f118c7">llvm::outs</a></div><div class="ttdeci">raw_fd_ostream &amp; outs()</div><div class="ttdoc">This returns a reference to a raw_fd_ostream for standard output.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00896">raw_ostream.cpp:896</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00156">Error.cpp:156</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918"><div class="ttname"><a href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::PackElem::Hi</a></div><div class="ttdeci">@ Hi</div></div>
<div class="ttc" id="anamespacellvm_html_a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911"><div class="ttname"><a href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::PackElem::Lo</a></div><div class="ttdeci">@ Lo</div></div>
<div class="ttc" id="anamespacellvm_html_aa1e1474f15df639f0d874b21f15666f7"><div class="ttname"><a href="namespacellvm.html#aa1e1474f15df639f0d874b21f15666f7">llvm::cantFail</a></div><div class="ttdeci">void cantFail(Error Err, const char *Msg=nullptr)</div><div class="ttdoc">Report a fatal error if Err is a failure value.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2Error_8h_source.html#l00749">Error.h:749</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa4a596c65b215aae8d1ae5da8d1b63fc"><div class="ttname"><a href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">llvm::getTheGCNTarget</a></div><div class="ttdeci">Target &amp; getTheGCNTarget()</div><div class="ttdoc">The target for GCN GPUs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetInfo_8cpp_source.html#l00025">AMDGPUTargetInfo.cpp:25</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9"><div class="ttname"><a href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::RecurKind::Add</a></div><div class="ttdeci">@ Add</div><div class="ttdoc">Sum of integers.</div></div>
<div class="ttc" id="anamespacellvm_html_aaf945b395e3d1d4867f1e4c209aec863"><div class="ttname"><a href="namespacellvm.html#aaf945b395e3d1d4867f1e4c209aec863">llvm::SectionSymbolsTy</a></div><div class="ttdeci">std::vector&lt; SymbolInfoTy &gt; SectionSymbolsTy</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00073">MCDisassembler.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab8aff98d3587ddb15f9e46ed88687f0f"><div class="ttname"><a href="namespacellvm.html#ab8aff98d3587ddb15f9e46ed88687f0f">llvm::M0</a></div><div class="ttdeci">unsigned M0(unsigned Val)</div><div class="ttdef"><b>Definition:</b> <a href="VE_8h_source.html#l00375">VE.h:375</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27"><div class="ttname"><a href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::HighlightColor::Address</a></div><div class="ttdeci">@ Address</div></div>
<div class="ttc" id="anamespacellvm_html_ac78c09ae232b2ce188ff590d51e3c268"><div class="ttname"><a href="namespacellvm.html#ac78c09ae232b2ce188ff590d51e3c268">llvm::find_if</a></div><div class="ttdeci">auto find_if(R &amp;&amp;Range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::find_if which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01758">STLExtras.h:1758</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae1e26e57357947b25e392fd18ab000dbaaae6635e044ac56046b2893a529b5114"><div class="ttname"><a href="namespacellvm.html#ae1e26e57357947b25e392fd18ab000dbaaae6635e044ac56046b2893a529b5114">llvm::endianness::little</a></div><div class="ttdeci">@ little</div></div>
<div class="ttc" id="astructStatus_html"><div class="ttname"><a href="structStatus.html">Status</a></div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegister_8cpp_source.html#l00029">SIModeRegister.cpp:29</a></div></div>
<div class="ttc" id="astructVOPModifiers_html"><div class="ttname"><a href="structVOPModifiers.html">VOPModifiers</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00890">AMDGPUDisassembler.cpp:890</a></div></div>
<div class="ttc" id="astructVOPModifiers_html_a50cfb72a98aaefca11ba090c96675c4b"><div class="ttname"><a href="structVOPModifiers.html#a50cfb72a98aaefca11ba090c96675c4b">VOPModifiers::NegHi</a></div><div class="ttdeci">unsigned NegHi</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00894">AMDGPUDisassembler.cpp:894</a></div></div>
<div class="ttc" id="astructVOPModifiers_html_ac99f5b33e7000c0fc1807242045a7c06"><div class="ttname"><a href="structVOPModifiers.html#ac99f5b33e7000c0fc1807242045a7c06">VOPModifiers::OpSel</a></div><div class="ttdeci">unsigned OpSel</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00891">AMDGPUDisassembler.cpp:891</a></div></div>
<div class="ttc" id="astructVOPModifiers_html_ad2dc1ae7fde6cd92a999715b2591feca"><div class="ttname"><a href="structVOPModifiers.html#ad2dc1ae7fde6cd92a999715b2591feca">VOPModifiers::NegLo</a></div><div class="ttdeci">unsigned NegLo</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00893">AMDGPUDisassembler.cpp:893</a></div></div>
<div class="ttc" id="astructVOPModifiers_html_adc6e974654f933ce90147818e89219a5"><div class="ttname"><a href="structVOPModifiers.html#adc6e974654f933ce90147818e89219a5">VOPModifiers::OpSelHi</a></div><div class="ttdeci">unsigned OpSelHi</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00892">AMDGPUDisassembler.cpp:892</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00322">AMDGPUBaseInfo.h:322</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_ac4143c4d0308ab58f78f0e5fc74902e4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ac4143c4d0308ab58f78f0e5fc74902e4">llvm::AMDGPU::MIMGBaseOpcodeInfo::A16</a></div><div class="ttdeci">bool A16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00338">AMDGPUBaseInfo.h:338</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_ae568e3885ff86491cfec37106f83d1c7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ae568e3885ff86491cfec37106f83d1c7">llvm::AMDGPU::MIMGBaseOpcodeInfo::BVH</a></div><div class="ttdeci">bool BVH</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00337">AMDGPUBaseInfo.h:337</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00347">AMDGPUBaseInfo.h:347</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00423">AMDGPUBaseInfo.h:423</a></div></div>
<div class="ttc" id="astructllvm_1_1DWARFExpression_1_1Operation_1_1Description_html"><div class="ttname"><a href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">llvm::DWARFExpression::Operation::Description</a></div><div class="ttdoc">Description of the encoding of one expression Op.</div><div class="ttdef"><b>Definition:</b> <a href="DWARFExpression_8h_source.html#l00066">DWARFExpression.h:66</a></div></div>
<div class="ttc" id="astructllvm_1_1SymbolInfoTy_html"><div class="ttname"><a href="structllvm_1_1SymbolInfoTy.html">llvm::SymbolInfoTy</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00028">MCDisassembler.h:28</a></div></div>
<div class="ttc" id="astructllvm_1_1SymbolInfoTy_html_af21a9bc17551fea2afa647a2db3cbcdb"><div class="ttname"><a href="structllvm_1_1SymbolInfoTy.html#af21a9bc17551fea2afa647a2db3cbcdb">llvm::SymbolInfoTy::Type</a></div><div class="ttdeci">uint8_t Type</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00033">MCDisassembler.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1SymbolInfoTy_html_afbab73489bf1a6bd2d3d605b87267528"><div class="ttname"><a href="structllvm_1_1SymbolInfoTy.html#afbab73489bf1a6bd2d3d605b87267528">llvm::SymbolInfoTy::Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00029">MCDisassembler.h:29</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a0a47aba9e8635c85eef8e87912e87810"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">llvm::TargetRegistry::RegisterMCSymbolizer</a></div><div class="ttdeci">static void RegisterMCSymbolizer(Target &amp;T, Target::MCSymbolizerCtorTy Fn)</div><div class="ttdoc">RegisterMCSymbolizer - Register an MCSymbolizer implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l01090">TargetRegistry.h:1090</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a8d3c3e977776517a7c1a82060b16da9f"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">llvm::TargetRegistry::RegisterMCDisassembler</a></div><div class="ttdeci">static void RegisterMCDisassembler(Target &amp;T, Target::MCDisassemblerCtorTy Fn)</div><div class="ttdoc">RegisterMCDisassembler - Register a MCDisassembler implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00988">TargetRegistry.h:988</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 16:45:28 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
