





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.2.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Memory</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-138275.html">
    <link rel="next" href="rbint-141405.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-138275.html">Previous</a></li>


          

<li><a href="rbint-64347.html">Up</a></li>


          

<li><a href="rbint-141405.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      
        <nav class="menu box">
          <ul>
              <li>Lists</li>
              <ul>
                <li><a href="index.html">Comments</a></li>
                <li><a href="rbint-7995.html">Interrupts</a></li>
                <li><a href="rbint-15401.html">Glossary</a></li>
                <li><a href="rbint-64347.html">Memory</a></li>
                <li><a href="rbint-180090.html">CMOS</a></li>
                <li><a href="rbint-250757.html">86 Bugs</a></li>
                
              </ul>
          </ul>
        </nav>
      

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngu">Format of S3 memory-mapped DMA registers</span></span><br /><span class="line"></span><br /><span class="line">Offset  Size    Description     (Table M103)</span><br /><span class="line">8580h  DWORD   start address in system memory</span><br /><span class="line">8584h  DWORD   transfer length</span><br /><span class="line">8588h  DWORD   transfer enable</span><br /><span class="line">858Ch  DWORD   ???</span><br /><span class="line">8590h  DWORD   DMA base address</span><br /><span class="line">8594h  DWORD   DMA write pointer</span><br /><span class="line">8598h  DWORD   DMA read pointer</span><br /><span class="line">859Ch  DWORD   DMA enable</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M100,#M095</span><br /><span class="line">--------V-MA00086E8--------------------------</span><br /><span class="line">MEM A000h:86E8h - S3 - MEMORY-MAPPED ENHANCED REGISTERS</span><br /><span class="line">Size:  ? BYTEs</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the S3 graphics processor registers can be mapped at either</span><br /><span class="line">     linear 000A0000h or at offset 16M from the start of the linear</span><br /><span class="line">     frame buffer</span><br /><span class="line">--------V-MA000A000--------------------------</span><br /><span class="line">MEM A000h:A000h - S3 - MEMORY-MAPPED COLOR PALETTE REGISTERS</span><br /><span class="line">Size:  448 BYTEs</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the S3 graphics processor registers can be mapped at either</span><br /><span class="line">     linear 000A0000h or at offset 16M from the start of the linear</span><br /><span class="line">     frame buffer</span><br /><span class="line">--------V-MA000A4D4--------------------------</span><br /><span class="line">MEM A000h:A4D4h - S3 - MEMORY-MAPPED BLT-FILL REGISTERS</span><br /><span class="line">Size:  60 BYTEs</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the S3 graphics processor registers can be mapped at either</span><br /><span class="line">     linear 000A0000h or at offset 16M from the start of the linear</span><br /><span class="line">     frame buffer</span><br /><span class="line">--------V-MA000A8D4--------------------------</span><br /><span class="line">MEM A000h:A8D4h - S3 - MEMORY-MAPPED LINE REGISTERS</span><br /><span class="line">Size:  172 BYTEs</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the S3 graphics processor registers can be mapped at either</span><br /><span class="line">     linear 000A0000h or at offset 16M from the start of the linear</span><br /><span class="line">     frame buffer</span><br /><span class="line">--------V-MA000ACD4--------------------------</span><br /><span class="line">MEM A000h:ACD4h - S3 - MEMORY-MAPPED POLYGON-FILL REGISTERS</span><br /><span class="line">Size:  172 BYTEs</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the S3 graphics processor registers can be mapped at either</span><br /><span class="line">     linear 000A0000h or at offset 16M from the start of the linear</span><br /><span class="line">     frame buffer</span><br /><span class="line">--------V-MA000B0D4--------------------------</span><br /><span class="line">MEM A000h:B0D4h - S3 - MEMORY-MAPPED 3D-LINE REGISTERS</span><br /><span class="line">Size:  172 BYTEs</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the S3 graphics processor registers can be mapped at either</span><br /><span class="line">     linear 000A0000h or at offset 16M from the start of the linear</span><br /><span class="line">     frame buffer</span><br /><span class="line">--------V-MA000B4D4--------------------------</span><br /><span class="line">MEM A000h:B4D4h - S3 - MEMORY-MAPPED 3D-TRIANGLE REGISTERS</span><br /><span class="line">Size:  172 BYTEs</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the S3 graphics processor registers can be mapped at either</span><br /><span class="line">     linear 000A0000h or at offset 16M from the start of the linear</span><br /><span class="line">     frame buffer</span><br /><span class="line">--------V-MA000FF00--------------------------</span><br /><span class="line">MEM A000h:FF00h - S3 - MEM-MAPPED &#34;SCENIC HIGHWAY&#34; (Local Periph. Bus) ACCESS</span><br /><span class="line">Size:  64 DWORDs</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the S3 graphics processor registers can be mapped at either</span><br /><span class="line">     linear 000A0000h or at offset 16M from the start of the linear</span><br /><span class="line">     frame buffer</span><br /></pre>
  
  
  


      </article>

    </section>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-02 09:10:33</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.2.0 (ngdb v1.1.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

