INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/sim/ConfigParameterFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConfigParameterFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/BitShiftOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitShiftOut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ParameterGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParameterGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/PulseSynchronous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PulseSynchronous
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SlowControlAndReadScopeSet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlowControlAndReadScopeSet
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/SlowControlAndReadScope_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlowControlAndReadScope_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/SlowControlAndReadScope_tb.v:141]
