/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [24:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  reg [24:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [34:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~((celloutsig_1_15z | celloutsig_1_6z) & celloutsig_1_10z[29]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | in_data[91]) & celloutsig_0_2z);
  assign celloutsig_0_10z = ~((celloutsig_0_8z[10] | celloutsig_0_5z[12]) & celloutsig_0_9z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[73]) & in_data[43]);
  assign celloutsig_1_0z = ~((in_data[133] | in_data[159]) & in_data[99]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[5] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[147]);
  assign celloutsig_1_6z = ~((celloutsig_1_3z | celloutsig_1_4z) & celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[35:28] <= in_data[7:0];
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_13z } <= { celloutsig_1_17z[4:1], celloutsig_1_12z };
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z } <= celloutsig_0_8z[13:11];
  assign celloutsig_1_4z = { in_data[157:156], celloutsig_1_0z } <= { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[66:59], celloutsig_0_1z } <= { in_data[49:42], celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_10z[31:18], celloutsig_1_6z, celloutsig_1_5z } <= { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z[9:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_14z } <= { celloutsig_1_9z[1], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_3z = { in_data[84:82], celloutsig_0_2z } < { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_7z = { in_data[56:55], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } < celloutsig_0_5z[14:9];
  assign celloutsig_1_5z = { celloutsig_1_1z[7:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z } < { in_data[143:139], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_7z[1:0], celloutsig_1_7z } < { in_data[112:108], celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_10z[16:4], celloutsig_1_7z } < { celloutsig_1_1z[6:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z[5:1], celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_10z[22:18], celloutsig_1_3z } < { celloutsig_1_9z[5:1], celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_10z[31:8], celloutsig_1_7z, celloutsig_1_4z } < { celloutsig_1_10z[23:5], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_17z = celloutsig_1_14z[3] ? { in_data[174:173], celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_11z } : { celloutsig_1_10z[8:6], celloutsig_1_12z, celloutsig_1_5z };
  assign { celloutsig_0_5z[24:2], celloutsig_0_5z[0] } = in_data[56] ? { in_data[55:35], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } : { in_data[91:70], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z[9:2] = in_data[145] ? in_data[109:102] : { in_data[132:127], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_0z ? { 1'h1, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z } : celloutsig_1_1z[5:2];
  assign celloutsig_1_9z[5:1] = celloutsig_1_8z ? { in_data[134:133], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } : in_data[125:121];
  assign celloutsig_1_10z = celloutsig_1_3z ? { in_data[184:175], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_9z[5:1], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z[9:2], celloutsig_1_0z, celloutsig_1_0z } : { in_data[155:132], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, 1'h0 };
  assign celloutsig_1_14z = celloutsig_1_0z ? { celloutsig_1_9z[1], celloutsig_1_5z, celloutsig_1_7z } : { celloutsig_1_9z[2:1], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_6z };
  always_latch
    if (clkin_data[0]) celloutsig_0_8z = 25'h0000000;
    else if (celloutsig_1_18z) celloutsig_0_8z = { celloutsig_0_5z[20:4], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_5z[1] = celloutsig_0_5z[2];
  assign celloutsig_1_1z[1:0] = { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z[0] = celloutsig_1_5z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
