<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
<TITLE>Second Exam</TITLE>

<META NAME="GENERATOR" CONTENT="Internet Assistant for Microsoft Word 2.04z">
</HEAD>
<BODY>
<P>
1. Add the following pairs of 12-bit two's complement integers.
 Give the decimal equivalent of each operand and each answer.
 For each sum, tell the value of the carry out from the leftmost
bit and the value of the overflow output.  The first row is done
for you.<CENTER>
<TABLE BORDER=1>
<TR><TD WIDTH=98><CENTER><B>Operand<SUB>1</SUB></B></CENTER></TD>
<TD WIDTH=98><CENTER><B>Operand<SUB>2</SUB></B></CENTER></TD>
<TD WIDTH=98><CENTER><B>Sum</B></CENTER></TD><TD WIDTH=98><CENTER><B>Decimal</B></CENTER>
</TD><TD WIDTH=98><CENTER><B>Carry</B></CENTER></TD><TD WIDTH=98><CENTER><B>Overflow</B></CENTER>
</TD></TR>
<TR><TD WIDTH=98><CENTER>0xFFE</CENTER></TD><TD WIDTH=98><CENTER>0x01A</CENTER>
</TD><TD WIDTH=98><CENTER>0x018</CENTER></TD><TD WIDTH=98><CENTER>-2 + 26 = 24</CENTER>
</TD><TD WIDTH=98><CENTER>1</CENTER></TD><TD WIDTH=98><CENTER>0</CENTER>
</TD></TR>
<TR><TD WIDTH=98><CENTER>0x099</CENTER></TD><TD WIDTH=98><CENTER>0x099</CENTER>
</TD><TD WIDTH=98></TD><TD WIDTH=98></TD><TD WIDTH=98></TD><TD WIDTH=98>
</TD></TR>
<TR><TD WIDTH=98><CENTER>0x002</CENTER></TD><TD WIDTH=98><CENTER>0x7FE</CENTER>
</TD><TD WIDTH=98></TD><TD WIDTH=98></TD><TD WIDTH=98></TD><TD WIDTH=98>
</TD></TR>
<TR><TD WIDTH=98><CENTER>0x000</CENTER></TD><TD WIDTH=98><CENTER>0x835</CENTER>
</TD><TD WIDTH=98></TD><TD WIDTH=98></TD><TD WIDTH=98></TD><TD WIDTH=98>
</TD></TR>
<TR><TD WIDTH=98><CENTER>0xFFD</CENTER></TD><TD WIDTH=98><CENTER>0xFFD</CENTER>
</TD><TD WIDTH=98></TD><TD WIDTH=98></TD><TD WIDTH=98></TD><TD WIDTH=98>
</TD></TR>
</TABLE>
</CENTER>
<P>
2. 
<OL>
<LI>Define the terms <I>carry generate</I> and <I>carry propagate</I>
in words, and give the logic equations to compute them.
<LI>Compare the speeds of parallel adders with and without carry
lookahead logic numerically.
</OL>
<P>
3. Draw the gates to implement a multiplexor with eight data inputs.
 Label all inputs and output(s) meaningfully.
<P>
4. Draw the gates to implement a 2x4 decoder.  Label all inputs
and outputs meaningfully.
<P>
5. Convert the decimal number -123.750 into IEEE-754 format.
<P>
6. 
<OL>
<LI>Draw the gates to implement a clocked D latch.  Label all
inputs and outputs.
<LI>Draw a timing diagram with three clock pulses for this latch.
 Construct it so the first pulse turns the latch off, the second
pulse leaves the latch off, and the third pulse turns the latch
on.  Show the timing relationships between the clock edges and
the output changes carefully.
</OL>
<P>
7. 
<OL>
<LI>Draw a diagram that shows how to construct a master-slave
flip-flop using clocked D latches.
<LI>Use a timing diagram to illustrate the difference between
a clocked D latch and a D flip-flop.  Have three clock pulses;
the first turns the latch or flip-flop on, the second turns it
off, and the third turns it on again.  Put the Q output of the
latch and the Q output of the flip-flop on the same timing diagram.
 Label which is which.
</OL>
<P>
8. Draw a single box to represent a 16Mx2 SRAM IC.  Label all
inputs and outputs, and indicate the number of wires for the address,
data in, and data out connections.
<P>
9. Use 16Mx2 SRAM ICs to build a 32 megabyte memory system.  Label
all inputs and outputs, and indicate how many wires go to each
place.
</BODY>
</HTML>
