Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Wrote CGP file for project 'coregen'.
Customize and Generate
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Closed project file.
Wrote CGP file for project 'dcm27_to_50'.
Customize and Generate
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'dcm27_to_50'...
Applying external generics to 'dcm27_to_50'...
Delivering associated files for 'dcm27_to_50'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL synthesis
Delivering EJava files for 'dcm27_to_50'...
Delivered 3 files into directory D:/RA141_2016/lab1/projects/2_additional/ipcore_dir/tmp/_cg/dcm27_to_50
Delivered 1 file into directory D:/RA141_2016/lab1/projects/2_additional/ipcore_dir/tmp/_cg/dcm27_to_50
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx45.nph' in environment C:\Xilinx\14.6\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project...
XCO file found: dcm27_to_50.xco
XMDF file found: dcm27_to_50_xmdf.tcl
Adding D:/RA141_2016/lab1/projects/2_additional/ipcore_dir/tmp/_cg/dcm27_to_50.asy -view all -origin_type imported
Adding D:/RA141_2016/lab1/projects/2_additional/ipcore_dir/tmp/_cg/dcm27_to_50.ucf -view all -origin_type created
Adding D:/RA141_2016/lab1/projects/2_additional/ipcore_dir/tmp/_cg/dcm27_to_50.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/RA141_2016/lab1/projects/2_additional/ipcore_dir/tmp/_cg/dcm27_to_50.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/RA141_2016/lab1/projects/2_additional/ipcore_dir/tmp/_cg/dcm27_to_50.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dcm27_to_50"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'dcm27_to_50'.