Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Apr 18 03:19:22 2024
| Host         : brutus running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xczu7ev
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   986 |
|    Minimum number of control sets                        |   986 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1120 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   986 |
| >= 0 to < 4        |   214 |
| >= 4 to < 6        |    74 |
| >= 6 to < 8        |    67 |
| >= 8 to < 10       |    77 |
| >= 10 to < 12      |    41 |
| >= 12 to < 14      |    60 |
| >= 14 to < 16      |    23 |
| >= 16              |   430 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1019 |          362 |
| No           | No                    | Yes                    |             144 |           47 |
| No           | Yes                   | No                     |            1520 |          545 |
| Yes          | No                    | No                     |           15888 |         3333 |
| Yes          | No                    | Yes                    |              60 |            9 |
| Yes          | Yes                   | No                     |            9849 |         1798 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                                                                                                                                                Enable Signal                                                                                                                                               |                                                                                                                                               Set/Reset Signal                                                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U352/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEB1                                                                                                                                 | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U596/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U381/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U493/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEB1                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U513/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U542/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U487/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEB1                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_32s_32_4_1_U395/conv_mac_muladd_8ns_4s_32s_32_4_1_DSP48_2_U/CEB1                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                             | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                                                     | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                             | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                              | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                              | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2_n_0                                                                                                                                            | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                     | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                    | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                       | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                                                        | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                       | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                     | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                                                     | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                       | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/and_ln454_reg_23165[0]_i_1_n_5                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                               | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_full0                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/flow_control_loop_pipe_sequential_init_U/j_fu_138_reg[2]_0                                                                                                                                                                | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/ap_enable_reg_pp0_iter1_i_1__3_n_5                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2__0_n_0                                                                                                                                         | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                    | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                  | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                     | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_full0                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                     | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                               | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                     | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/BUS1_s_axi_U/ar_hs                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                                             | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                   |                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                                             | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/BUS1_s_axi_U/int_ier11_out                                                                                                                                                                                                                                                             | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2__0_n_0                                                                                                                                         | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                       | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                                                        | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U510/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/BUS1_s_axi_U/int_ier11_out                                                                                                                                                                                                                                                              | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/BUS1_s_axi_U/ar_hs                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U403/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/CEB2                                                                                                                                   | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                   |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2_n_0                                                                                                                                            | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_clr                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_clr                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/flow_control_loop_pipe_sequential_init_U/j_fu_138_reg[2]_0                                                                                                                                                            | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/ap_enable_reg_pp0_iter1_i_1__3_n_5                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                                 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                                 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_32s_32_4_1_U411/conv_mac_muladd_8ns_4s_32s_32_4_1_DSP48_2_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                           | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                                  | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                     | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                      | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                      | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                                  | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                                  | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                                 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                      | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                                 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                                  | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                           | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                      | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                    |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                                  | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U316/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                  | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadActivationsLOOP_fu_471/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                                 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                              | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                                 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                     | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                           | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                           | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                                 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                              | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                                 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                           | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                                 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                           | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                     | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                                                  | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                  | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                                                  | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                                               | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                                               | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                    |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                                  | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                                             | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/id_read_fu_608                                                                                                                                                                                                     | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                                                                     |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/id_read_fu_724                                                                                                                                                                                                 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                                                                 |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                             | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                              |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                                 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                     | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                                             | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                             | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U506/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                  | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg_0[0]                                                                                                             |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                        | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                                                                 |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U401/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEB1                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                              | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                        | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                   | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/icmp_ln395_reg_21101[0]_i_1_n_5                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U404/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                  | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U601/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                      | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/select_ln239_reg_696[2]_i_1_n_5                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/trunc_ln246_reg_7190                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                              | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                        | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                             | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg_0[0]                                                                                                             |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                            |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[19]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                       | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                        | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/ap_CS_fsm_state36                                                                                                                                                                                                                                                                       | system_i/conv_0/U0/f_limit_V_1_reg_2061                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                             | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                                                     | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/trunc_ln246_reg_7190                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                   | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                      | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_32s_32_4_1_U587/conv_mac_muladd_8ns_4s_32s_32_4_1_DSP48_2_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                            |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                      | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                      | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                       | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[19]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         |                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U371/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                           | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                                      | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U547/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/ap_CS_fsm_reg[38]                                                                                                                      |                                                                                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/ap_CS_fsm_state38                                                                                                                                                                                                                                                                      | system_i/conv_w2/U0/y_limit_V_1_reg_2432                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U325/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                           | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                                      | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                          | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/ap_CS_fsm_state38                                                                                                                                                                                                                                                                       | system_i/conv_0/U0/y_limit_V_1_reg_2141                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                         | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                  | system_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | system_i/smartconnect_w2/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                   | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[21]_i_1_n_0                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                         | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/select_ln239_reg_696[4]_i_1_n_5                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[5]_i_1_n_0                                                                                                                                                                           | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[5]_i_1_n_0                                                                                                                                                                           | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[21]_i_1_n_0                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U331/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEB1                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/ap_CS_fsm_state36                                                                                                                                                                                                                                                                      | system_i/conv_w2/U0/f_limit_V_1_reg_2352                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/BUS1_s_axi_U/waddr                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/BUS1_s_axi_U/waddr                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/and_ln454_reg_221490                                                                                                                                                                                           | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/div272_udiv_cast1_reg_22250[12]_i_1_n_5                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                7 |              7 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[127]_i_1__0_n_5                                                                                                                                                                                                                 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[70]_i_1_n_5                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[127]_i_1__0_n_5                                                                                                                                                                                                                 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[30]_i_1_n_5                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[127]_i_1__0_n_5                                                                                                                                                                                                                 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[86]_i_1_n_5                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[127]_i_1__0_n_5                                                                                                                                                                                                                 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[102]_i_1_n_5                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                4 |              7 |         1.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[127]_i_1__0_n_5                                                                                                                                                                                                                 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[126]_i_1_n_5                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[127]_i_1__0_n_5                                                                                                                                                                                                                 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[118]_i_1_n_5                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                                                | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                6 |              7 |         1.17 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_48_reg_266400                                                                                                                                                                                          | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_55_reg_26689[30]_i_1_n_5                                                                                                                                                                                |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                    | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_B[102]_i_1_n_5                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                    | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_B[118]_i_1_n_5                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                    | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_B[126]_i_1_n_5                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                    | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_B[22]_i_1_n_5                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U402/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                    | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_B[30]_i_1_n_5                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                    | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_B[70]_i_1_n_5                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                    | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_B[86]_i_1_n_5                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                4 |              7 |         1.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[127]_i_1__0_n_5                                                                                                                                                                                                                 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[22]_i_1_n_5                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                                                | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__5                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__6                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__3                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__14                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__13                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__7                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__8                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                       | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__12                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__11                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__4                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                          | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__1                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__10                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/p_0_in__9                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                          | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                          | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U321/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U364/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEB1                                                                                                                                 | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U386/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U503/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U514/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_32s_32_4_1_U363/conv_mac_muladd_8ns_4s_32s_32_4_1_DSP48_2_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U489/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                          | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U344/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                             | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                              | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                              | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                        | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                8 |              8 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                      | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                              |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |                8 |              8 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__14                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__13                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__12                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__11                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__4                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__5                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__7                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__9                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/sext_ln1494_42_reg_239680                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__10                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                          | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                             | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                          | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/p_0_in__6                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                6 |              9 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                6 |              9 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                5 |             10 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                             |                7 |             10 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                      |                                                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                        | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                1 |             10 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                       | system_i/axi_dma_w2/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                5 |             10 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440/addrOffset_fu_140[9]_i_2_n_5                                                                                                                                                                                                             | system_i/conv_0/U0/grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440/flow_control_loop_pipe_sequential_init_U/addrOffset_fu_140                                                                                                                                                                                |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                1 |             10 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/y_fu_704                                                                                                                                                                                                       | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_2                                                                                                                                                 |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                        | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                   | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                               |                1 |             10 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                          | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                               |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                       | system_i/axi_dma_w4/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/y_fu_588[9]_i_2_n_5                                                                                                                                                                                                | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                                                                     |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                7 |             10 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/currFilterAddr_fu_6240                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/icmp_ln395_reg_21101[0]_i_1_n_5                                                                                                                                                                                    | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/div272_udiv_cast_reg_21214[10]_i_1_n_5                                                                                                                                                                              |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                    | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                      | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_VITIS_LOOP_330_1_fu_400/inputMapLineAddr_3_fu_620                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                9 |             11 |         1.22 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U564/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_VITIS_LOOP_330_1_fu_400/inputMapLineAddr_4_fu_660                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                5 |             11 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/currInputMapAddr_fu_628[10]_i_1_n_5                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              |                                                                                                                                                                                                                                                                                                             |                1 |             11 |        11.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/id_read_fu_608                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                    | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadActivationsLOOP_fu_471/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_48_reg_266400                                                                                                                                                                                          | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_53_reg_26675[31]_i_1_n_5                                                                                                                                                                                |                6 |             11 |         1.83 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_VITIS_LOOP_330_1_fu_400/inputMapLineAddr_2_fu_540                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                7 |             11 |         1.57 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_48_reg_266400                                                                                                                                                                                          | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_52_reg_26668[29]_i_1_n_5                                                                                                                                                                                |                8 |             11 |         1.38 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              |                                                                                                                                                                                                                                                                                                             |                1 |             11 |        11.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_VITIS_LOOP_330_1_fu_400/inputMapLineAddr_fu_460                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |                8 |             11 |         1.38 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_VITIS_LOOP_330_1_fu_400/inputMapLineAddr_1_fu_500                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               10 |             11 |         1.10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U565/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEB1                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U388/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEB1                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_48_reg_266400                                                                                                                                                                                          | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_49_reg_26647[30]_i_1_n_5                                                                                                                                                                                |                8 |             12 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                               |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                     | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                  | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                     | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_48_reg_266400                                                                                                                                                                                          | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_54_reg_26682[29]_i_1_n_5                                                                                                                                                                                |                9 |             12 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                          | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                         | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_48_reg_266400                                                                                                                                                                                          | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_61_reg_26731[31]_i_1_n_5                                                                                                                                                                                |                6 |             12 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                          | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                     | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/and_ln454_reg_221490                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                    | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                          | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U597/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEB1                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                1 |             12 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                          | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                    | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                               | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                     | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                    | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/or_ln135_2_reg_211200                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               11 |             12 |         1.09 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                         | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U422/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U451/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                1 |             12 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/id_read_fu_724                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                     | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                               | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                  | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594/inputMapLineAddr_1_fu_500                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                7 |             12 |         1.71 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594/inputMapLineAddr_2_fu_540                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                7 |             12 |         1.71 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594/inputMapLineAddr_3_fu_620                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                9 |             12 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594/inputMapLineAddr_fu_460                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                8 |             12 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U509/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/currInputMapAddr_fu_7440                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                         | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                    | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U494/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                1 |             12 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                     | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                         | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594/inputMapLineAddr_4_fu_660                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                          | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                7 |             13 |         1.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                6 |             13 |         2.17 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                          | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                7 |             13 |         1.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U381/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                7 |             13 |         1.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_48_reg_266400                                                                                                                                                                                          | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_57_reg_26703[30]_i_1_n_5                                                                                                                                                                                |               10 |             13 |         1.30 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                          | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                8 |             13 |         1.62 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                          | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                9 |             13 |         1.44 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/or_ln135_2_reg_221400                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                      | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                4 |             14 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                               |                                                                                                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                5 |             14 |         2.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                  |                                                                                                                                                                                                                                                                                                             |                6 |             14 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/currFilterAddr_fu_7400                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                5 |             14 |         2.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                              | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[21]_i_1_n_0                                                                                                                                                                          |                2 |             14 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/addrOffset_fu_262[13]_i_2_n_5                                                                                                                                                                                                        | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/flow_control_loop_pipe_sequential_init_U/addrOffset_fu_262                                                                                                                                                                            |                2 |             14 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                6 |             14 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                               |                                                                                                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                  |                                                                                                                                                                                                                                                                                                             |                6 |             14 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                6 |             14 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_32s_32_4_1_U571/conv_mac_muladd_8ns_4s_32s_32_4_1_DSP48_2_U/CEB1                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                              | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[21]_i_1_n_0                                                                                                                                                                          |                2 |             14 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                      | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                6 |             14 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_11_reg_242460                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                8 |             15 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                7 |             15 |         2.14 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                5 |             15 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                         | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                7 |             15 |         2.14 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U345/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594/i_fu_42                                                                                                                                                                                                                                   | system_i/conv_w2/U0/grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                             | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                8 |             15 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                             | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                6 |             15 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/ap_CS_fsm_state38                                                                                                                                                                                                                                                                       | system_i/conv_0/U0/and_ln279_16_reg_2271[0]_i_1_n_5                                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U429/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U415/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEB1                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                                                 | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                       | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                       | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                4 |             16 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                                                     | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U324/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                       | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/E[0]                                                                                                                                          | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                                    | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                                    | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/sext_ln1494_42_reg_252400                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/ap_CS_fsm_state38                                                                                                                                                                                                                                                                      | system_i/conv_w2/U0/and_ln279_16_reg_2562[0]_i_1_n_5                                                                                                                                                                                                                                                        |               16 |             16 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                       | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U390/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U473/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U592/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U559/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U549/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                  | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                4 |             17 |         4.25 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                        | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                  | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                7 |             17 |         2.43 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                        | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U579/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               |                                                                                                                                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               |                                                                                                                                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_VITIS_LOOP_330_1_fu_400/i_fu_42                                                                                                                                                                                                                                       | system_i/conv_0/U0/grp_conv_Pipeline_VITIS_LOOP_330_1_fu_400/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U551/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_0[0]                                                                               | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                       |                5 |             20 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_0[0]                                                                               | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                       |                7 |             20 |         2.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U576/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U478/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U481/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U586/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U441/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEB1                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U484/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/sdiv_33ns_3ns_10_37_seq_1_U743/conv_sdiv_33ns_3ns_10_37_seq_1_divseq_u/r_stage_reg[33]_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U399/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/sdiv_33ns_3ns_10_37_seq_1_U856/conv_w2_sdiv_33ns_3ns_10_37_seq_1_divseq_u/r_stage_reg[33]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             20 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               12 |             21 |         1.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U352/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |               10 |             21 |         2.10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U360/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |               10 |             21 |         2.10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               11 |             21 |         1.91 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                              | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                8 |             22 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[21]_i_1_n_0                                                                                                                                                                  | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                3 |             22 |         7.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |                9 |             22 |         2.44 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                              | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                8 |             22 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                                                          | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |               12 |             22 |         1.83 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[21]_i_1_n_0                                                                                                                                                                  | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                3 |             22 |         7.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                                                          | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                7 |             22 |         3.14 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U349/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                7 |             22 |         3.14 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                7 |             23 |         3.29 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           |                                                                                                                                                                                                                                                                                                             |                2 |             23 |        11.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                8 |             23 |         2.88 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U532/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                4 |             23 |         5.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           |                                                                                                                                                                                                                                                                                                             |                2 |             23 |        11.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               11 |             23 |         2.09 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                         | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                         | system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                        | system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                8 |             24 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                         | system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                8 |             24 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U547/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                2 |             24 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U488/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                2 |             24 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                        | system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                         | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U391/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                2 |             24 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                        | system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                         | system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                        | system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                           |                8 |             24 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                         | system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                            |                8 |             24 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U554/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                2 |             24 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U600/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                                             |                3 |             25 |         8.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                                             |                2 |             25 |        12.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                                             |                3 |             25 |         8.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                                             |                2 |             25 |        12.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U335/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U348/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                9 |             26 |         2.89 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                  | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                       |                8 |             27 |         3.38 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                6 |             27 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                6 |             27 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                  | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                       |                7 |             27 |         3.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U383/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                3 |             28 |         9.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                         |                                                                                                                                                                                                                                                                                                             |                3 |             28 |         9.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               12 |             28 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               10 |             28 |         2.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                               |                                                                                                                                                                                                                                                                                                             |                5 |             28 |         5.60 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U501/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                3 |             28 |         9.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U321/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEB1                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                4 |             28 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U502/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                3 |             28 |         9.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                                                            |                3 |             29 |         9.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                           |                                                                                                                                                                                                                                                                                                             |                3 |             29 |         9.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                                                            |                3 |             29 |         9.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                 |                                                                                                                                                                                                                                                                                                             |                7 |             29 |         4.14 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/BUS1_s_axi_U/ar_hs                                                                                                                                                                                                                                                                     | system_i/conv_w2/U0/BUS1_s_axi_U/rdata_data[31]_i_1_n_5                                                                                                                                                                                                                                                     |               18 |             30 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440/ap_block_pp0_stage0_subdone                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |               10 |             30 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ap_block_pp0_stage0_subdone                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               12 |             30 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/BUS1_s_axi_U/ar_hs                                                                                                                                                                                                                                                                      | system_i/conv_0/U0/BUS1_s_axi_U/rdata_data[31]_i_1_n_5                                                                                                                                                                                                                                                      |               16 |             30 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/BUS1_s_axi_U/CEB1                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/BUS1_s_axi_U/int_ctrl                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/BUS1_s_axi_U/CEB1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadActivationsLOOP_fu_471/sel                                                                                                                                                                                                                                        | system_i/conv_0/U0/grp_conv_Pipeline_ReadActivationsLOOP_fu_471/flow_control_loop_pipe_sequential_init_U/idx_fu_94                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] |                                                                                                                                                                                                                                                                                                             |                2 |             32 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U540/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEB1                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U464/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                3 |             32 |        10.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/BUS1_s_axi_U/int_numKernels                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               17 |             32 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/BUS1_s_axi_U/int_inputMapSizeY                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/BUS1_s_axi_U/int_inputMapSizeX                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/BUS1_s_axi_U/int_ctrl                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |               17 |             32 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                             | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                           | system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/streamsRead_fu_612[31]_i_1_n_5                                                                                                                                                                                     | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                                                                     |                6 |             32 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                             | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                           | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadActivationsLOOP_fu_471/sel                                                                                                                                                                                                                                        | system_i/conv_0/U0/grp_conv_Pipeline_ReadActivationsLOOP_fu_471/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/ap_CS_fsm_state38                                                                                                                                                                                                                                                                      | system_i/conv_w2/U0/kn_limit_reg_2447                                                                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] |                                                                                                                                                                                                                                                                                                             |                2 |             32 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440/addrOffset_fu_140[9]_i_2_n_5                                                                                                                                                                                                             | system_i/conv_0/U0/grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440/flow_control_loop_pipe_sequential_init_U/currPE_fu_136                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/BUS1_s_axi_U/int_inputMapSizeY                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                           | system_i/axi_dma_w4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               22 |             32 |         1.45 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               19 |             32 |         1.68 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/BUS1_s_axi_U/int_inputMapSizeX[31]_i_1_n_5                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/regslice_both_strm_in_V_data_V_U/grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440_strm_in_TREADY                                                                                                                                                                                          | system_i/conv_0/U0/grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440/flow_control_loop_pipe_sequential_init_U/streamIter_fu_144                                                                                                                                                                                |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               21 |             32 |         1.52 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               27 |             32 |         1.19 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/ap_CS_fsm_state38                                                                                                                                                                                                                                                                       | system_i/conv_0/U0/kn_limit_reg_2156                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713/B_V_data_1_state_reg[0]                                                                                                                                                                                                                | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713/B_V_data_1_state_reg[0]                                                                                                                                                                                                                | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713/flow_control_loop_pipe_sequential_init_U/idx_fu_94                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/BUS1_s_axi_U/int_numKernels                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                             | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/streamsRead_fu_728                                                                                                                                                                                             | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_2                                                                                                                                                 |                6 |             32 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_in_V_data_V_U/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_strm_in_TREADY                                                                                                                                                                                      | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/flow_control_loop_pipe_sequential_init_U/streamIter_fu_266                                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                             | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                           | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/addrOffset_fu_262[13]_i_2_n_5                                                                                                                                                                                                        | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/flow_control_loop_pipe_sequential_init_U/currPE_fu_258                                                                                                                                                                                |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |               10 |             33 |         3.30 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |               10 |             33 |         3.30 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_10_reg_242410                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |               13 |             33 |         2.54 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                   |                                                                                                                                                                                                                                                                                                             |                3 |             34 |        11.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                  | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                      |               11 |             34 |         3.09 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/indvar_flatten379_fu_576[47]_i_2_n_5                                                                                                                                                                               | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                             |                5 |             34 |         6.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/f_fu_688                                                                                                                                                                                                       | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/flow_control_loop_pipe_sequential_init_U/indvar_flatten24_fu_6760_in[0]                                                                                                                                         |                5 |             34 |         6.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                 |                                                                                                                                                                                                                                                                                                             |                3 |             34 |        11.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |                5 |             34 |         6.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594/flow_control_loop_pipe_sequential_init_U/CEA2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               14 |             35 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               10 |             35 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                9 |             35 |         3.89 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713/id_save_5_fu_98                                                                                                                                                                                                                        | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                          |                5 |             35 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/flow_control_loop_pipe_sequential_init_U/empty_30_fu_716                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |                6 |             35 |         5.83 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                6 |             35 |         5.83 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadActivationsLOOP_fu_471/id_save_5_fu_98                                                                                                                                                                                                                            | system_i/conv_0/U0/grp_conv_Pipeline_ReadActivationsLOOP_fu_471/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                              |                5 |             35 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/sdiv_33ns_3ns_10_37_seq_1_U856/conv_w2_sdiv_33ns_3ns_10_37_seq_1_divseq_u/ap_CS_fsm_reg[39][0]                                                                                                                                                                                         | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |             35 |         8.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |                6 |             35 |         5.83 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                             |               18 |             35 |         1.94 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/flow_control_loop_pipe_sequential_init_U/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498_ap_start_reg_reg[0]                                                                                  |                                                                                                                                                                                                                                                                                                             |                5 |             35 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U589/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                3 |             36 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U455/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEB1                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                3 |             36 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U417/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                4 |             36 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U473/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEB1                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                4 |             36 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U331/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                3 |             36 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                      | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                      |               10 |             36 |         3.60 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                      | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                      |                6 |             36 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U334/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                3 |             36 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/sdiv_33ns_3ns_10_37_seq_1_U743/conv_sdiv_33ns_3ns_10_37_seq_1_divseq_u/ap_CS_fsm_reg[39][0]                                                                                                                                                                                             | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |               11 |             37 |         3.36 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                      |                                                                                                                                                                                                                                                                                                             |                3 |             37 |        12.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                      |                                                                                                                                                                                                                                                                                                             |                3 |             37 |        12.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |                9 |             37 |         4.11 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/f_fu_688                                                                                                                                                                                                       | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/flow_control_loop_pipe_sequential_init_U/indvar_flatten112_fu_6840_in[0]                                                                                                                                        |                5 |             37 |         7.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/indvar_flatten379_fu_576[47]_i_2_n_5                                                                                                                                                                               | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/flow_control_loop_pipe_sequential_init_U/indvar_flatten112_fu_568[0]                                                                                                                                                |                5 |             37 |         7.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                          |                4 |             38 |         9.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               10 |             38 |         3.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                8 |             38 |         4.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                             |                3 |             38 |        12.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U318/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                6 |             38 |         6.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                    | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                8 |             38 |         4.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                    | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                9 |             38 |         4.22 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                             |                3 |             38 |        12.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                          |                5 |             38 |         7.60 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                7 |             38 |         5.43 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                7 |             38 |         5.43 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               10 |             39 |         3.90 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                9 |             39 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |                7 |             40 |         5.71 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                      |                                                                                                                                                                                                                                                                                                             |                3 |             40 |        13.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |               11 |             40 |         3.64 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |                7 |             40 |         5.71 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |               10 |             40 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                   | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                     |                4 |             40 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |                7 |             40 |         5.71 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                7 |             40 |         5.71 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |                7 |             40 |         5.71 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                   | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                7 |             40 |         5.71 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                      |                                                                                                                                                                                                                                                                                                             |                3 |             40 |        13.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                           | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                        |                5 |             41 |         8.20 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                7 |             41 |         5.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                7 |             41 |         5.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                             |                7 |             41 |         5.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                7 |             41 |         5.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                           | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                        |                7 |             41 |         5.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                  | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                                      |                7 |             43 |         6.14 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                             | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                   |                5 |             43 |         8.60 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                  | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                                      |                9 |             43 |         4.78 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                             | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                   |                5 |             43 |         8.60 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U316/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |               13 |             44 |         3.38 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_32s_32_4_1_U491/conv_mac_muladd_8ns_4s_32s_32_4_1_DSP48_2_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                4 |             44 |        11.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                  | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr0                                                                   |                8 |             44 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U341/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEB1                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |               15 |             44 |         2.93 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                  | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_btt_cntr0                                                                   |               10 |             44 |         4.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                9 |             46 |         5.11 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               12 |             46 |         3.83 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                8 |             46 |         5.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_in_V_data_V_U/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_strm_in_TREADY                                                                                                                                                                                      | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/flow_control_loop_pipe_sequential_init_U/addrOffset_fu_262                                                                                                                                                                            |                6 |             46 |         7.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               10 |             46 |         4.60 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |               13 |             46 |         3.54 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |               12 |             46 |         3.83 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |                9 |             46 |         5.11 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |               14 |             46 |         3.29 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                9 |             46 |         5.11 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/f_fu_688                                                                                                                                                                                                       | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/flow_control_loop_pipe_sequential_init_U/indvar_flatten379_fu_6920_in[0]                                                                                                                                        |                6 |             47 |         7.83 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/indvar_flatten379_fu_576[47]_i_2_n_5                                                                                                                                                                               | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/flow_control_loop_pipe_sequential_init_U/indvar_flatten379_fu_576[0]                                                                                                                                                |                6 |             47 |         7.83 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/select_ln1027_10_reg_229350                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                             |               22 |             49 |         2.23 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/ap_CS_fsm_state32                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               16 |             49 |         3.06 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |               12 |             49 |         4.08 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |               11 |             49 |         4.45 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U500/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEB1                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |               20 |             50 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U453/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEB1                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U526/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                   |               17 |             51 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                   |               17 |             51 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U550/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEB1                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                5 |             52 |        10.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/regslice_both_strm_in_V_data_V_U/grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440_strm_in_TREADY                                                                                                                                                                                          | system_i/conv_0/U0/grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440/flow_control_loop_pipe_sequential_init_U/addrOffset_fu_140                                                                                                                                                                                |                6 |             52 |         8.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               10 |             54 |         5.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               14 |             54 |         3.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               15 |             54 |         3.60 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |                8 |             54 |         6.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               14 |             54 |         3.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               19 |             54 |         2.84 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                8 |             54 |         6.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               10 |             54 |         5.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                    | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                8 |             55 |         6.88 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                                                 | system_i/axi_dma_w4/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               10 |             55 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                    | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                9 |             55 |         6.11 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                                                 | system_i/axi_dma_w2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               10 |             55 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U545/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                3 |             56 |        18.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                                         | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               11 |             56 |         5.09 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                                         | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               10 |             56 |         5.60 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                    | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               14 |             56 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                    | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               13 |             56 |         4.31 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/f_fu_688                                                                                                                                                                                                       | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/flow_control_loop_pipe_sequential_init_U/indvar_flatten813_fu_7000_in[0]                                                                                                                                        |                8 |             57 |         7.12 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/indvar_flatten379_fu_576[47]_i_2_n_5                                                                                                                                                                               | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/flow_control_loop_pipe_sequential_init_U/indvar_flatten813_fu_584[0]                                                                                                                                                |                8 |             57 |         7.12 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U403/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/CEB2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |               19 |             58 |         3.05 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               28 |             59 |         2.11 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               25 |             59 |         2.36 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U394/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                5 |             60 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/ap_CS_fsm_state36                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               13 |             61 |         4.69 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/ap_CS_fsm_state38                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               25 |             61 |         2.44 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/ap_CS_fsm_state36                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |               16 |             61 |         3.81 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/flow_control_loop_pipe_sequential_init_U/j_fu_138_reg[2]_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               12 |             62 |         5.17 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/ap_CS_fsm_state38                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |               27 |             62 |         2.30 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/flow_control_loop_pipe_sequential_init_U/j_fu_138_reg[2]_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                             |               12 |             62 |         5.17 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U364/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEB1                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |               18 |             64 |         3.56 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U448/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                5 |             64 |        12.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U475/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/CEA1                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               30 |             64 |         2.13 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_32s_32_4_1_U347/conv_mac_muladd_8ns_4s_32s_32_4_1_DSP48_2_U/inputMapValue_V_46_reg_231950                                                                                                        |                                                                                                                                                                                                                                                                                                             |               41 |             64 |         1.56 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U550/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                3 |             65 |        21.67 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_mid1_reg_220890                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |               22 |             65 |         2.95 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/conv3_i12_i45_mid1_reg_210620                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               24 |             66 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |               26 |             69 |         2.65 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               25 |             69 |         2.76 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                8 |             70 |         8.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                9 |             70 |         7.78 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/sdiv_33ns_3ns_10_37_seq_1_U743/start0_reg_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               16 |             70 |         4.38 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/sdiv_33ns_3ns_10_37_seq_1_U856/start0_reg_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               13 |             70 |         5.38 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U352/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEB1                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |               16 |             71 |         4.44 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/urem_12ns_4ns_4_16_1_U74/conv_urem_12ns_4ns_4_16_1_divider_u/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |               16 |             71 |         4.44 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U497/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                7 |             72 |        10.29 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U467/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |                6 |             72 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               15 |             72 |         4.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                8 |             77 |         9.62 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                9 |             77 |         8.56 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U355/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |               15 |             78 |         5.20 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U541/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |               27 |             79 |         2.93 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/ap_CS_fsm_state32                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |               26 |             79 |         3.04 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |               46 |             79 |         1.72 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[127]_i_1__0_n_5                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |               47 |             79 |         1.68 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U526/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEB1                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |               23 |             82 |         3.57 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                                                            |               12 |             83 |         6.92 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                                                            |               10 |             83 |         8.30 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U356/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |               14 |             84 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U524/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |               22 |             85 |         3.86 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U341/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEA2                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |                4 |             88 |        22.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                9 |             89 |         9.89 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                9 |             89 |         9.89 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                9 |             89 |         9.89 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                      |                9 |             89 |         9.89 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                     | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               26 |             91 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                   | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               29 |             91 |         3.14 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             96 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             96 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             96 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             96 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             96 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             96 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             96 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |                6 |             96 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U537/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEA2                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |               34 |             96 |         2.82 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_13s_14_4_1_U338/conv_mac_muladd_9s_4s_13s_14_4_1_DSP48_1_U/CEP                                                                                                                                    |                                                                                                                                                                                                                                                                                                             |                5 |             99 |        19.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U542/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/CEP                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |               24 |            115 |         4.79 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/f_fu_688                                                                                                                                                                                                       | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_2                                                                                                                                                 |               26 |            118 |         4.54 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/indvar_flatten379_fu_576[47]_i_2_n_5                                                                                                                                                                               | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                                                                     |               24 |            118 |         4.92 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/ap_CS_fsm_state1                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                             |               35 |            119 |         3.40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/ap_CS_fsm_state1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |               29 |            119 |         4.10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               27 |            128 |         4.74 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  |                                                                                                                                                                                                                                                                                                             |               26 |            128 |         4.92 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                            | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                               |               42 |            128 |         3.05 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_in_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               67 |            128 |         1.91 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/regslice_both_strm_in_V_data_V_U/B_V_data_1_payload_A[127]_i_1__0_n_5                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |               26 |            128 |         4.92 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/regslice_both_strm_in_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               26 |            128 |         4.92 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/regslice_both_strm_in_V_data_V_U/B_V_data_1_payload_A[127]_i_1_n_5                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               67 |            128 |         1.91 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               40 |            128 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               21 |            128 |         6.10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                             |               27 |            128 |         4.74 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |               23 |            128 |         5.57 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/tmp_data_V_reg_221440                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               29 |            128 |         4.41 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  |                                                                                                                                                                                                                                                                                                             |               25 |            128 |         5.12 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               38 |            128 |         3.37 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                            | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                               |               39 |            128 |         3.28 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               60 |            128 |         2.13 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               24 |            128 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/tmp_data_V_reg_211240                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |               18 |            128 |         7.11 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/ap_enable_reg_pp0_iter1_reg_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               16 |            128 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/regslice_both_strm_out_V_data_V_U/B_V_data_1_payload_A[127]_i_1_n_5                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               61 |            128 |         2.10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                             |               24 |            128 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/bias_V_4_load_reg_21244[7]_i_1_n_5                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |               37 |            128 |         3.46 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ce0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               16 |            128 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                                                     |                                                                                                                                                                                                                                                                                                             |               25 |            128 |         5.12 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_10_load_reg_223200                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               33 |            130 |         3.94 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1184]_i_2_n_0                                                                                                                                                                                                             | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1184]_i_1_n_0                                                                                                                                                                                                              |               40 |            130 |         3.25 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1184]_i_2_n_0                                                                                                                                                                                                             | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1184]_i_1_n_0                                                                                                                                                                                                              |               48 |            130 |         2.71 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               21 |            131 |         6.24 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |               21 |            131 |         6.24 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               52 |            131 |         2.52 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               19 |            131 |         6.89 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               42 |            131 |         3.12 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |               19 |            131 |         6.89 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/ap_CS_fsm_state37                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               36 |            135 |         3.75 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/ap_CS_fsm_state37                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |               33 |            137 |         4.15 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |               12 |            137 |        11.42 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/i_1_fu_142                                                                                                                                                                                                                | system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                             |               18 |            137 |         7.61 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |               13 |            137 |        10.54 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/i_1_fu_142                                                                                                                                                                                                            | system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                         |               18 |            137 |         7.61 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |               13 |            143 |        11.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |               14 |            143 |        10.21 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               41 |            145 |         3.54 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/ap_CS_fsm_state35                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               27 |            145 |         5.37 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |               28 |            145 |         5.18 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               24 |            145 |         6.04 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |               22 |            145 |         6.59 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               22 |            145 |         6.59 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                          |               61 |            145 |         2.38 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               21 |            145 |         6.90 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               21 |            145 |         6.90 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |               25 |            145 |         5.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               25 |            145 |         5.80 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               62 |            145 |         2.34 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/ap_CS_fsm_state35                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |               27 |            145 |         5.37 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                          |               41 |            145 |         3.54 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                                           |               21 |            148 |         7.05 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                                           |               21 |            148 |         7.05 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/ap_CS_fsm_state29                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                             |               26 |            148 |         5.69 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/ap_CS_fsm_state29                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                             |               42 |            149 |         3.55 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |               13 |            151 |        11.62 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                       | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               27 |            151 |         5.59 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                                                           | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               27 |            151 |         5.59 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                       | system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               27 |            151 |         5.59 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                                                           | system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               27 |            151 |         5.59 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |               15 |            151 |        10.07 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |               15 |            154 |        10.27 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                       |               15 |            154 |        10.27 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               10 |            160 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               10 |            160 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               11 |            176 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               11 |            176 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               11 |            176 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               11 |            176 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               65 |            180 |         2.77 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               12 |            184 |        15.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |               12 |            184 |        15.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/sdiv_33ns_3ns_10_37_seq_1_U856/conv_w2_sdiv_33ns_3ns_10_37_seq_1_divseq_u/ap_CS_fsm_reg[39][0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                             |               36 |            199 |         5.53 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/sdiv_33ns_3ns_10_37_seq_1_U743/conv_sdiv_33ns_3ns_10_37_seq_1_divseq_u/ap_CS_fsm_reg[39][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |               42 |            199 |         4.74 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_48_reg_266400                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |              271 |            434 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/ap_condition_26677                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                             |              385 |            512 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_100_reg_232960                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                             |              218 |            512 |         2.35 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/accum_V_48_reg_253480                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                             |              313 |            512 |         1.64 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_condition_27203                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |              346 |            512 |         1.48 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/E[0]_bufg_place                                                                                                                               |                                                                                                                                                                                                                                                                                                             |              185 |            932 |         5.04 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                             |              363 |           1022 |         2.82 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |              299 |           1208 |         4.04 |
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


