{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 02 01:39:50 2023 " "Info: Processing started: Wed Aug 02 01:39:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task5_8inputmuxdemux -c task5_8inputmuxdemux " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off task5_8inputmuxdemux -c task5_8inputmuxdemux" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5_8inputmuxdemux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file task5_8inputmuxdemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 task5_8inputmuxdemux " "Info: Found entity 1: task5_8inputmuxdemux" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "g task5_8inputmuxdemux.v(25) " "Error (10137): Verilog HDL Procedural Assignment error at task5_8inputmuxdemux.v(25): object \"g\" on left-hand side of assignment must have a variable data type" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "g task5_8inputmuxdemux.v(26) " "Error (10137): Verilog HDL Procedural Assignment error at task5_8inputmuxdemux.v(26): object \"g\" on left-hand side of assignment must have a variable data type" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "g task5_8inputmuxdemux.v(27) " "Error (10137): Verilog HDL Procedural Assignment error at task5_8inputmuxdemux.v(27): object \"g\" on left-hand side of assignment must have a variable data type" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "g task5_8inputmuxdemux.v(28) " "Error (10137): Verilog HDL Procedural Assignment error at task5_8inputmuxdemux.v(28): object \"g\" on left-hand side of assignment must have a variable data type" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "g task5_8inputmuxdemux.v(29) " "Error (10137): Verilog HDL Procedural Assignment error at task5_8inputmuxdemux.v(29): object \"g\" on left-hand side of assignment must have a variable data type" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "g task5_8inputmuxdemux.v(30) " "Error (10137): Verilog HDL Procedural Assignment error at task5_8inputmuxdemux.v(30): object \"g\" on left-hand side of assignment must have a variable data type" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "g task5_8inputmuxdemux.v(31) " "Error (10137): Verilog HDL Procedural Assignment error at task5_8inputmuxdemux.v(31): object \"g\" on left-hand side of assignment must have a variable data type" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "g task5_8inputmuxdemux.v(32) " "Error (10137): Verilog HDL Procedural Assignment error at task5_8inputmuxdemux.v(32): object \"g\" on left-hand side of assignment must have a variable data type" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Error: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 02 01:39:51 2023 " "Error: Processing ended: Wed Aug 02 01:39:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
