Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr 15 15:32:52 2023
| Host         : Hemant-Singh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainDesign_wrapper_timing_summary_routed.rpt -pb MainDesign_wrapper_timing_summary_routed.pb -rpx MainDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MainDesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.924        0.000                      0                  228        0.065        0.000                      0                  228        2.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.924        0.000                      0                  228        0.065        0.000                      0                  228        2.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_1/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.138ns (25.334%)  route 3.354ns (74.666%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.857     5.931    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/Q
                         net (fo=3, routed)           1.006     7.455    MainDesign_i/ClockDivider_1/inst/counter_reg[6]
    SLICE_X113Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.981    MainDesign_i/ClockDivider_1/inst/counter[0]_i_8_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I3_O)        0.124     8.105 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     8.508    MainDesign_i/ClockDivider_1/inst/counter[0]_i_7_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.124     8.632 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.406     9.038    MainDesign_i/ClockDivider_1/inst/counter[0]_i_6_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I3_O)        0.124     9.162 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.432     9.594    MainDesign_i/ClockDivider_1/inst/counter[0]_i_3_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I3_O)        0.124     9.718 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_1/O
                         net (fo=28, routed)          0.705    10.423    MainDesign_i/ClockDivider_1/inst/clear
    SLICE_X112Y82        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.678    13.442    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y82        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[0]/C
                         clock pessimism              0.463    13.906    
                         clock uncertainty           -0.035    13.870    
    SLICE_X112Y82        FDRE (Setup_fdre_C_R)       -0.524    13.346    MainDesign_i/ClockDivider_1/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_1/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.138ns (25.334%)  route 3.354ns (74.666%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.857     5.931    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/Q
                         net (fo=3, routed)           1.006     7.455    MainDesign_i/ClockDivider_1/inst/counter_reg[6]
    SLICE_X113Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.981    MainDesign_i/ClockDivider_1/inst/counter[0]_i_8_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I3_O)        0.124     8.105 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     8.508    MainDesign_i/ClockDivider_1/inst/counter[0]_i_7_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.124     8.632 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.406     9.038    MainDesign_i/ClockDivider_1/inst/counter[0]_i_6_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I3_O)        0.124     9.162 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.432     9.594    MainDesign_i/ClockDivider_1/inst/counter[0]_i_3_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I3_O)        0.124     9.718 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_1/O
                         net (fo=28, routed)          0.705    10.423    MainDesign_i/ClockDivider_1/inst/clear
    SLICE_X112Y82        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.678    13.442    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y82        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[1]/C
                         clock pessimism              0.463    13.906    
                         clock uncertainty           -0.035    13.870    
    SLICE_X112Y82        FDRE (Setup_fdre_C_R)       -0.524    13.346    MainDesign_i/ClockDivider_1/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_1/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.138ns (25.334%)  route 3.354ns (74.666%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.857     5.931    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/Q
                         net (fo=3, routed)           1.006     7.455    MainDesign_i/ClockDivider_1/inst/counter_reg[6]
    SLICE_X113Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.981    MainDesign_i/ClockDivider_1/inst/counter[0]_i_8_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I3_O)        0.124     8.105 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     8.508    MainDesign_i/ClockDivider_1/inst/counter[0]_i_7_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.124     8.632 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.406     9.038    MainDesign_i/ClockDivider_1/inst/counter[0]_i_6_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I3_O)        0.124     9.162 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.432     9.594    MainDesign_i/ClockDivider_1/inst/counter[0]_i_3_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I3_O)        0.124     9.718 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_1/O
                         net (fo=28, routed)          0.705    10.423    MainDesign_i/ClockDivider_1/inst/clear
    SLICE_X112Y82        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.678    13.442    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y82        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[2]/C
                         clock pessimism              0.463    13.906    
                         clock uncertainty           -0.035    13.870    
    SLICE_X112Y82        FDRE (Setup_fdre_C_R)       -0.524    13.346    MainDesign_i/ClockDivider_1/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_1/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.138ns (25.334%)  route 3.354ns (74.666%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.857     5.931    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/Q
                         net (fo=3, routed)           1.006     7.455    MainDesign_i/ClockDivider_1/inst/counter_reg[6]
    SLICE_X113Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.981    MainDesign_i/ClockDivider_1/inst/counter[0]_i_8_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I3_O)        0.124     8.105 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     8.508    MainDesign_i/ClockDivider_1/inst/counter[0]_i_7_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.124     8.632 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.406     9.038    MainDesign_i/ClockDivider_1/inst/counter[0]_i_6_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I3_O)        0.124     9.162 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.432     9.594    MainDesign_i/ClockDivider_1/inst/counter[0]_i_3_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I3_O)        0.124     9.718 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_1/O
                         net (fo=28, routed)          0.705    10.423    MainDesign_i/ClockDivider_1/inst/clear
    SLICE_X112Y82        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.678    13.442    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y82        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[3]/C
                         clock pessimism              0.463    13.906    
                         clock uncertainty           -0.035    13.870    
    SLICE_X112Y82        FDRE (Setup_fdre_C_R)       -0.524    13.346    MainDesign_i/ClockDivider_1/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_1/inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.138ns (25.403%)  route 3.342ns (74.597%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.857     5.931    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/Q
                         net (fo=3, routed)           1.006     7.455    MainDesign_i/ClockDivider_1/inst/counter_reg[6]
    SLICE_X113Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.981    MainDesign_i/ClockDivider_1/inst/counter[0]_i_8_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I3_O)        0.124     8.105 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     8.508    MainDesign_i/ClockDivider_1/inst/counter[0]_i_7_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.124     8.632 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.406     9.038    MainDesign_i/ClockDivider_1/inst/counter[0]_i_6_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I3_O)        0.124     9.162 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.432     9.594    MainDesign_i/ClockDivider_1/inst/counter[0]_i_3_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I3_O)        0.124     9.718 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_1/O
                         net (fo=28, routed)          0.692    10.410    MainDesign_i/ClockDivider_1/inst/clear
    SLICE_X112Y88        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.683    13.447    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y88        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[24]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X112Y88        FDRE (Setup_fdre_C_R)       -0.524    13.351    MainDesign_i/ClockDivider_1/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_1/inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.138ns (25.403%)  route 3.342ns (74.597%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.857     5.931    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/Q
                         net (fo=3, routed)           1.006     7.455    MainDesign_i/ClockDivider_1/inst/counter_reg[6]
    SLICE_X113Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.981    MainDesign_i/ClockDivider_1/inst/counter[0]_i_8_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I3_O)        0.124     8.105 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     8.508    MainDesign_i/ClockDivider_1/inst/counter[0]_i_7_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.124     8.632 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.406     9.038    MainDesign_i/ClockDivider_1/inst/counter[0]_i_6_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I3_O)        0.124     9.162 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.432     9.594    MainDesign_i/ClockDivider_1/inst/counter[0]_i_3_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I3_O)        0.124     9.718 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_1/O
                         net (fo=28, routed)          0.692    10.410    MainDesign_i/ClockDivider_1/inst/clear
    SLICE_X112Y88        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.683    13.447    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y88        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[25]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X112Y88        FDRE (Setup_fdre_C_R)       -0.524    13.351    MainDesign_i/ClockDivider_1/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_1/inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.138ns (25.403%)  route 3.342ns (74.597%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.857     5.931    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/Q
                         net (fo=3, routed)           1.006     7.455    MainDesign_i/ClockDivider_1/inst/counter_reg[6]
    SLICE_X113Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.981    MainDesign_i/ClockDivider_1/inst/counter[0]_i_8_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I3_O)        0.124     8.105 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     8.508    MainDesign_i/ClockDivider_1/inst/counter[0]_i_7_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.124     8.632 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.406     9.038    MainDesign_i/ClockDivider_1/inst/counter[0]_i_6_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I3_O)        0.124     9.162 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.432     9.594    MainDesign_i/ClockDivider_1/inst/counter[0]_i_3_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I3_O)        0.124     9.718 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_1/O
                         net (fo=28, routed)          0.692    10.410    MainDesign_i/ClockDivider_1/inst/clear
    SLICE_X112Y88        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.683    13.447    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y88        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[26]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X112Y88        FDRE (Setup_fdre_C_R)       -0.524    13.351    MainDesign_i/ClockDivider_1/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_1/inst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.138ns (25.403%)  route 3.342ns (74.597%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.857     5.931    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/Q
                         net (fo=3, routed)           1.006     7.455    MainDesign_i/ClockDivider_1/inst/counter_reg[6]
    SLICE_X113Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.981    MainDesign_i/ClockDivider_1/inst/counter[0]_i_8_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I3_O)        0.124     8.105 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     8.508    MainDesign_i/ClockDivider_1/inst/counter[0]_i_7_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.124     8.632 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.406     9.038    MainDesign_i/ClockDivider_1/inst/counter[0]_i_6_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I3_O)        0.124     9.162 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.432     9.594    MainDesign_i/ClockDivider_1/inst/counter[0]_i_3_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I3_O)        0.124     9.718 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_1/O
                         net (fo=28, routed)          0.692    10.410    MainDesign_i/ClockDivider_1/inst/clear
    SLICE_X112Y88        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.683    13.447    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y88        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[27]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X112Y88        FDRE (Setup_fdre_C_R)       -0.524    13.351    MainDesign_i/ClockDivider_1/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_1/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.138ns (25.352%)  route 3.351ns (74.648%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.857     5.931    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/Q
                         net (fo=3, routed)           1.006     7.455    MainDesign_i/ClockDivider_1/inst/counter_reg[6]
    SLICE_X113Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.981    MainDesign_i/ClockDivider_1/inst/counter[0]_i_8_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I3_O)        0.124     8.105 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     8.508    MainDesign_i/ClockDivider_1/inst/counter[0]_i_7_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.124     8.632 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.406     9.038    MainDesign_i/ClockDivider_1/inst/counter[0]_i_6_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I3_O)        0.124     9.162 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.432     9.594    MainDesign_i/ClockDivider_1/inst/counter[0]_i_3_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I3_O)        0.124     9.718 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_1/O
                         net (fo=28, routed)          0.701    10.419    MainDesign_i/ClockDivider_1/inst/clear
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.679    13.443    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[4]/C
                         clock pessimism              0.487    13.931    
                         clock uncertainty           -0.035    13.895    
    SLICE_X112Y83        FDRE (Setup_fdre_C_R)       -0.524    13.371    MainDesign_i/ClockDivider_1/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_1/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.138ns (25.352%)  route 3.351ns (74.648%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.857     5.931    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  MainDesign_i/ClockDivider_1/inst/counter_reg[6]/Q
                         net (fo=3, routed)           1.006     7.455    MainDesign_i/ClockDivider_1/inst/counter_reg[6]
    SLICE_X113Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.981    MainDesign_i/ClockDivider_1/inst/counter[0]_i_8_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I3_O)        0.124     8.105 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     8.508    MainDesign_i/ClockDivider_1/inst/counter[0]_i_7_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.124     8.632 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.406     9.038    MainDesign_i/ClockDivider_1/inst/counter[0]_i_6_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I3_O)        0.124     9.162 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.432     9.594    MainDesign_i/ClockDivider_1/inst/counter[0]_i_3_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I3_O)        0.124     9.718 r  MainDesign_i/ClockDivider_1/inst/counter[0]_i_1/O
                         net (fo=28, routed)          0.701    10.419    MainDesign_i/ClockDivider_1/inst/clear
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.679    13.443    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y83        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[5]/C
                         clock pessimism              0.487    13.931    
                         clock uncertainty           -0.035    13.895    
    SLICE_X112Y83        FDRE (Setup_fdre_C_R)       -0.524    13.371    MainDesign_i/ClockDivider_1/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  2.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_3/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.772%)  route 0.139ns (25.227%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.637     1.723    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y98        FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.139     2.026    MainDesign_i/ClockDivider_3/inst/counter_reg[2]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.182 r  MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.182    MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.222 r  MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.223    MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.276 r  MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.276    MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1_n_7
    SLICE_X112Y100       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.995     2.337    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y100       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[8]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.210    MainDesign_i/ClockDivider_3/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_3/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.426ns (75.353%)  route 0.139ns (24.647%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.637     1.723    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y98        FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.139     2.026    MainDesign_i/ClockDivider_3/inst/counter_reg[2]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.182 r  MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.182    MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.222 r  MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.223    MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.289 r  MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.289    MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1_n_5
    SLICE_X112Y100       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.995     2.337    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y100       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[10]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.210    MainDesign_i/ClockDivider_3/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_3/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.449ns (76.316%)  route 0.139ns (23.684%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.637     1.723    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y98        FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.139     2.026    MainDesign_i/ClockDivider_3/inst/counter_reg[2]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.182 r  MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.182    MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.222 r  MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.223    MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.312 r  MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.312    MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1_n_6
    SLICE_X112Y100       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.995     2.337    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y100       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[9]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.210    MainDesign_i/ClockDivider_3/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_3/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.451ns (76.396%)  route 0.139ns (23.604%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.637     1.723    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y98        FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.139     2.026    MainDesign_i/ClockDivider_3/inst/counter_reg[2]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.182 r  MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.182    MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.222 r  MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.223    MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.314 r  MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.314    MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1_n_4
    SLICE_X112Y100       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.995     2.337    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y100       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[11]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.210    MainDesign_i/ClockDivider_3/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_3/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.453ns (76.476%)  route 0.139ns (23.524%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.637     1.723    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y98        FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.139     2.026    MainDesign_i/ClockDivider_3/inst/counter_reg[2]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.182 r  MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.182    MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.222 r  MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.223    MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.263 r  MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.263    MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.316 r  MainDesign_i/ClockDivider_3/inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.316    MainDesign_i/ClockDivider_3/inst/counter_reg[12]_i_1_n_7
    SLICE_X112Y101       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.995     2.337    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y101       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[12]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.210    MainDesign_i/ClockDivider_3/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_3/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.466ns (76.981%)  route 0.139ns (23.019%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.637     1.723    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y98        FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.139     2.026    MainDesign_i/ClockDivider_3/inst/counter_reg[2]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.182 r  MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.182    MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.222 r  MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.223    MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.263 r  MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.263    MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.329 r  MainDesign_i/ClockDivider_3/inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.329    MainDesign_i/ClockDivider_3/inst/counter_reg[12]_i_1_n_5
    SLICE_X112Y101       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.995     2.337    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y101       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[14]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.210    MainDesign_i/ClockDivider_3/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_3/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.489ns (77.824%)  route 0.139ns (22.176%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.637     1.723    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y98        FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.139     2.026    MainDesign_i/ClockDivider_3/inst/counter_reg[2]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.182 r  MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.182    MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.222 r  MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.223    MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.263 r  MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.263    MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.352 r  MainDesign_i/ClockDivider_3/inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.352    MainDesign_i/ClockDivider_3/inst/counter_reg[12]_i_1_n_6
    SLICE_X112Y101       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.995     2.337    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y101       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[13]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.210    MainDesign_i/ClockDivider_3/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_3/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.491ns (77.894%)  route 0.139ns (22.106%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.637     1.723    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y98        FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.139     2.026    MainDesign_i/ClockDivider_3/inst/counter_reg[2]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.182 r  MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.182    MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.222 r  MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.223    MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.263 r  MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.263    MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.354 r  MainDesign_i/ClockDivider_3/inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.354    MainDesign_i/ClockDivider_3/inst/counter_reg[12]_i_1_n_4
    SLICE_X112Y101       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.995     2.337    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y101       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[15]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.210    MainDesign_i/ClockDivider_3/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_3/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.493ns (77.964%)  route 0.139ns (22.036%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.637     1.723    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y98        FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.139     2.026    MainDesign_i/ClockDivider_3/inst/counter_reg[2]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.182 r  MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.182    MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.222 r  MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.223    MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.263 r  MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.263    MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.303 r  MainDesign_i/ClockDivider_3/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.303    MainDesign_i/ClockDivider_3/inst/counter_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.356 r  MainDesign_i/ClockDivider_3/inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.356    MainDesign_i/ClockDivider_3/inst/counter_reg[16]_i_1_n_7
    SLICE_X112Y102       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.995     2.337    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y102       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[16]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.134     2.210    MainDesign_i/ClockDivider_3/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_3/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.506ns (78.408%)  route 0.139ns (21.592%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.637     1.723    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y98        FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  MainDesign_i/ClockDivider_3/inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.139     2.026    MainDesign_i/ClockDivider_3/inst/counter_reg[2]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.182 r  MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.182    MainDesign_i/ClockDivider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.222 r  MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.223    MainDesign_i/ClockDivider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.263 r  MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.263    MainDesign_i/ClockDivider_3/inst/counter_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.303 r  MainDesign_i/ClockDivider_3/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.303    MainDesign_i/ClockDivider_3/inst/counter_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.369 r  MainDesign_i/ClockDivider_3/inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.369    MainDesign_i/ClockDivider_3/inst/counter_reg[16]_i_1_n_5
    SLICE_X112Y102       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.995     2.337    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X112Y102       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/counter_reg[18]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.134     2.210    MainDesign_i/ClockDivider_3/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IN_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y87   MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y85   MainDesign_i/ClockDivider_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y85   MainDesign_i/ClockDivider_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y85   MainDesign_i/ClockDivider_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y86   MainDesign_i/ClockDivider_0/inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y86   MainDesign_i/ClockDivider_0/inst/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y86   MainDesign_i/ClockDivider_0/inst/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y86   MainDesign_i/ClockDivider_0/inst/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y82   MainDesign_i/ClockDivider_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y87   MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X110Y85   MainDesign_i/ClockDivider_0/inst/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X110Y85   MainDesign_i/ClockDivider_0/inst/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X110Y85   MainDesign_i/ClockDivider_0/inst/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X110Y86   MainDesign_i/ClockDivider_0/inst/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X110Y86   MainDesign_i/ClockDivider_0/inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X110Y86   MainDesign_i/ClockDivider_0/inst/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X110Y86   MainDesign_i/ClockDivider_0/inst/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X110Y87   MainDesign_i/ClockDivider_0/inst/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X110Y87   MainDesign_i/ClockDivider_0/inst/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y87   MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y85   MainDesign_i/ClockDivider_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y85   MainDesign_i/ClockDivider_0/inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y85   MainDesign_i/ClockDivider_0/inst/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y86   MainDesign_i/ClockDivider_0/inst/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y86   MainDesign_i/ClockDivider_0/inst/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y86   MainDesign_i/ClockDivider_0/inst/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y86   MainDesign_i/ClockDivider_0/inst/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y82   MainDesign_i/ClockDivider_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y87   MainDesign_i/ClockDivider_0/inst/counter_reg[20]/C



