============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 23 2019  05:15:40 pm
  Module:                 FME_INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                  Pin                              Type         Fanout  Load Slew Delay Arrival   
                                                                        (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------
(clock clock_name)                            launch                                          0 R 
U_crtl_estado_atual_reg[0]/CP                                                   0             0 R 
U_crtl_estado_atual_reg[0]/Q                  HS65_LS_DFPRQX9        3  12.8   63  +136     136 R 
g854/A                                                                               +0     136   
g854/Z                                        HS65_LS_BFX53          5  35.4   28   +70     206 R 
g292300/B                                                                            +0     206   
g292300/Z                                     HS65_LS_NAND2X57       4  71.1   48   +45     252 F 
g499/A                                                                               +0     252   
g499/Z                                        HS65_LS_BFX213         9 189.1   28   +70     322 F 
g493/A                                                                               +0     322   
g493/Z                                        HS65_LS_BFX106         9  89.1   26   +59     381 F 
g395/A                                                                               +0     381   
g395/Z                                        HS65_LS_BFX106         3  30.8   16   +50     430 F 
g394/A                                                                               +0     431   
g394/Z                                        HS65_LS_BFX71          6  57.7   26   +53     483 F 
g292459/B                                                                            +0     483   
g292459/Z                                     HS65_LS_OAI21X24      14  79.9  147   +99     583 R 
U_inter/linha[61][6] 
  g890/A                                                                             +0     583   
  g890/Z                                      HS65_LS_BFX44         14  50.2   43  +112     695 R 
  PUs[5].U_F8/e1[6] 
    g2966/A                                                                          +0     695   
    g2966/Z                                   HS65_LS_AND2X4         2   6.6   58  +103     798 R 
    g2941/A                                                                          +0     798   
    g2941/Z                                   HS65_LS_OAI21X3        1   7.8   94   +99     897 F 
    g2939/A0                                                                         +0     897   
    g2939/CO                                  HS65_LS_FA1X9          2   9.2   47  +150    1047 F 
    g2937/B                                                                          +0    1047   
    g2937/Z                                   HS65_LS_NOR2X6         2   7.6   70   +64    1110 R 
    g2936/B                                                                          +0    1110   
    g2936/Z                                   HS65_LS_AND2X9         2   7.4   40   +97    1207 R 
    g2866/B                                                                          +0    1207   
    g2866/Z                                   HS65_LS_AND2X4         2   6.6   58  +100    1307 R 
    g2931/B                                                                          +0    1307   
    g2931/Z                                   HS65_LS_OR2X9          1   4.4   26   +70    1378 R 
    g2927/B                                                                          +0    1378   
    g2927/Z                                   HS65_LS_XOR2X4         2  11.6   84  +136    1514 F 
    csa_tree_U_s23_add_18_10_groupi/in_1[12] 
      g1123/B0                                                                       +0    1514   
      g1123/S0                                HS65_LS_FA1X4          1   6.6   64  +244    1758 R 
      g1103/A0                                                                       +0    1758   
      g1103/S0                                HS65_LS_FA1X4          1  15.3  104  +239    1997 F 
      g280/B0                                                                        +0    1997   
      g280/CO                                 HS65_LS_FA1X27         1  15.6   34  +134    2132 F 
      g279/A0                                                                        +0    2132   
      g279/CO                                 HS65_LS_FA1X27         1  15.6   36  +102    2233 F 
      g278/A0                                                                        +0    2234   
      g278/S0                                 HS65_LS_FA1X27        69 179.4  159  +227    2461 F 
    csa_tree_U_s23_add_18_10_groupi/out_0[14] 
  PUs[5].U_F8/f3[8] 
U_inter/out_interpolation[17][8] 
g261241/C                                                                            +0    2461   
g261241/Z                                     HS65_LS_AO222X4        1   3.7   53  +228    2688 F 
U_buffer_buffer_signal_reg[56][17][8]/D  <<<  HS65_LS_DFPRQX9                        +0    2688   
U_buffer_buffer_signal_reg[56][17][8]/CP      setup                             0  +122    2811 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)                            capture                                      2915 R 
                                              adjustments                          -100    2815   
--------------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       4ps 
Start-point  : U_crtl_estado_atual_reg[0]/CP
End-point    : U_buffer_buffer_signal_reg[56][17][8]/D
