$comment
	File created using the following command:
		vcd file Extend.msim.vcd -direction
$end
$date
	Tue Apr 28 23:05:52 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Extend_vlg_vec_tst $end
$var reg 6 ! In [5:0] $end
$var wire 1 " Out [7] $end
$var wire 1 # Out [6] $end
$var wire 1 $ Out [5] $end
$var wire 1 % Out [4] $end
$var wire 1 & Out [3] $end
$var wire 1 ' Out [2] $end
$var wire 1 ( Out [1] $end
$var wire 1 ) Out [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 In[0]~input_o $end
$var wire 1 2 In[1]~input_o $end
$var wire 1 3 In[2]~input_o $end
$var wire 1 4 In[3]~input_o $end
$var wire 1 5 In[4]~input_o $end
$var wire 1 6 In[5]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11011 !
1)
1(
0'
1&
1%
0$
0#
0"
0*
1+
x,
1-
1.
1/
00
11
12
03
14
15
06
$end
#100000
b11111 !
b11101 !
b11100 !
01
02
13
1'
0(
0)
#200000
b11101 !
11
1)
#300000
b11111 !
b11110 !
01
12
1(
0)
#400000
b11111 !
11
1)
#500000
b111111 !
b101111 !
b100111 !
b100011 !
b100001 !
b100000 !
01
02
03
04
05
16
1$
1#
1"
0%
0&
0'
0(
0)
#600000
b100001 !
11
1)
#700000
b100011 !
b100010 !
01
12
1(
0)
#800000
b100011 !
11
1)
#900000
b100111 !
b100101 !
b100100 !
01
02
13
1'
0(
0)
#1000000
