
*** Running vivado
    with args -log xbip_multadd_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xbip_multadd_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/kgs/.Xilinx/Vivado/Vivado_init.tcl'
478 Beta devices matching pattern found, 0 enabled.
source xbip_multadd_0.tcl -notrace
Command: synth_design -top xbip_multadd_0 -part xczu3eg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 941169
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/mnt/hdd1/tools/xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3314.148 ; gain = 151.828 ; free physical = 98780 ; free virtual = 132497
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xbip_multadd_0' [/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev5/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_C_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_AB_LATENCY bound to: 0 - type: integer 
	Parameter C_C_LATENCY bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 15 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_USE_PCIN bound to: 0 - type: integer 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_multadd_v3_0_17' declared at '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev5/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/ip/xbip_multadd_0/hdl/xbip_multadd_v3_0_vh_rfs.vhd:2168' bound to instance 'U0' of component 'xbip_multadd_v3_0_17' [/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev5/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'xbip_multadd_0' (0#1) [/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev5/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:70]
WARNING: [Synth 8-7129] Port CE in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEA1 in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEA2 in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEB1 in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEB2 in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEAD in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEC in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CECARRYIN in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CECTRL in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEALUMODE in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEINMODE in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEM in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEP in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRA in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRB in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRC in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRD in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRALLCARRYIN in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRCTRL in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRALUMODE in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRINMODE in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRM in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRP in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYOUT in module xbip_dsp48_multadd_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[47] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[46] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[45] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[44] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[43] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[42] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[41] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[40] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[39] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[38] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[37] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[36] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[35] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[34] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[33] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[32] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[31] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[30] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[29] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[28] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[27] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[26] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[25] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[24] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[23] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[22] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[21] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[20] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[19] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[18] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[17] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[16] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[15] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[14] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[13] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[12] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[11] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[10] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[9] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[8] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[7] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[6] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[5] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[4] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[3] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[2] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[1] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[0] in module multadd_dsp is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3415.086 ; gain = 252.766 ; free physical = 98671 ; free virtual = 132388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3432.898 ; gain = 270.578 ; free physical = 98671 ; free virtual = 132388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3432.898 ; gain = 270.578 ; free physical = 98671 ; free virtual = 132388
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3438.836 ; gain = 0.000 ; free physical = 98661 ; free virtual = 132378
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3507.836 ; gain = 0.000 ; free physical = 98636 ; free virtual = 132353
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3531.648 ; gain = 23.812 ; free physical = 98636 ; free virtual = 132353
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3531.648 ; gain = 369.328 ; free physical = 98637 ; free virtual = 132369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3531.648 ; gain = 369.328 ; free physical = 98637 ; free virtual = 132369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3531.648 ; gain = 369.328 ; free physical = 98637 ; free virtual = 132369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3531.648 ; gain = 369.328 ; free physical = 98625 ; free virtual = 132358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port CE in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[47] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[46] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[45] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[44] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[43] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[42] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[41] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[40] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[39] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[38] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[37] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[36] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[35] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[34] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[33] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[32] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[31] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[30] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[29] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[28] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[27] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[26] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[25] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[24] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3531.648 ; gain = 369.328 ; free physical = 98604 ; free virtual = 132341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3854.039 ; gain = 691.719 ; free physical = 98590 ; free virtual = 132321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3854.039 ; gain = 691.719 ; free physical = 98590 ; free virtual = 132321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3873.070 ; gain = 710.750 ; free physical = 98574 ; free virtual = 132305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3879.008 ; gain = 716.688 ; free physical = 98648 ; free virtual = 132379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3879.008 ; gain = 716.688 ; free physical = 98648 ; free virtual = 132379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3879.008 ; gain = 716.688 ; free physical = 98648 ; free virtual = 132379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3879.008 ; gain = 716.688 ; free physical = 98648 ; free virtual = 132379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3879.008 ; gain = 716.688 ; free physical = 98648 ; free virtual = 132379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3879.008 ; gain = 716.688 ; free physical = 98648 ; free virtual = 132379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xbip_dsp48e2_wrapper_v3_0 | Dynamic     | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     1|
|2     |DSP_A_B_DATA    |     1|
|3     |DSP_C_DATA      |     1|
|4     |DSP_MULTIPLIER  |     1|
|5     |DSP_M_DATA      |     1|
|6     |DSP_OUTPUT      |     1|
|7     |DSP_PREADD      |     1|
|8     |DSP_PREADD_DATA |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3879.008 ; gain = 716.688 ; free physical = 98648 ; free virtual = 132379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3879.008 ; gain = 617.938 ; free physical = 98648 ; free virtual = 132379
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3879.016 ; gain = 716.688 ; free physical = 98648 ; free virtual = 132379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3879.016 ; gain = 0.000 ; free physical = 98657 ; free virtual = 132388
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3910.695 ; gain = 0.000 ; free physical = 98732 ; free virtual = 132463
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

Synth Design complete, checksum: f182dcfe
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3910.695 ; gain = 756.375 ; free physical = 98777 ; free virtual = 132508
INFO: [Common 17-1381] The checkpoint '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev5/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/xbip_multadd_0_synth_1/xbip_multadd_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xbip_multadd_0, cache-ID = f7c4f2fbd8b059a5
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev5/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/xbip_multadd_0_synth_1/xbip_multadd_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xbip_multadd_0_utilization_synth.rpt -pb xbip_multadd_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 16:29:25 2024...
