<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Xinu: /u/riker/u88/kreiderj/os/xinu-x86/system/early_imr.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Xinu
   &#160;<span id="projectnumber">Release</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('early__imr_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">early_imr.c</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * early_imr.c</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, 2013 Intel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * This program is free software; you can redistribute it and/or</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * modify it under the terms of the GNU General Public License</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * as published by the Free Software Foundation; version 2</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * of the License.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &lt;xinu.h&gt;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define INTEL_CLN_SB_CMD_ADDR   (0x000000D0)</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define INTEL_CLN_SB_DATA_ADDR  (0x000000D4)</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define INTEL_CLN_SB_MCR_SHIFT  (24)</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define INTEL_CLN_SB_PORT_SHIFT (16)</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define INTEL_CLN_SB_REG_SHIFT  (8)</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define INTEL_CLN_SB_BYTEEN (0xF0)  </span><span class="comment">/* Enable all 32 bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* IMR related reg address */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define CFG_READ_OPCODE     (0x10)  </span><span class="comment">/* Control Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define CFG_WRITE_OPCODE    (0x11)  </span><span class="comment">/* Control write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define DRAM_IMR0L      (0x40)  </span><span class="comment">/* IMR0RL address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define DRAM_IMR0H      (0x41)  </span><span class="comment">/* IMR0RL address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define DRAM_IMR0RM     (0x42)  </span><span class="comment">/* IMR0RM address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define DRAM_IMR0WM     (0x43)  </span><span class="comment">/* IMR0WM address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define DRAM_IMR1L              (0x44)  </span><span class="comment">/* IMR1L address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define DRAM_IMR1H              (0x45)  </span><span class="comment">/* IMR1H address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define DRAM_IMR1RM             (0x46)  </span><span class="comment">/* IMR1RM address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define DRAM_IMR1WM             (0x47)  </span><span class="comment">/* IMR1WM address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define DRAM_IMR3L      (0x4C)  </span><span class="comment">/* IMR3L address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define DRAM_IMR3H      (0x4D)  </span><span class="comment">/* IMR3H address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define DRAM_IMR3RM     (0x4E)  </span><span class="comment">/* IMR3RM address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define DRAM_IMR3WM     (0x4F)  </span><span class="comment">/* IMR3WM address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define DRAM_IMR7L      (0x5C)  </span><span class="comment">/* IMR7RM address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define DRAM_IMR7H      (0x5D)  </span><span class="comment">/* IMR7RM address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define DRAM_IMR7RM     (0x5E)  </span><span class="comment">/* IMR7RM address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define DRAM_IMR7WM     (0x5F)  </span><span class="comment">/* IMR7WM address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define IMR_WRITE_ENABLE_ALL    (0xFFFFFFFF)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define IMR_READ_ENABLE_ALL (0xBFFFFFFF)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define IMR_BASE_ADDR       (0x0000)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define IMR_LOCK_BIT        (0x80000000)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* Mask of the last 2 bit of IMR address [23:2] */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define IMR_MASK        (0xFFFFFC)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Mask that enables IMR access for Non-SMM Core, Core Snoops Only.*/</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define IMR_SNOOP_NON_SMM_ENABLE        (0x40000001)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* Mask that enables IMR access for Non-SMM Core Only.*/</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define IMR_NON_SMM_ENABLE              (0x00000001)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    SB_ID_HUNIT = 0x03,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    SB_ID_THERMAL = 0x04,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    SB_ID_ESRAM = 0x05,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;}cln_sb_id;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">static</span> uint32 sb_pcidev;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keywordtype">void</span> intel_cln_early_sb_read_reg(cln_sb_id <span class="keywordtype">id</span>, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> reg, uint32 *data)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    uint32 msg = (cmd &lt;&lt; INTEL_CLN_SB_MCR_SHIFT) |</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;          ((<span class="keywordtype">id</span> &lt;&lt; INTEL_CLN_SB_PORT_SHIFT) &amp; 0xFF0000)|</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;          ((reg &lt;&lt; INTEL_CLN_SB_REG_SHIFT) &amp; 0xFF00)|</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;          INTEL_CLN_SB_BYTEEN;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">if</span> (data == NULL) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    }</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    pci_write_config_dword(sb_pcidev, INTEL_CLN_SB_CMD_ADDR, msg);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    pci_read_config_dword(sb_pcidev, INTEL_CLN_SB_DATA_ADDR, data);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keywordtype">void</span> intel_cln_early_sb_write_reg(cln_sb_id <span class="keywordtype">id</span>, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> reg, uint32 data)</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    uint32 msg = (cmd &lt;&lt; INTEL_CLN_SB_MCR_SHIFT) |</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;          ((<span class="keywordtype">id</span> &lt;&lt; INTEL_CLN_SB_PORT_SHIFT) &amp; 0xFF0000)|</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;          ((reg &lt;&lt; INTEL_CLN_SB_REG_SHIFT) &amp; 0xFF00)|</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;          INTEL_CLN_SB_BYTEEN;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    pci_write_config_dword(sb_pcidev, INTEL_CLN_SB_DATA_ADDR, data);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    pci_write_config_dword(sb_pcidev, INTEL_CLN_SB_CMD_ADDR, msg);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* Clanton hardware */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define PCI_VENDOR_ID_INTEL     0x8086</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define PCI_DEVICE_ID_CLANTON_SB    0x0958</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> intel_cln_early_sb_probe(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordtype">int</span> sb_dev;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    sb_dev = find_pci_device(PCI_DEVICE_ID_CLANTON_SB, PCI_VENDOR_ID_INTEL, 0);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">if</span> (sb_dev &lt; 0) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        kprintf(<span class="stringliteral">&quot;%s(): error finding PCI device DID 0x%x\n&quot;</span>,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            __FUNCTION__, PCI_DEVICE_ID_CLANTON_SB);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <span class="comment">// Reflect the error.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="keywordflow">return</span> sb_dev;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">//kprintf(&quot;%s(): found PCI device DID 0x%x sb_dev 0x%x\n&quot;, __FUNCTION__, PCI_DEVICE_ID_CLANTON_SB, sb_dev);</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> cln_remove_imr(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> reg_l, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> reg_h, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> reg_rm, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> reg_wm)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    intel_cln_early_sb_write_reg(SB_ID_ESRAM, CFG_WRITE_OPCODE, reg_rm, IMR_READ_ENABLE_ALL);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    intel_cln_early_sb_write_reg(SB_ID_ESRAM, CFG_WRITE_OPCODE, reg_wm, IMR_WRITE_ENABLE_ALL);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    intel_cln_early_sb_write_reg(SB_ID_ESRAM, CFG_WRITE_OPCODE, reg_h, IMR_BASE_ADDR);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    intel_cln_early_sb_write_reg(SB_ID_ESRAM, CFG_WRITE_OPCODE, reg_l, IMR_BASE_ADDR);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> cln_remove_imr_grub(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;{</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    cln_remove_imr(DRAM_IMR0L, DRAM_IMR0H, DRAM_IMR0RM, DRAM_IMR0WM);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;}</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> cln_remove_imr_boot_params(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;{</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    cln_remove_imr(DRAM_IMR1L, DRAM_IMR1H, DRAM_IMR1RM, DRAM_IMR1WM);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> cln_remove_imr_bzimage(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    cln_remove_imr(DRAM_IMR7L, DRAM_IMR7H, DRAM_IMR7RM, DRAM_IMR7WM);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keywordtype">int</span> remove_irm_protections(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    uint32 tmp_addr;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">if</span> (intel_cln_early_sb_probe() != 0) {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        kprintf(<span class="stringliteral">&quot;%s() error probing for IRM device\n&quot;</span>, __FUNCTION__);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="comment">/* Critial error - bail out */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="keywordflow">return</span> SYSERR;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    }</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    intel_cln_early_sb_read_reg(SB_ID_ESRAM, CFG_READ_OPCODE, DRAM_IMR3L, &amp;tmp_addr);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">if</span> (tmp_addr &amp; IMR_LOCK_BIT) {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="keywordflow">return</span> SYSERR;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    }</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordflow">if</span> (tmp_addr) {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        intel_cln_early_sb_write_reg(SB_ID_ESRAM, CFG_WRITE_OPCODE, DRAM_IMR3RM, IMR_READ_ENABLE_ALL);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        intel_cln_early_sb_write_reg(SB_ID_ESRAM, CFG_WRITE_OPCODE, DRAM_IMR3WM, IMR_WRITE_ENABLE_ALL);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    cln_remove_imr_boot_params();</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    cln_remove_imr_bzimage();</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    cln_remove_imr_grub();</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">//kprintf(&quot;%s() complete\n&quot;, __FUNCTION__);</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">return</span> OK;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;}</div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e8522150b400a43ebfdbd1fed060b8e2.html">system</a></li><li class="navelem"><b>early_imr.c</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
