<stg><name>matmul.1_Loop_VITIS_LOOP_112_1_proc</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %o_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %o_vec

]]></Node>
<StgValue><ssdm name="o_vec_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:4 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %o_vec_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln112 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln112"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln112

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %muxLogicAXIMAddr_to_empty = muxlogic i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:8 %muxLogicAXIMBurst_to_empty = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
newFuncRoot:9 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem1_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0">
<![CDATA[
newFuncRoot:10 %call_ln112 = call void @matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1, i32 %gmem1, i62 %trunc_ln, i32 %res_stream

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0">
<![CDATA[
newFuncRoot:10 %call_ln112 = call void @matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1, i32 %gmem1, i62 %trunc_ln, i32 %res_stream

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1">
<![CDATA[
newFuncRoot:11 %muxLogicAXIMCE_to_empty_190 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_empty_190"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="26" st_id="5" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="27" st_id="6" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="28" st_id="7" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="29" st_id="8" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="30" st_id="9" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="31" st_id="10" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="32" st_id="11" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="33" st_id="12" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="34" st_id="13" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="35" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:0 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %o_vec, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="36" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_54, void @empty_53, void @empty_107, i32 16, i32 16, i32 16, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="14" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="39" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0">
<![CDATA[
newFuncRoot:13 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="o_vec" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="o_vec"/></StgValue>
</port>
<port id="54" name="gmem1" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="res_stream" dir="0" iftype="3">
<core>NULL</core><StgValue><ssdm name="res_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i64" to="o_vec_read" fromId="56" toId="15">
</dataflow>
<dataflow id="58" from="o_vec" to="o_vec_read" fromId="53" toId="15">
</dataflow>
<dataflow id="60" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="59" toId="16">
</dataflow>
<dataflow id="61" from="o_vec_read" to="trunc_ln" fromId="15" toId="16">
</dataflow>
<dataflow id="63" from="StgValue_62" to="trunc_ln" fromId="62" toId="16">
</dataflow>
<dataflow id="65" from="StgValue_64" to="trunc_ln" fromId="64" toId="16">
</dataflow>
<dataflow id="66" from="trunc_ln" to="sext_ln112" fromId="16" toId="17">
</dataflow>
<dataflow id="67" from="gmem1" to="gmem1_addr" fromId="54" toId="18">
</dataflow>
<dataflow id="68" from="sext_ln112" to="gmem1_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="69" from="gmem1_addr" to="muxLogicAXIMAddr_to_empty" fromId="18" toId="19">
</dataflow>
<dataflow id="71" from="StgValue_70" to="muxLogicAXIMBurst_to_empty" fromId="70" toId="20">
</dataflow>
<dataflow id="73" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty" fromId="72" toId="21">
</dataflow>
<dataflow id="74" from="gmem1_addr" to="empty" fromId="18" toId="21">
</dataflow>
<dataflow id="75" from="StgValue_70" to="empty" fromId="70" toId="21">
</dataflow>
<dataflow id="77" from="matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1" to="call_ln112" fromId="76" toId="22">
</dataflow>
<dataflow id="78" from="gmem1" to="call_ln112" fromId="54" toId="22">
</dataflow>
<dataflow id="79" from="trunc_ln" to="call_ln112" fromId="16" toId="22">
</dataflow>
<dataflow id="80" from="res_stream" to="call_ln112" fromId="55" toId="22">
</dataflow>
<dataflow id="81" from="matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1" to="call_ln112" fromId="76" toId="23">
</dataflow>
<dataflow id="82" from="gmem1" to="call_ln112" fromId="54" toId="23">
</dataflow>
<dataflow id="83" from="trunc_ln" to="call_ln112" fromId="16" toId="23">
</dataflow>
<dataflow id="84" from="res_stream" to="call_ln112" fromId="55" toId="23">
</dataflow>
<dataflow id="86" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_190" fromId="85" toId="25">
</dataflow>
<dataflow id="87" from="gmem1_addr" to="empty_190" fromId="18" toId="25">
</dataflow>
<dataflow id="88" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_190" fromId="85" toId="26">
</dataflow>
<dataflow id="89" from="gmem1_addr" to="empty_190" fromId="18" toId="26">
</dataflow>
<dataflow id="90" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_190" fromId="85" toId="27">
</dataflow>
<dataflow id="91" from="gmem1_addr" to="empty_190" fromId="18" toId="27">
</dataflow>
<dataflow id="92" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_190" fromId="85" toId="28">
</dataflow>
<dataflow id="93" from="gmem1_addr" to="empty_190" fromId="18" toId="28">
</dataflow>
<dataflow id="94" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_190" fromId="85" toId="29">
</dataflow>
<dataflow id="95" from="gmem1_addr" to="empty_190" fromId="18" toId="29">
</dataflow>
<dataflow id="96" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_190" fromId="85" toId="30">
</dataflow>
<dataflow id="97" from="gmem1_addr" to="empty_190" fromId="18" toId="30">
</dataflow>
<dataflow id="98" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_190" fromId="85" toId="31">
</dataflow>
<dataflow id="99" from="gmem1_addr" to="empty_190" fromId="18" toId="31">
</dataflow>
<dataflow id="100" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_190" fromId="85" toId="32">
</dataflow>
<dataflow id="101" from="gmem1_addr" to="empty_190" fromId="18" toId="32">
</dataflow>
<dataflow id="102" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_190" fromId="85" toId="33">
</dataflow>
<dataflow id="103" from="gmem1_addr" to="empty_190" fromId="18" toId="33">
</dataflow>
<dataflow id="104" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_190" fromId="85" toId="34">
</dataflow>
<dataflow id="105" from="gmem1_addr" to="empty_190" fromId="18" toId="34">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="106" toId="35">
</dataflow>
<dataflow id="108" from="o_vec" to="specstablecontent_ln0" fromId="53" toId="35">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specstablecontent_ln0" fromId="109" toId="35">
</dataflow>
<dataflow id="112" from="p_str" to="specstablecontent_ln0" fromId="111" toId="35">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="36">
</dataflow>
<dataflow id="115" from="res_stream" to="specinterface_ln0" fromId="55" toId="36">
</dataflow>
<dataflow id="117" from="empty_69" to="specinterface_ln0" fromId="116" toId="36">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="36">
</dataflow>
<dataflow id="120" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="36">
</dataflow>
<dataflow id="122" from="empty_107" to="specinterface_ln0" fromId="121" toId="36">
</dataflow>
<dataflow id="123" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="36">
</dataflow>
<dataflow id="124" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="36">
</dataflow>
<dataflow id="125" from="empty_107" to="specinterface_ln0" fromId="121" toId="36">
</dataflow>
<dataflow id="126" from="empty_107" to="specinterface_ln0" fromId="121" toId="36">
</dataflow>
<dataflow id="127" from="empty_107" to="specinterface_ln0" fromId="121" toId="36">
</dataflow>
<dataflow id="128" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="36">
</dataflow>
<dataflow id="129" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="36">
</dataflow>
<dataflow id="130" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="36">
</dataflow>
<dataflow id="131" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="36">
</dataflow>
<dataflow id="132" from="empty_107" to="specinterface_ln0" fromId="121" toId="36">
</dataflow>
<dataflow id="133" from="empty_107" to="specinterface_ln0" fromId="121" toId="36">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="36">
</dataflow>
<dataflow id="136" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="36">
</dataflow>
<dataflow id="137" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="36">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="37">
</dataflow>
<dataflow id="139" from="gmem1" to="specinterface_ln0" fromId="54" toId="37">
</dataflow>
<dataflow id="141" from="empty_51" to="specinterface_ln0" fromId="140" toId="37">
</dataflow>
<dataflow id="142" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="37">
</dataflow>
<dataflow id="143" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="37">
</dataflow>
<dataflow id="144" from="empty_107" to="specinterface_ln0" fromId="121" toId="37">
</dataflow>
<dataflow id="145" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="37">
</dataflow>
<dataflow id="146" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="37">
</dataflow>
<dataflow id="148" from="empty_54" to="specinterface_ln0" fromId="147" toId="37">
</dataflow>
<dataflow id="150" from="empty_53" to="specinterface_ln0" fromId="149" toId="37">
</dataflow>
<dataflow id="151" from="empty_107" to="specinterface_ln0" fromId="121" toId="37">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="37">
</dataflow>
<dataflow id="154" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="37">
</dataflow>
<dataflow id="155" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="37">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="37">
</dataflow>
<dataflow id="158" from="empty_107" to="specinterface_ln0" fromId="121" toId="37">
</dataflow>
<dataflow id="159" from="empty_107" to="specinterface_ln0" fromId="121" toId="37">
</dataflow>
<dataflow id="160" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="37">
</dataflow>
<dataflow id="161" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="37">
</dataflow>
<dataflow id="162" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="37">
</dataflow>
<dataflow id="163" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_190" fromId="85" toId="38">
</dataflow>
<dataflow id="164" from="gmem1_addr" to="empty_190" fromId="18" toId="38">
</dataflow>
</dataflows>


</stg>
