// Seed: 1587616011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output wand id_2,
    output wand id_3,
    input wire id_4,
    output uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    input uwire id_8
);
  assign id_3 = id_8;
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_10, id_11, id_10, id_10
  );
endmodule
