
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.42

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx$_DFFE_PN1P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ tx$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.15    0.15   library removal time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: data_in[0] (input port clocked by core_clock)
Endpoint: data_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ data_in[0] (in)
                                         data_in[0] (net)
                  0.00    0.00    0.20 ^ _154_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.11    0.31 ^ _154_/X (sky130_fd_sc_hd__mux2_2)
                                         _009_ (net)
                  0.03    0.00    0.31 ^ data_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_index[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    21    0.08    0.74    1.02    1.22 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.74    0.00    1.22 ^ bit_index[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.22   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_index[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.03    5.03   library recovery time
                                  5.03   data required time
-----------------------------------------------------------------------------
                                  5.03   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                  3.82   slack (MET)


Startpoint: state[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     7    0.01    0.09    0.39    0.39 v state[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[0] (net)
                  0.09    0.00    0.39 v _116_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.06    0.23    0.62 v _116_/X (sky130_fd_sc_hd__or2_1)
                                         _070_ (net)
                  0.06    0.00    0.62 v _117_/A (sky130_fd_sc_hd__buf_6)
     5    0.02    0.03    0.13    0.75 v _117_/X (sky130_fd_sc_hd__buf_6)
                                         _071_ (net)
                  0.03    0.00    0.75 v _153_/A (sky130_fd_sc_hd__nor3b_4)
     8    0.03    0.35    0.34    1.08 ^ _153_/Y (sky130_fd_sc_hd__nor3b_4)
                                         _038_ (net)
                  0.35    0.00    1.08 ^ _154_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    1.45 v _154_/X (sky130_fd_sc_hd__mux2_2)
                                         _009_ (net)
                  0.05    0.00    1.45 v data_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.45   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ data_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12    4.88   library setup time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  3.42   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_index[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    21    0.08    0.74    1.02    1.22 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.74    0.00    1.22 ^ bit_index[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.22   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_index[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.03    5.03   library recovery time
                                  5.03   data required time
-----------------------------------------------------------------------------
                                  5.03   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                  3.82   slack (MET)


Startpoint: state[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     7    0.01    0.09    0.39    0.39 v state[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[0] (net)
                  0.09    0.00    0.39 v _116_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.06    0.23    0.62 v _116_/X (sky130_fd_sc_hd__or2_1)
                                         _070_ (net)
                  0.06    0.00    0.62 v _117_/A (sky130_fd_sc_hd__buf_6)
     5    0.02    0.03    0.13    0.75 v _117_/X (sky130_fd_sc_hd__buf_6)
                                         _071_ (net)
                  0.03    0.00    0.75 v _153_/A (sky130_fd_sc_hd__nor3b_4)
     8    0.03    0.35    0.34    1.08 ^ _153_/Y (sky130_fd_sc_hd__nor3b_4)
                                         _038_ (net)
                  0.35    0.00    1.08 ^ _154_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    1.45 v _154_/X (sky130_fd_sc_hd__mux2_2)
                                         _009_ (net)
                  0.05    0.00    1.45 v data_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.45   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ data_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12    4.88   library setup time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  3.42   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.67e-04   4.68e-05   2.70e-10   3.14e-04  55.0%
Combinational          1.54e-04   1.03e-04   2.34e-10   2.57e-04  45.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.22e-04   1.49e-04   5.04e-10   5.71e-04 100.0%
                          73.8%      26.2%       0.0%
