///Register `HWCFGR1` reader
pub struct R(crate::R<HWCFGR1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<HWCFGR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<HWCFGR1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<HWCFGR1_SPEC>) -> Self {
        R(reader)
    }
}
///Register `HWCFGR1` writer
pub struct W(crate::W<HWCFGR1_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<HWCFGR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<HWCFGR1_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<HWCFGR1_SPEC>) -> Self {
        W(writer)
    }
}
///Field `CHMAP3` reader - Input channel mapping
pub type CHMAP3_R = crate::FieldReader<u8, u8>;
///Field `CHMAP3` writer - Input channel mapping
pub type CHMAP3_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HWCFGR1_SPEC, u8, u8, 5, O>;
///Field `CHMAP2` reader - Input channel mapping
pub type CHMAP2_R = crate::FieldReader<u8, u8>;
///Field `CHMAP2` writer - Input channel mapping
pub type CHMAP2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HWCFGR1_SPEC, u8, u8, 5, O>;
///Field `CHMAP1` reader - Input channel mapping
pub type CHMAP1_R = crate::FieldReader<u8, u8>;
///Field `CHMAP1` writer - Input channel mapping
pub type CHMAP1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HWCFGR1_SPEC, u8, u8, 5, O>;
///Field `CHMAP0` reader - Input channel mapping
pub type CHMAP0_R = crate::FieldReader<u8, u8>;
///Field `CHMAP0` writer - Input channel mapping
pub type CHMAP0_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HWCFGR1_SPEC, u8, u8, 5, O>;
impl R {
    ///Bits 0:4 - Input channel mapping
    #[inline(always)]
    pub fn chmap3(&self) -> CHMAP3_R {
        CHMAP3_R::new((self.bits & 0x1f) as u8)
    }
    ///Bits 8:12 - Input channel mapping
    #[inline(always)]
    pub fn chmap2(&self) -> CHMAP2_R {
        CHMAP2_R::new(((self.bits >> 8) & 0x1f) as u8)
    }
    ///Bits 16:20 - Input channel mapping
    #[inline(always)]
    pub fn chmap1(&self) -> CHMAP1_R {
        CHMAP1_R::new(((self.bits >> 16) & 0x1f) as u8)
    }
    ///Bits 24:28 - Input channel mapping
    #[inline(always)]
    pub fn chmap0(&self) -> CHMAP0_R {
        CHMAP0_R::new(((self.bits >> 24) & 0x1f) as u8)
    }
}
impl W {
    ///Bits 0:4 - Input channel mapping
    #[inline(always)]
    #[must_use]
    pub fn chmap3(&mut self) -> CHMAP3_W<0> {
        CHMAP3_W::new(self)
    }
    ///Bits 8:12 - Input channel mapping
    #[inline(always)]
    #[must_use]
    pub fn chmap2(&mut self) -> CHMAP2_W<8> {
        CHMAP2_W::new(self)
    }
    ///Bits 16:20 - Input channel mapping
    #[inline(always)]
    #[must_use]
    pub fn chmap1(&mut self) -> CHMAP1_W<16> {
        CHMAP1_W::new(self)
    }
    ///Bits 24:28 - Input channel mapping
    #[inline(always)]
    #[must_use]
    pub fn chmap0(&mut self) -> CHMAP0_W<24> {
        CHMAP0_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///Hardware Configuration Register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [hwcfgr1](index.html) module
pub struct HWCFGR1_SPEC;
impl crate::RegisterSpec for HWCFGR1_SPEC {
    type Ux = u32;
}
///`read()` method returns [hwcfgr1::R](R) reader structure
impl crate::Readable for HWCFGR1_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [hwcfgr1::W](W) writer structure
impl crate::Writable for HWCFGR1_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets HWCFGR1 to value 0x0302_0100
impl crate::Resettable for HWCFGR1_SPEC {
    const RESET_VALUE: Self::Ux = 0x0302_0100;
}
