//! Shared inline assembly framework.
//!
//! All four backends use the same 4-phase inline assembly processing:
//! 1. Classify constraints and assign registers (specific first, then scratch)
//! 2. Load input values into registers, pre-load read-write outputs
//! 3. Substitute operand references in template and emit
//! 4. Store output registers back to stack slots
//!
//! Each backend implements `InlineAsmEmitter` to provide arch-specific register
//! classification, loading, and storage. The shared `emit_inline_asm_common`
//! orchestrates the phases.

use std::borrow::Cow;
use crate::ir::reexports::{BlockId, Operand, Value};
use crate::common::types::{AddressSpace, IrType};
pub use crate::common::asm_constraints::constraint_is_immediate_only;
use super::state::CodegenState;

/// Operand classification for inline asm. Each backend classifies its constraints
/// into these categories so the shared framework can orchestrate register
/// assignment, tied operand resolution, and GCC numbering.
#[derive(Debug, Clone, PartialEq)]
pub enum AsmOperandKind {
    /// General-purpose register (e.g., x86 "r", ARM "r", RISC-V "r").
    GpReg,
    /// Floating-point register (RISC-V "f").
    FpReg,
    /// Memory operand (all arches "m").
    Memory,
    /// Specific named register (x86 "a"→"rax", RISC-V "a0", etc.).
    Specific(String),
    /// Tied to another operand by index (e.g., "0", "1").
    Tied(usize),
    /// Immediate value (RISC-V "I", "i", "n").
    Immediate,
    /// Address for atomic ops (RISC-V "A").
    Address,
    /// Zero-or-register (RISC-V "rJ", "J").
    ZeroOrReg,
    /// Condition code output (GCC =@cc<cond>, e.g. =@cce, =@ccne).
    /// The string is the condition suffix (e.g. "e", "ne", "s", "ns").
    ConditionCode(String),
    /// x87 FPU stack top register st(0), selected by "t" constraint.
    X87St0,
    /// x87 FPU stack second register st(1), selected by "u" constraint.
    X87St1,
    /// GP register with accessible high-byte form (x86 "Q" constraint).
    /// On x86-64, only rax/rbx/rcx/rdx have %ah/%bh/%ch/%dh forms.
    /// Used when the asm template uses the %h modifier to access the
    /// second byte (bits 8-15) of the register.
    QReg,
}

/// Per-operand state tracked by the shared inline asm framework.
/// Backends populate arch-specific fields (mem_addr, mem_offset, imm_value)
/// during constraint classification.
#[derive(Debug, Clone)]
pub struct AsmOperand {
    pub kind: AsmOperandKind,
    pub reg: String,
    /// High register for 64-bit register pairs on i686. Empty when not a pair.
    /// On i686, 64-bit values in "r" constraints require two 32-bit GP registers:
    /// `reg` holds the low 32 bits, `reg_hi` holds the high 32 bits.
    pub reg_hi: String,
    pub name: Option<String>,
    /// x86: memory address string like "offset(%rbp)".
    pub mem_addr: String,
    /// RISC-V/ARM: stack offset for memory/address operands.
    pub mem_offset: i64,
    /// Immediate value for "I"/"i" constraints.
    pub imm_value: Option<i64>,
    /// Symbol name for "i" constraint operands that reference global/function addresses.
    /// Used by %P and %a modifiers to emit raw symbol names in inline asm templates.
    pub imm_symbol: Option<String>,
    /// IR type of this operand, used for correctly-sized loads/stores.
    pub operand_type: IrType,
    /// Original constraint string, used for fallback decisions.
    pub constraint: String,
    /// Segment prefix for memory operands (e.g., "%gs:" or "%fs:").
    /// Set from AddressSpace for __seg_gs/__seg_fs pointer dereferences.
    pub seg_prefix: String,
}

impl AsmOperand {
    pub fn new(kind: AsmOperandKind, name: Option<String>) -> Self {
        Self { kind, reg: String::new(), reg_hi: String::new(), name, mem_addr: String::new(), mem_offset: 0, imm_value: None, imm_symbol: None, operand_type: IrType::I64, constraint: String::new(), seg_prefix: String::new() }
    }

    /// Copy register assignment and addressing metadata from another operand.
    /// Used for tied operands and "+" read-write propagation.
    pub fn copy_metadata_from(&mut self, source: &AsmOperand) {
        self.reg = source.reg.clone();
        self.reg_hi = source.reg_hi.clone();
        self.mem_addr = source.mem_addr.clone();
        self.mem_offset = source.mem_offset;
        if matches!(source.kind, AsmOperandKind::Memory) {
            self.kind = AsmOperandKind::Memory;
        } else if matches!(source.kind, AsmOperandKind::Address) {
            self.kind = AsmOperandKind::Address;
        } else if matches!(source.kind, AsmOperandKind::FpReg) {
            self.kind = AsmOperandKind::FpReg;
        } else if matches!(source.kind, AsmOperandKind::X87St0) {
            self.kind = AsmOperandKind::X87St0;
        } else if matches!(source.kind, AsmOperandKind::X87St1) {
            self.kind = AsmOperandKind::X87St1;
        }
    }
}

/// Trait that backends implement to provide architecture-specific inline asm behavior.
/// The shared `emit_inline_asm_common` function calls these methods to handle the
/// architecture-dependent parts of inline assembly processing.
pub trait InlineAsmEmitter {
    /// Mutable access to the codegen state (for emitting instructions).
    fn asm_state(&mut self) -> &mut CodegenState;

    /// Classify a constraint string into an AsmOperandKind, and optionally
    /// return the specific register name for Specific constraints.
    fn classify_constraint(&self, constraint: &str) -> AsmOperandKind;

    /// Set up arch-specific operand metadata after classification.
    /// Called once per operand. For memory/address operands, set mem_addr or mem_offset.
    /// For immediate operands, set imm_value.
    fn setup_operand_metadata(&self, op: &mut AsmOperand, val: &Operand, is_output: bool);

    /// Assign the next available scratch register for the given operand kind.
    /// `excluded` contains register names that are already claimed by specific-register
    /// constraints (e.g., "rcx" from "c" constraint) and must not be reused.
    fn assign_scratch_reg(&mut self, kind: &AsmOperandKind, excluded: &[String]) -> String;

    /// Load an input value into its assigned register. Called during Phase 2.
    fn load_input_to_reg(&mut self, op: &AsmOperand, val: &Operand, constraint: &str);

    /// Pre-load a read-write ("+") output's current value into its register.
    fn preload_readwrite_output(&mut self, op: &AsmOperand, ptr: &Value);

    /// Substitute operand references in a single template line and return the result.
    fn substitute_template_line(&self, line: &str, operands: &[AsmOperand], gcc_to_internal: &[usize], operand_types: &[IrType], goto_labels: &[(String, BlockId)]) -> String;

    /// Store an output register value back to its stack slot after the asm executes.
    /// `all_output_regs` contains the register names of ALL output operands, used to
    /// avoid clobbering other output registers when picking scratch registers.
    fn store_output_from_reg(&mut self, op: &AsmOperand, ptr: &Value, constraint: &str, all_output_regs: &[&str]);

    /// Resolve memory operand addresses that require indirection (non-alloca pointers).
    /// `excluded` contains registers claimed by specific-register constraints,
    /// used to avoid conflicts when allocating a temp register for the address.
    fn resolve_memory_operand(&mut self, _op: &mut AsmOperand, _val: &Operand, _excluded: &[String]) -> bool {
        false
    }

    /// Set up a memory operand for a register-to-memory fallback (e.g., "g" constraint
    /// on i686 when all GP registers are exhausted). Unlike `setup_operand_metadata` for
    /// Memory kind (which expects the value to be an address/pointer for "m" constraints),
    /// this sets up a direct memory reference to the value's stack slot. For non-alloca
    /// values, the slot holds the value directly at `offset(frame_pointer)`.
    /// Constants are promoted to immediates instead.
    fn setup_memory_fallback(&self, _op: &mut AsmOperand, _val: &Operand) {
        // Default: no-op. Only i686 needs this because it's the only backend that
        // can exhaust all GP registers. x86-64/ARM/RISC-V have enough registers.
    }

    /// Returns true if the given type requires a register pair for GP register constraints.
    /// On i686, 64-bit types (I64/U64) need two 32-bit registers to represent a single value.
    /// Defaults to false (most architectures have 64-bit GP registers).
    fn needs_register_pair(&self, _ty: IrType) -> bool { false }

    /// Reset scratch register allocation state (called at start of each inline asm).
    fn reset_scratch_state(&mut self);

    /// Check whether a constant value fits the immediate constraint range for a given
    /// constraint string. Backends can override this to provide architecture-specific
    /// immediate ranges. The default implementation uses x86 semantics.
    ///
    /// For example, on RISC-V the 'K' constraint means a 5-bit unsigned CSR immediate
    /// (0-31), while on x86 it means 0-255. Without this override, the shared framework
    /// would incorrectly promote values like 128 to immediates on RISC-V.
    fn constant_fits_immediate(&self, constraint: &str, value: i64) -> bool {
        constant_fits_immediate_constraint(constraint, value)
    }
}

/// Check whether a constraint string contains an immediate alternative character.
/// Used by both IR lowering (to decide whether to try constant evaluation) and
/// the shared inline asm framework (to promote GpReg operands to Immediate when
/// the input is a compile-time constant).
///
/// This covers the architecture-neutral immediate constraint letters ('I', 'i', 'n')
/// and the RISC-V 'K' constraint (5-bit unsigned CSR immediate, used in "rK" for
/// csrw/csrs/csrc instructions). Without recognizing 'K' here, the IR lowering
/// won't attempt constant evaluation for "rK" constraints, causing values like 0
/// to be materialized through stack spills instead of as bare immediates.
/// Other architecture-specific immediate letters (e.g., x86 'N', 'e') are handled
/// separately by each backend's `classify_constraint`.
pub fn constraint_has_immediate_alt(constraint: &str) -> bool {
    let stripped = constraint.trim_start_matches(['=', '+', '&', '%']);
    // Named tied operands ("[name]") don't have immediates
    if stripped.starts_with('[') && stripped.ends_with(']') {
        return false;
    }
    stripped.chars().any(|c| matches!(c, 'I' | 'i' | 'n' | 'K'))
}

/// Check whether a constant value fits the immediate constraint range for a given
/// multi-alternative constraint string. For example, x86 "Ir" with value 602 should
/// NOT be promoted to immediate (602 > 31), but "Ir" with value 5 should (5 <= 31).
///
/// x86 immediate constraint ranges (from GCC docs):
///   'i' - any integer constant (always fits)
///   'n' - any integer constant (always fits, same as 'i' for our purposes)
///   'I' - 0..31 (for shift counts / bit positions)
///   'N' - 0..255 (unsigned byte)
///   'e' - -(2^31)..((2^31)-1) (signed 32-bit)
///   'K' - 0..0xFF (same as N for our purposes)
///   'M' - 0..3 (for lea scale)
///   'L' - 0xFF, 0xFFFF (mask constants)
///   'J' - 0..0xFFFFFFFF (unsigned 32-bit)
///   'O' - 0..127 (unsigned 7-bit)
///
/// If the constraint contains 'i' or 'n', any constant fits. Otherwise, the value
/// must fit the range of at least one uppercase immediate letter present.
pub fn constant_fits_immediate_constraint(constraint: &str, value: i64) -> bool {
    let stripped = constraint.trim_start_matches(['=', '+', '&', '%']);
    // If constraint has 'i' or 'n', any constant value is accepted
    if stripped.contains('i') || stripped.contains('n') {
        return true;
    }
    // Check each uppercase immediate letter to see if value fits its range
    for ch in stripped.chars() {
        let fits = match ch {
            'I' => (0..=31).contains(&value),
            'N' | 'K' => (0..=255).contains(&value),
            'e' | 'E' => (-(1i64 << 31)..=((1i64 << 31) - 1)).contains(&value),
            'M' => (0..=3).contains(&value),
            'J' => (0..=0xFFFF_FFFF).contains(&value),
            'L' => value == 0xFF || value == 0xFFFF,
            'O' => (0..=127).contains(&value),
            'G' | 'H' => false, // floating-point immediate constraints, not integer
            _ => continue, // not an immediate constraint letter
        };
        if fits {
            return true;
        }
    }
    false
}

/// Check whether a constraint string contains a memory alternative character.
/// Handles both single-character ("m") and multi-character constraints ("rm", "mq").
/// Also recognizes "Q" which is an AArch64-specific memory constraint meaning
/// "a memory address with a single base register" (used for atomic ops like ldaxr/stlxr).
pub fn constraint_has_memory_alt(constraint: &str) -> bool {
    let stripped = constraint.trim_start_matches(['=', '+', '&', '%']);
    // Named tied operands ("[name]") are not memory constraints
    if stripped.starts_with('[') && stripped.ends_with(']') {
        return false;
    }
    // 'g' means "general operand" (register, memory, or immediate) — includes memory
    stripped.chars().any(|c| c == 'm' || c == 'Q' || c == 'g')
}

/// Check whether a constraint is memory-only (has memory alternative but no register
/// alternative). For constraints like "rm", "qm", "g" that allow both register and
/// memory, returns false — the backend will prefer registers, so the IR lowering
/// should provide a value (not an address). Only pure "m"/"o"/"V"/"Q" constraints need
/// the address for memory operand formatting.
/// Note: "Q" is AArch64-specific meaning "single base register memory address" and is
/// always memory-only (no register alternative), used for atomic ops like ldaxr/stlxr.
/// The `is_arm` flag controls whether 'Q' is treated as a memory constraint:
/// - On AArch64: 'Q' = memory-only (single base register addressing)
/// - On x86/x86-64: 'Q' = legacy byte register (rax/rbx/rcx/rdx with %h form)
/// - On RISC-V: 'Q' is not a standard constraint
pub fn constraint_is_memory_only(constraint: &str, is_arm: bool) -> bool {
    let stripped = constraint.trim_start_matches(['=', '+', '&', '%']);
    // Named tied operands ("[name]") are never memory-only
    if stripped.starts_with('[') && stripped.ends_with(']') {
        return false;
    }
    // 'Q' is memory-only ONLY on AArch64; on x86 it's a register constraint.
    let has_mem = stripped.chars().any(|c| {
        matches!(c, 'm' | 'o' | 'V' | 'p') || (c == 'Q' && is_arm)
    });
    if !has_mem {
        return false;
    }
    // Check for any register alternative (GP, FP, or specific register)
    let has_reg = stripped.chars().any(|c| matches!(c,
        'r' | 'q' | 'R' | 'l' |           // GP register
        'g' |                              // general (reg + mem + imm)
        'x' | 'v' | 'Y' |                 // FP register
        'a' | 'b' | 'c' | 'd' | 'S' | 'D' // specific register
    ));
    // Also check for tied operand (digits) — those get a register
    let has_tied = stripped.chars().any(|c| c.is_ascii_digit());
    !has_reg && !has_tied
}

/// Check whether a constraint requires an address (lvalue) rather than a value (rvalue).
/// This covers both memory-only constraints (m, o, V, Q) and address constraints.
///
/// The `is_riscv` flag controls whether "A" is treated as an address constraint:
/// - On RISC-V, "A" means "address operand for AMO/LR/SC instructions" — the inline
///   asm template receives the address in a register, formatted as "(reg)".
/// - On x86, "A" means the accumulator register (rax/eax:edx), NOT an address.
///
/// This is used by the IR lowering to decide whether to call lower_lvalue() (getting
/// the address) or lower_expr() (loading the value) for inline asm input operands.
pub fn constraint_needs_address(constraint: &str, is_riscv: bool, is_arm: bool) -> bool {
    if constraint_is_memory_only(constraint, is_arm) {
        return true;
    }
    // RISC-V "A" constraint: address for AMO/LR/SC instructions
    if is_riscv {
        let stripped = constraint.trim_start_matches(['=', '+', '&', '%']);
        if stripped == "A" {
            return true;
        }
    }
    false
}

/// Expand GCC dialect alternatives in an inline assembly template string.
///
/// GCC inline assembly supports dialect alternatives: `{att|intel}` where the
/// first alternative is AT&T syntax and the second is Intel syntax. Since our
/// compiler always emits AT&T syntax, we select the first alternative from each
/// `{...|...}` group.
///
/// Examples:
///   `pushf{l|d}`           -> `pushfl`
///   `mov{l}\t{%0, %1|%1, %0}` -> `movl\t%0, %1`
///   `pop{l}\t%0`           -> `popl\t%0`
///   `no_braces`            -> `no_braces`    (unchanged)
///
/// This handles the syntax used in GCC's `<cpuid.h>` for i686 CPUID detection.
pub fn expand_dialect_alternatives(template: &str) -> Cow<'_, str> {
    // Fast path: if there are no braces, return as-is
    if !template.contains('{') {
        return Cow::Borrowed(template);
    }

    let mut result = String::with_capacity(template.len());
    let chars: Vec<char> = template.chars().collect();
    let mut i = 0;
    while i < chars.len() {
        if chars[i] == '%' && i + 1 < chars.len() && chars[i + 1] == '{' {
            // GCC escape sequence %{ -> literal '{'
            result.push('{');
            i += 2;
        } else if chars[i] == '%' && i + 1 < chars.len() && chars[i + 1] == '}' {
            // GCC escape sequence %} -> literal '}'
            result.push('}');
            i += 2;
        } else if chars[i] == '{' {
            // Could be a dialect alternatives group {att|intel} or literal braces
            // used in ARM NEON instructions like ld1 {v0.4s}, [x0].
            // Scan ahead to find matching '}' and check for '|'.
            let brace_start = i;
            i += 1; // skip '{'
            let start = i;
            let mut depth = 1;
            let mut pipe_pos = None;
            // Find the matching '}' and the '|' separator
            while i < chars.len() && depth > 0 {
                if chars[i] == '{' {
                    depth += 1;
                } else if chars[i] == '}' {
                    depth -= 1;
                    if depth == 0 { break; }
                } else if chars[i] == '|' && depth == 1 && pipe_pos.is_none() {
                    pipe_pos = Some(i);
                }
                i += 1;
            }
            if let Some(p) = pipe_pos {
                // This IS a dialect alternatives group: {alt1|alt2}
                // Extract the first alternative (before '|')
                let alt: String = chars[start..p].iter().collect();
                result.push_str(&alt);
            } else {
                // No pipe found: these are literal braces (e.g., ARM NEON {v0.4s}).
                // Preserve the braces and their content as-is.
                let content: String = chars[brace_start..i].iter().collect();
                result.push_str(&content);
                if i < chars.len() && chars[i] == '}' {
                    result.push('}');
                }
            }
            if i < chars.len() && chars[i] == '}' {
                i += 1; // skip '}'
            }
        } else {
            result.push(chars[i]);
            i += 1;
        }
    }
    Cow::Owned(result)
}

/// Shared inline assembly emission logic. All four backends call this from their
/// `emit_inline_asm` implementation, providing an `InlineAsmEmitter` to handle
/// arch-specific details.
pub fn emit_inline_asm_common(
    emitter: &mut dyn InlineAsmEmitter,
    template: &str,
    outputs: &[(String, Value, Option<String>)],
    inputs: &[(String, Operand, Option<String>)],
    clobbers: &[String],
    operand_types: &[IrType],
    goto_labels: &[(String, BlockId)],
    input_symbols: &[Option<String>],
) {
    emit_inline_asm_common_impl(emitter, template, outputs, inputs, clobbers, operand_types, goto_labels, input_symbols, &[]);
}

pub fn emit_inline_asm_common_impl(
    emitter: &mut dyn InlineAsmEmitter,
    template: &str,
    outputs: &[(String, Value, Option<String>)],
    inputs: &[(String, Operand, Option<String>)],
    clobbers: &[String],
    operand_types: &[IrType],
    goto_labels: &[(String, BlockId)],
    input_symbols: &[Option<String>],
    seg_overrides: &[AddressSpace],
) {
    emitter.reset_scratch_state();

    // Phase 1: Classify all operands and assign registers
    let (mut operands, input_tied_to) = classify_all_operands(emitter, outputs, inputs);
    // Pre-populate operand types early so assign_scratch_registers can use them
    // for register pair decisions on i686 (64-bit types need two 32-bit registers).
    for (i, ty) in operand_types.iter().enumerate() {
        if i < operands.len() {
            operands[i].operand_type = *ty;
        }
    }
    resolve_symbols_and_immediates(&mut operands, outputs, input_symbols);
    let specific_regs = collect_excluded_registers(&operands, clobbers);
    assign_scratch_registers(emitter, &mut operands, &input_tied_to, &specific_regs, outputs, inputs);
    resolve_tied_and_types(&mut operands, &input_tied_to, outputs, operand_types);
    let (_, gcc_to_internal) = finalize_operands_and_build_gcc_map(
        emitter, &mut operands, outputs, inputs, &specific_regs, seg_overrides,
    );

    // Phase 2: Load input values into their assigned registers
    load_inputs(emitter, &operands, outputs, inputs);

    // Phase 3: Substitute operand references in template and emit
    // First, expand GCC dialect alternatives {att|intel} -> att
    let expanded = expand_dialect_alternatives(template);
    let lines: Vec<&str> = expanded.split('\n').collect();
    for line in &lines {
        let line = line.trim().trim_start_matches('\t').trim();
        if line.is_empty() {
            continue;
        }
        let resolved = emitter.substitute_template_line(line, &operands, &gcc_to_internal, operand_types, goto_labels);
        emitter.asm_state().emit_fmt(format_args!("    {}", resolved));
    }

    // Phase 4: Store output register values back to their stack slots
    let all_output_regs: Vec<&str> = outputs.iter().enumerate()
        .filter(|(_, (c, _, _))| c.contains('=') || c.contains('+'))
        .map(|(i, _)| operands[i].reg.as_str())
        .collect();
    for (i, (constraint, ptr, _)) in outputs.iter().enumerate() {
        if constraint.contains('=') || constraint.contains('+') {
            emitter.store_output_from_reg(&operands[i], ptr, constraint, &all_output_regs);
        }
    }
}

/// Phase 1a: Classify all output and input operands, returning the operand
/// vector and the input-tied-to mapping.
fn classify_all_operands(
    emitter: &mut dyn InlineAsmEmitter,
    outputs: &[(String, Value, Option<String>)],
    inputs: &[(String, Operand, Option<String>)],
) -> (Vec<AsmOperand>, Vec<Option<usize>>) {
    let total_operands = outputs.len() + inputs.len();
    let mut operands: Vec<AsmOperand> = Vec::with_capacity(total_operands);

    // Classify outputs
    for (constraint, ptr, name) in outputs {
        let kind = emitter.classify_constraint(constraint);
        let mut op = AsmOperand::new(kind, name.clone());
        op.constraint = constraint.clone();
        if let AsmOperandKind::Specific(ref reg) = op.kind {
            op.reg = reg.clone();
        }
        let val = Operand::Value(*ptr);
        emitter.setup_operand_metadata(&mut op, &val, true);
        operands.push(op);
    }

    // Track which inputs are tied (to avoid assigning scratch regs)
    let mut input_tied_to: Vec<Option<usize>> = Vec::with_capacity(inputs.len());

    // Classify inputs
    for (constraint, val, name) in inputs {
        // Handle named tied operands: "[name]" resolves to the output with that name
        let kind = if constraint.starts_with('[') && constraint.ends_with(']') {
            let tied_name = &constraint[1..constraint.len()-1];
            let tied_idx = outputs.iter().position(|(_, _, oname)| {
                oname.as_deref() == Some(tied_name)
            });
            if let Some(idx) = tied_idx {
                AsmOperandKind::Tied(idx)
            } else {
                emitter.classify_constraint(constraint)
            }
        } else {
            emitter.classify_constraint(constraint)
        };
        let mut op = AsmOperand::new(kind.clone(), name.clone());
        op.constraint = constraint.clone();
        if let AsmOperandKind::Specific(ref reg) = op.kind {
            op.reg = reg.clone();
        }
        if let AsmOperandKind::Tied(idx) = &kind {
            input_tied_to.push(Some(*idx));
        } else {
            input_tied_to.push(None);
        }
        emitter.setup_operand_metadata(&mut op, val, false);

        // For multi-alternative constraints (e.g., "Ir", "ri", "In") that were classified
        // as GpReg but have a constant input value, promote to Immediate so the value
        // is emitted as $value instead of loaded into a register. Only do this when
        // the constraint actually contains an immediate alternative character AND the
        // constant value fits the range of that immediate constraint.
        if matches!(op.kind, AsmOperandKind::GpReg | AsmOperandKind::QReg) {
            if let Operand::Const(c) = val {
                if let Some(v) = c.to_i64() {
                    if emitter.constant_fits_immediate(constraint, v) {
                        op.imm_value = Some(v);
                        op.kind = AsmOperandKind::Immediate;
                    }
                }
            }
        }

        // For pure immediate constraints ("i", "n", etc.) that were classified directly
        // as Immediate by classify_constraint, populate imm_value from the constant
        // operand. Without this, the imm_value stays None and gets replaced with 0
        // in resolve_symbols_and_immediates, causing incorrect assembly output
        // (e.g., `bic x9, x10, 0` instead of `bic x9, x10, 36028797018963968`).
        if matches!(op.kind, AsmOperandKind::Immediate) && op.imm_value.is_none() {
            if let Operand::Const(c) = val {
                if let Some(v) = c.to_i64() {
                    op.imm_value = Some(v);
                }
            }
        }

        // For pure immediate-only constraints ("i", "n", etc.) that are still GpReg/QReg
        // because the operand is a Value (not a Const), promote to Immediate with a
        // placeholder value of 0. This happens in standalone bodies of static inline
        // functions where "i" constraint parameters can't be resolved to constants.
        // The standalone body is safe because: (1) always_inline functions are DCE'd
        // if never called directly, and (2) .pushsection metadata with 0 won't be
        // linked into the final binary. Without this, the backend would load the value
        // into a register and substitute the register name (e.g., "x9") into data
        // directives like .hword, causing linker errors ("undefined reference to x9").
        if matches!(op.kind, AsmOperandKind::GpReg | AsmOperandKind::QReg) && matches!(val, Operand::Value(_))
            && constraint_is_immediate_only(constraint) {
                op.imm_value = Some(0);
                op.kind = AsmOperandKind::Immediate;
            }

        operands.push(op);
    }

    (operands, input_tied_to)
}

/// Phase 1b: Resolve input symbol names and handle unresolved immediates.
fn resolve_symbols_and_immediates(
    operands: &mut [AsmOperand],
    outputs: &[(String, Value, Option<String>)],
    input_symbols: &[Option<String>],
) {
    let num_outputs = outputs.len();

    // Populate symbol names for input operands from input_symbols.
    for (i, sym) in input_symbols.iter().enumerate() {
        let op_idx = num_outputs + i;
        if op_idx < operands.len() {
            if let Some(ref s) = sym {
                operands[op_idx].imm_symbol = Some(s.clone());
                // Promote to Immediate so the symbol is emitted directly
                if matches!(operands[op_idx].kind, AsmOperandKind::GpReg | AsmOperandKind::QReg) {
                    operands[op_idx].kind = AsmOperandKind::Immediate;
                }
            }
        }
    }

    // For "+" read-write constraints, copy imm_symbol from synthetic inputs to outputs
    {
        let mut plus_idx = 0;
        for (i, (constraint, _, _)) in outputs.iter().enumerate() {
            if constraint.contains('+') {
                let plus_input_idx = num_outputs + plus_idx;
                if plus_input_idx < operands.len() {
                    if let Some(ref sym) = operands[plus_input_idx].imm_symbol.clone() {
                        operands[i].imm_symbol = Some(sym.clone());
                    }
                }
                plus_idx += 1;
            }
        }
    }

    // For Immediate operands that have neither an imm_value nor an imm_symbol,
    // resolve to either a placeholder $0 or fall back to GpReg.
    for op in operands.iter_mut() {
        if matches!(op.kind, AsmOperandKind::Immediate) && op.imm_value.is_none() && op.imm_symbol.is_none() {
            if constraint_is_immediate_only(&op.constraint) {
                op.imm_value = Some(0);
            } else {
                op.kind = AsmOperandKind::GpReg;
            }
        }
    }
}

/// Phase 1c: Collect registers excluded from scratch allocation (specific-register
/// constraints and clobber registers).
fn collect_excluded_registers(
    operands: &[AsmOperand],
    clobbers: &[String],
) -> Vec<String> {
    let mut specific_regs: Vec<String> = operands.iter()
        .filter(|op| matches!(op.kind, AsmOperandKind::Specific(_)))
        .map(|op| op.reg.clone())
        .collect();

    for clobber in clobbers {
        if clobber == "cc" || clobber == "memory" {
            continue;
        }
        specific_regs.push(clobber.clone());
        // ARM64: wN and xN are the same physical register
        if let Some(suffix) = clobber.strip_prefix('w') {
            if suffix.chars().all(|c| c.is_ascii_digit()) {
                specific_regs.push(format!("x{}", suffix));
            }
        } else if let Some(suffix) = clobber.strip_prefix('x') {
            if suffix.chars().all(|c| c.is_ascii_digit()) {
                specific_regs.push(format!("w{}", suffix));
            }
        } else if let Some(suffix) = clobber.strip_prefix('r') {
            // GCC treats r0-r30 as aliases for x0-x30 on AArch64.
            if suffix.chars().all(|c| c.is_ascii_digit()) {
                if let Ok(n) = suffix.parse::<u32>() {
                    if n <= 30 {
                        specific_regs.push(format!("x{}", n));
                        specific_regs.push(format!("w{}", n));
                    }
                }
            }
        }
        // ARM64: v/d/s/q registers are all views of the same physical FP/SIMD register.
        // Add all aliases so scratch allocation avoids conflicts.
        let fp_suffix = clobber.strip_prefix('v')
            .or_else(|| clobber.strip_prefix('d'))
            .or_else(|| clobber.strip_prefix('s'))
            .or_else(|| clobber.strip_prefix('q'));
        if let Some(suffix) = fp_suffix {
            if !suffix.is_empty() && suffix.chars().all(|c| c.is_ascii_digit()) {
                for prefix in &["v", "d", "s", "q"] {
                    let alias = format!("{}{}", prefix, suffix);
                    if !specific_regs.contains(&alias) {
                        specific_regs.push(alias);
                    }
                }
            }
        }
        // x86-64: normalize sub-register names to 64-bit canonical form
        if let Some(canonical) = x86_normalize_reg_to_64bit(clobber) {
            if *canonical != **clobber {
                specific_regs.push(canonical.into_owned());
            }
        }
    }

    specific_regs
}

/// Phase 1d: Assign scratch registers to operands that need them, with
/// memory fallback when registers are exhausted.
fn assign_scratch_registers(
    emitter: &mut dyn InlineAsmEmitter,
    operands: &mut [AsmOperand],
    input_tied_to: &[Option<usize>],
    specific_regs: &[String],
    outputs: &[(String, Value, Option<String>)],
    inputs: &[(String, Operand, Option<String>)],
) {
    let total_operands = outputs.len() + inputs.len();

    // Count synthetic "+" inputs. These are the first `num_plus` entries in the
    // inputs array, one per output that has a "+" constraint. They will be
    // overwritten by finalize_operands_and_build_gcc_map with the output's
    // register, so we must NOT allocate scratch registers for them (doing so
    // would waste the limited register pool).
    let num_plus = outputs.iter().filter(|(c, _, _)| c.contains('+')).count();

    // First pass: assign registers to output operands only.
    // Build a dynamic exclusion list that grows as registers are assigned,
    // so the wraparound fallback never reuses an already-assigned register.
    let mut output_excluded: Vec<String> = specific_regs.to_vec();
    for i in 0..outputs.len() {
        assign_one_scratch(emitter, operands, input_tied_to, &output_excluded, outputs, inputs, i, num_plus);
        // Track the just-assigned register so it won't be reused by the
        // next output operand when the scratch pool wraps around.
        if !operands[i].reg.is_empty() {
            let reg = &operands[i].reg;
            if !output_excluded.contains(reg) {
                output_excluded.push(reg.clone());
            }
            if !operands[i].reg_hi.is_empty() {
                let reg_hi = &operands[i].reg_hi;
                if !output_excluded.contains(reg_hi) {
                    output_excluded.push(reg_hi.clone());
                }
            }
        }
    }

    // Collect registers assigned to early-clobber ("&") and read-write ("+")
    // outputs. Early-clobber means the output is written before all inputs are
    // consumed. Read-write ("+") means the register is pre-loaded with an input
    // value before the asm executes. In both cases, input operands must NOT
    // share a register with the output, or the input loading phase would
    // overwrite the pre-loaded value.
    let mut input_excluded: Vec<String> = specific_regs.to_vec();
    for i in 0..outputs.len() {
        if (outputs[i].0.contains('&') || outputs[i].0.contains('+')) && !operands[i].reg.is_empty() {
            let reg = &operands[i].reg;
            // Normalize to 64-bit canonical name for x86 (e.g., "ecx" -> "rcx")
            let canonical = x86_normalize_reg_to_64bit(reg)
                .map(|c| c.into_owned())
                .unwrap_or_else(|| reg.clone());
            if !input_excluded.contains(&canonical) {
                input_excluded.push(canonical);
            }
            // Also exclude the register name as-is in case it's already canonical
            // or a non-x86 target
            if !input_excluded.contains(reg) {
                input_excluded.push(reg.clone());
            }
            // Exclude high register of a register pair if present
            if !operands[i].reg_hi.is_empty() {
                let reg_hi = &operands[i].reg_hi;
                if !input_excluded.contains(reg_hi) {
                    input_excluded.push(reg_hi.clone());
                }
            }
        }
    }

    // Second pass: assign registers to non-synthetic input operands using the
    // extended exclusion list that includes early-clobber output registers.
    // Also track assigned registers to avoid reuse when the pool wraps around.
    for i in outputs.len()..total_operands {
        assign_one_scratch(emitter, operands, input_tied_to, &input_excluded, outputs, inputs, i, num_plus);
        if !operands[i].reg.is_empty() {
            let reg = &operands[i].reg;
            if !input_excluded.contains(reg) {
                input_excluded.push(reg.clone());
            }
            if !operands[i].reg_hi.is_empty() {
                let reg_hi = &operands[i].reg_hi;
                if !input_excluded.contains(reg_hi) {
                    input_excluded.push(reg_hi.clone());
                }
            }
        }
    }
}

/// Helper: assign a scratch register to a single operand at index `i`.
fn assign_one_scratch(
    emitter: &mut dyn InlineAsmEmitter,
    operands: &mut [AsmOperand],
    input_tied_to: &[Option<usize>],
    excluded: &[String],
    outputs: &[(String, Value, Option<String>)],
    inputs: &[(String, Operand, Option<String>)],
    i: usize,
    num_plus: usize,
) {
    if !operands[i].reg.is_empty() {
        return;
    }
    match &operands[i].kind {
        AsmOperandKind::Memory | AsmOperandKind::Immediate => {},
        AsmOperandKind::Tied(_) => {},
        AsmOperandKind::X87St0 => { operands[i].reg = "st(0)".to_string(); }
        AsmOperandKind::X87St1 => { operands[i].reg = "st(1)".to_string(); }
        kind => {
            if i >= outputs.len() {
                let input_idx = i - outputs.len();
                if input_tied_to[input_idx].is_some() {
                    return;
                }
                // Skip synthetic "+" inputs: they are the first `num_plus` entries
                // in the inputs array and will get their registers from the
                // corresponding output in finalize_operands_and_build_gcc_map.
                if input_idx < num_plus {
                    return;
                }
            }
            let reg = emitter.assign_scratch_reg(kind, excluded);
            if reg.is_empty() && constraint_has_memory_alt(&operands[i].constraint) {
                operands[i].kind = AsmOperandKind::Memory;
                if i < outputs.len() {
                    let val = Operand::Value(outputs[i].1);
                    emitter.setup_memory_fallback(&mut operands[i], &val);
                } else {
                    let input_idx = i - outputs.len();
                    let val = inputs[input_idx].1;
                    emitter.setup_memory_fallback(&mut operands[i], &val);
                }
            } else {
                operands[i].reg = reg;
                // For 64-bit register pairs on 32-bit architectures (i686),
                // allocate a second GP register for the high 32 bits.
                if matches!(kind, AsmOperandKind::GpReg) && emitter.needs_register_pair(operands[i].operand_type) {
                    let reg_hi = emitter.assign_scratch_reg(kind, excluded);
                    operands[i].reg_hi = reg_hi;
                }
            }
        }
    }
}

/// Phase 1e: Resolve tied operands and populate operand types.
fn resolve_tied_and_types(
    operands: &mut [AsmOperand],
    input_tied_to: &[Option<usize>],
    outputs: &[(String, Value, Option<String>)],
    operand_types: &[IrType],
) {
    let total_operands = operands.len();
    for i in 0..total_operands {
        let tied_target = if let AsmOperandKind::Tied(tied_to) = operands[i].kind {
            Some(tied_to)
        } else if i >= outputs.len() {
            let input_idx = i - outputs.len();
            if operands[i].reg.is_empty() {
                input_tied_to[input_idx]
            } else {
                None
            }
        } else {
            None
        };
        if let Some(target) = tied_target {
            if target < operands.len() {
                let source = operands[target].clone();
                operands[i].copy_metadata_from(&source);
            }
        }
    }

    // Populate operand types
    for (i, ty) in operand_types.iter().enumerate() {
        if i < operands.len() {
            operands[i].operand_type = *ty;
        }
    }
}

/// Phase 1f: Resolve memory operands, handle "+" read-write constraints,
/// build GCC operand numbering, and apply segment prefixes.
fn finalize_operands_and_build_gcc_map(
    emitter: &mut dyn InlineAsmEmitter,
    operands: &mut [AsmOperand],
    outputs: &[(String, Value, Option<String>)],
    inputs: &[(String, Operand, Option<String>)],
    specific_regs: &[String],
    seg_overrides: &[AddressSpace],
) -> (usize, Vec<usize>) {
    let total_operands = outputs.len() + inputs.len();

    // Resolve memory operand addresses for outputs
    for (i, (_, ptr, _)) in outputs.iter().enumerate() {
        if matches!(operands[i].kind, AsmOperandKind::Memory) {
            let val = Operand::Value(*ptr);
            emitter.resolve_memory_operand(&mut operands[i], &val, specific_regs);
        }
    }

    // Handle "+" read-write constraints: synthetic inputs share the output's register.
    let num_plus = outputs.iter().filter(|(c,_,_)| c.contains('+')).count();
    let mut plus_idx = 0;
    for (i, (constraint, _, _)) in outputs.iter().enumerate() {
        if constraint.contains('+') {
            let plus_input_idx = outputs.len() + plus_idx;
            if plus_input_idx < total_operands {
                let source = operands[i].clone();
                operands[plus_input_idx].copy_metadata_from(&source);
                operands[plus_input_idx].kind = source.kind;
                operands[plus_input_idx].operand_type = source.operand_type;
            }
            plus_idx += 1;
        }
    }

    // Build GCC operand number -> internal index mapping.
    let num_gcc_operands = outputs.len() + inputs.len();
    let mut gcc_to_internal: Vec<usize> = Vec::with_capacity(num_gcc_operands);
    gcc_to_internal.extend(0..outputs.len());
    gcc_to_internal.extend((num_plus..inputs.len()).map(|i| outputs.len() + i));
    for i in 0..num_plus {
        gcc_to_internal.push(outputs.len() + i);
    }

    // Resolve memory operand addresses for non-synthetic input operands
    for (i, (_, val, _)) in inputs.iter().enumerate() {
        if i < num_plus { continue; }
        let op_idx = outputs.len() + i;
        if matches!(operands[op_idx].kind, AsmOperandKind::Memory) {
            emitter.resolve_memory_operand(&mut operands[op_idx], val, specific_regs);
        }
    }

    // Apply segment prefixes to memory operands (for __seg_gs/__seg_fs)
    if !seg_overrides.is_empty() {
        for (i, op) in operands.iter_mut().enumerate() {
            if i < seg_overrides.len() {
                match seg_overrides[i] {
                    AddressSpace::SegGs => op.seg_prefix = "%gs:".to_string(),
                    AddressSpace::SegFs => op.seg_prefix = "%fs:".to_string(),
                    AddressSpace::Default => {}
                }
            }
        }
    }

    (num_plus, gcc_to_internal)
}

/// Phase 2: Load input values into their assigned registers, handling
/// x87 FPU stack ordering (st(1) before st(0) due to LIFO semantics).
fn load_inputs(
    emitter: &mut dyn InlineAsmEmitter,
    operands: &[AsmOperand],
    outputs: &[(String, Value, Option<String>)],
    inputs: &[(String, Operand, Option<String>)],
) {
    // First pass: load non-x87 inputs
    for (i, (constraint, val, _)) in inputs.iter().enumerate() {
        let op_idx = outputs.len() + i;
        match &operands[op_idx].kind {
            AsmOperandKind::Memory | AsmOperandKind::Immediate => continue,
            AsmOperandKind::X87St0 | AsmOperandKind::X87St1 => continue,
            _ => {}
        }
        if operands[op_idx].reg.is_empty() {
            continue;
        }
        emitter.load_input_to_reg(&operands[op_idx], val, constraint);
    }

    // x87 FPU stack inputs must be loaded in reverse stack order: st(1) first, then st(0),
    // because each fld pushes onto the stack (LIFO).
    let mut x87_inputs: Vec<(usize, usize)> = Vec::new();
    for (i, (_, _, _)) in inputs.iter().enumerate() {
        let op_idx = outputs.len() + i;
        match &operands[op_idx].kind {
            AsmOperandKind::X87St0 => x87_inputs.push((i, 0)),
            AsmOperandKind::X87St1 => x87_inputs.push((i, 1)),
            _ => {}
        }
    }
    let mut x87_rw_outputs: Vec<(usize, usize)> = Vec::new();
    for (i, (constraint, _, _)) in outputs.iter().enumerate() {
        if constraint.contains('+') {
            match &operands[i].kind {
                AsmOperandKind::X87St0 => x87_rw_outputs.push((i, 0)),
                AsmOperandKind::X87St1 => x87_rw_outputs.push((i, 1)),
                _ => {}
            }
        }
    }
    // Sort by stack position descending (st(1) loaded first, then st(0))
    x87_inputs.sort_by(|a, b| b.1.cmp(&a.1));
    x87_rw_outputs.sort_by(|a, b| b.1.cmp(&a.1));
    // Load x87 read-write outputs first (preload), then regular x87 inputs
    for (out_idx, _) in &x87_rw_outputs {
        emitter.preload_readwrite_output(&operands[*out_idx], &outputs[*out_idx].1);
    }
    for (inp_idx, _) in &x87_inputs {
        let op_idx = outputs.len() + inp_idx;
        emitter.load_input_to_reg(&operands[op_idx], &inputs[*inp_idx].1, &inputs[*inp_idx].0);
    }
}

/// Substitute `%l[name]` and `%lN` goto label references in an already-substituted line.
/// In GCC asm goto, `%l[name]` resolves to the assembly label for the C goto label `name`,
/// and `%lN` resolves to the label at index N (relative to the total number of
/// output+input operands, so label 0 is at GCC operand index = num_operands).
///
/// This is called as a post-processing step after regular operand substitution,
/// to handle any remaining `%l[...]` or `%l<digit>` patterns that weren't consumed.
pub fn substitute_goto_labels(line: &str, goto_labels: &[(String, BlockId)], num_operands: usize) -> String {
    if goto_labels.is_empty() {
        return line.to_string();
    }
    let mut result = String::new();
    let chars: Vec<char> = line.chars().collect();
    let mut i = 0;
    while i < chars.len() {
        if chars[i] == '%' && i + 1 < chars.len() && chars[i + 1] == 'l' {
            // Check for %l[name] or %l<digit>
            if i + 2 < chars.len() && chars[i + 2] == '[' {
                // %l[name] - named goto label reference
                let mut j = i + 3;
                while j < chars.len() && chars[j] != ']' {
                    j += 1;
                }
                let name: String = chars[i + 3..j].iter().collect();
                if j < chars.len() { j += 1; } // skip ]
                // Look up the label name
                if let Some((_, block_id)) = goto_labels.iter().find(|(n, _)| n == &name) {
                    result.push_str(&block_id.to_string());
                    i = j;
                    continue;
                }
                // Not found - emit as-is
                result.push(chars[i]);
                i += 1;
            } else if i + 2 < chars.len() && chars[i + 2].is_ascii_digit() {
                // %l<digit> - positional goto label reference
                // In GCC, %l0 refers to the first goto label (GCC numbers labels after operands)
                let mut j = i + 2;
                let mut num = 0usize;
                while j < chars.len() && chars[j].is_ascii_digit() {
                    num = num * 10 + (chars[j] as usize - '0' as usize);
                    j += 1;
                }
                // GCC numbers goto labels after all output+input operands.
                // %l<N> where N >= num_operands refers to label (N - num_operands).
                // If N < num_operands, this is not a valid label reference.
                let label_idx = num.wrapping_sub(num_operands);
                if label_idx < goto_labels.len() {
                    result.push_str(&goto_labels[label_idx].1.to_string());
                    i = j;
                    continue;
                }
                // Not found - emit as-is
                result.push(chars[i]);
                i += 1;
            } else {
                result.push(chars[i]);
                i += 1;
            }
        } else {
            result.push(chars[i]);
            i += 1;
        }
    }
    result
}

/// Normalize an x86 register name to its 64-bit canonical form.
///
/// x86 registers have multiple aliases for the same physical register
/// (e.g., al/ax/eax/rax all refer to RAX). Inline asm clobbers may use
/// any of these forms, but the scratch register allocator uses 64-bit names.
/// Returns `Some(canonical)` if the name is a recognized x86 register,
/// `None` otherwise (non-x86 clobbers, "cc", "memory", etc.).
fn x86_normalize_reg_to_64bit(name: &str) -> Option<Cow<'static, str>> {
    // Map of all sub-register names to their 64-bit parent.
    // Legacy 8-bit: al/ah/bl/bh/cl/ch/dl/dh
    // Legacy 8-bit (REX): sil/dil/spl/bpl
    // 16-bit: ax/bx/cx/dx/si/di/sp/bp
    // 32-bit: eax/ebx/ecx/edx/esi/edi/esp/ebp
    // 64-bit: rax/rbx/rcx/rdx/rsi/rdi/rsp/rbp (already canonical)
    // Extended: r8-r15, r8d-r15d, r8w-r15w, r8b-r15b
    match name {
        // RAX family
        "al" | "ah" | "ax" | "eax" | "rax" => Some(Cow::Borrowed("rax")),
        // RBX family
        "bl" | "bh" | "bx" | "ebx" | "rbx" => Some(Cow::Borrowed("rbx")),
        // RCX family
        "cl" | "ch" | "cx" | "ecx" | "rcx" => Some(Cow::Borrowed("rcx")),
        // RDX family
        "dl" | "dh" | "dx" | "edx" | "rdx" => Some(Cow::Borrowed("rdx")),
        // RSI family
        "sil" | "si" | "esi" | "rsi" => Some(Cow::Borrowed("rsi")),
        // RDI family
        "dil" | "di" | "edi" | "rdi" => Some(Cow::Borrowed("rdi")),
        // RSP family
        "spl" | "sp" | "esp" | "rsp" => Some(Cow::Borrowed("rsp")),
        // RBP family
        "bpl" | "bp" | "ebp" | "rbp" => Some(Cow::Borrowed("rbp")),
        _ => {
            // Extended registers: r8-r15 and their sub-register forms
            // r8d/r8w/r8b -> r8, r9d/r9w/r9b -> r9, etc.
            let s = name.strip_prefix('r')?;
            // Must start with a digit after 'r'
            if !s.starts_with(|c: char| c.is_ascii_digit()) {
                return None;
            }
            // Extract the number part
            let num_end = s.find(|c: char| !c.is_ascii_digit()).unwrap_or(s.len());
            let num_str = &s[..num_end];
            let num: u32 = num_str.parse().ok()?;
            if (8..=15).contains(&num) {
                Some(Cow::Owned(format!("r{}", num)))
            } else {
                None
            }
        }
    }
}
