Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 04:07:34 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/GBM_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (316)
6. checking no_output_delay (458)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (316)
--------------------------------
 There are 316 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (458)
---------------------------------
 There are 458 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.806        0.000                      0                75113        0.186        0.000                      0                75113        3.146        0.000                       0                 35375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.806        0.000                      0                75113        0.186        0.000                      0                75113        3.146        0.000                       0                 35375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.135ns (35.485%)  route 3.882ns (64.515%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.787     0.787    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  <hidden>
                         net (fo=5, unplaced)         0.627     1.847    <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.232     2.079 r  <hidden>
                         net (fo=107, unplaced)       0.448     2.527    <hidden>
                         LUT6 (Prop_lut6_I4_O)        0.105     2.632 f  <hidden>
                         net (fo=2, unplaced)         0.593     3.225    <hidden>
                         LUT4 (Prop_lut4_I1_O)        0.105     3.330 r  <hidden>
                         net (fo=1, unplaced)         0.000     3.330    <hidden>
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.774 r  <hidden>
                         net (fo=2, unplaced)         0.008     3.782    <hidden>
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.882 f  <hidden>
                         net (fo=2, unplaced)         0.781     4.663    <hidden>
                         LUT6 (Prop_lut6_I0_O)        0.105     4.768 f  <hidden>
                         net (fo=1, unplaced)         0.528     5.296    <hidden>
                         LUT4 (Prop_lut4_I2_O)        0.105     5.401 f  <hidden>
                         net (fo=1, unplaced)         0.000     5.401    <hidden>
                         MUXF7 (Prop_muxf7_I0_O)      0.173     5.574 f  <hidden>
                         net (fo=1, unplaced)         0.000     5.574    <hidden>
                         MUXF8 (Prop_muxf8_I1_O)      0.074     5.648 f  <hidden>
                         net (fo=2, unplaced)         0.251     5.899    <hidden>
                         LUT2 (Prop_lut2_I1_O)        0.259     6.158 r  <hidden>
                         net (fo=1, unplaced)         0.646     6.804    <hidden>
                         DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.748     8.748    <hidden>
                         DSP48E1                                      r  <hidden>
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.103     7.609    <hidden>
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  0.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.256ns (75.117%)  route 0.085ns (24.883%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[1]/Q
                         net (fo=4, unplaced)         0.085     0.639    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[1]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.731 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr0_carry/O[1]
                         net (fo=1, unplaced)         0.000     0.731    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr0_carry_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]/C
                         clock pessimism              0.000     0.411    
                         FDRE (Hold_fdre_C_D)         0.134     0.545    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.602         8.000       4.398                <hidden>
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         4.000       3.146                bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         4.000       3.146                bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK



