--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml PICtop.twx PICtop.ncd -o PICtop.twr PICtop.pcf

Design file:              PICtop.ncd
Physical constraint file: PICtop.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RS232_RX    |    0.566(R)|      FAST  |    0.170(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reset       |    4.813(R)|      SLOW  |    0.653(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
RS232_TX    |        10.062(R)|      SLOW  |         4.311(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<0>   |         7.054(R)|      SLOW  |         3.632(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<1>   |         6.841(R)|      SLOW  |         3.511(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<2>   |         7.042(R)|      SLOW  |         3.679(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<3>   |         6.756(R)|      SLOW  |         3.511(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<4>   |         6.637(R)|      SLOW  |         3.385(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<5>   |         6.699(R)|      SLOW  |         3.428(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<6>   |         6.825(R)|      SLOW  |         3.547(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<0>   |         6.715(R)|      SLOW  |         3.436(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<1>   |         6.515(R)|      SLOW  |         3.316(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<2>   |         6.907(R)|      SLOW  |         3.562(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<3>   |         6.703(R)|      SLOW  |         3.478(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<4>   |         6.957(R)|      SLOW  |         3.654(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<5>   |         6.947(R)|      SLOW  |         3.642(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<6>   |         7.110(R)|      SLOW  |         3.737(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<0> |         6.881(R)|      SLOW  |         3.527(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<1> |         6.881(R)|      SLOW  |         3.527(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<2> |         6.937(R)|      SLOW  |         3.568(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<3> |         6.946(R)|      SLOW  |         3.571(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<4> |         6.907(R)|      SLOW  |         3.524(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<5> |         6.907(R)|      SLOW  |         3.524(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<6> |         6.739(R)|      SLOW  |         3.446(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<7> |         6.739(R)|      SLOW  |         3.446(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   10.032|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 01 18:47:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 236 MB



