m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/testbench/filter_tb
T_opt
!s110 1712981357
VW@gfBBD2hWH<8dSAb@@iC1
04 19 4 work Equalizer_8_band_tb fast 0
=1-1831bf97d605-661a056c-21e-6a8
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;10.7c;67
vadder
Z1 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z2 !s110 1712981296
!i10b 1
!s100 ^WPfREj9G1TGK[kScHMYk1
IDi2nLmO?^:Sbc5K^7gI@L1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_sv_unit
S1
Z4 dD:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/testbench/EQUALIZER_tb
w1712944166
8D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/adder.sv
FD:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/adder.sv
L0 1
Z5 OL;L;10.7c;67
r1
!s85 0
31
Z6 !s108 1712981296.000000
!s107 D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/adder.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/adder.sv|
!i113 0
Z7 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vEqualizer_8_band
R1
R2
!i10b 1
!s100 f_M8Tb<[U3[Q4?Zaha;bC3
IK1ShIJU^g<SCKjD^=<>8b2
R3
!s105 Equalizer_8_band_sv_unit
S1
R4
w1712976897
8D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/Equalizer_8_band.sv
FD:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/Equalizer_8_band.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/Equalizer_8_band.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/Equalizer_8_band.sv|
!i113 0
R7
R0
n@equalizer_8_band
vEqualizer_8_band_tb
R1
R2
!i10b 1
!s100 [@WdLBmCB2R8Q^?_g^MhU3
ICmPHf:L@Aa5e=kCZ1B^>Z2
R3
!s105 Equalizer_8_band_tb_sv_unit
S1
R4
w1712980419
8D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/testbench/EQUALIZER_tb/Equalizer_8_band_tb.sv
FD:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/testbench/EQUALIZER_tb/Equalizer_8_band_tb.sv
L0 1
R5
r1
!s85 0
31
!s108 1712981295.000000
!s107 D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/testbench/EQUALIZER_tb/Equalizer_8_band_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/testbench/EQUALIZER_tb/Equalizer_8_band_tb.sv|
!i113 0
R7
R0
n@equalizer_8_band_tb
vfilter
R1
R2
!i10b 1
!s100 WgiS27;H83BLoGAK0=W0l0
IkfgMkPUg=P295Zh`aR=Ab0
R3
!s105 filter_sv_unit
S1
R4
w1712950625
8D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/filter.sv
FD:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/filter.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/filter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/filter.sv|
!i113 0
R7
R0
vgain
R1
R2
!i10b 1
!s100 ;WYnRS2GLfWLaYe;;Pb;Z1
I<Ok`aA6<2Ak>AmNLBgofe2
R3
!s105 gain_sv_unit
S1
R4
w1712954107
8D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/gain.sv
FD:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/gain.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/gain.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/gain.sv|
!i113 0
R7
R0
vmultiplier
R1
!s110 1712981297
!i10b 1
!s100 EdzSD4oY[<CWVid=h@Nm=1
I]B2c9B_nzZeYE>dn2T^dY3
R3
!s105 multiplier_sv_unit
S1
R4
w1712981276
8D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/multiplier.sv
FD:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/multiplier.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/multiplier.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/multiplier.sv|
!i113 0
R7
R0
