/**
 * \file IfxAdc_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_ADC/V0.2.3.1.1
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Adc_Registers_Cfg Adc address
 * \ingroup IfxSfr_Adc_Registers
 * 
 * \defgroup IfxSfr_Adc_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Adc_Registers_Cfg
 *
 * \defgroup IfxSfr_Adc_Registers_Cfg_Adc 2-ADC
 * \ingroup IfxSfr_Adc_Registers_Cfg
 *
 *
 */
#ifndef IFXADC_REG_H
#define IFXADC_REG_H 1
/******************************************************************************/
#include "IfxAdc_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Adc_Registers_Cfg_BaseAddress
 * \{  */

/** \brief ADC object */
#define MODULE_ADC /*lint --e(923, 9078)*/ ((*(Ifx_ADC*)0xF5000000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Adc_Registers_Cfg_Adc
 * \{  */
/** \brief BF800, Instruction closely coupled memory */
#define ADC_CDSP_DSP0_ICCM ((void*)0xF50C0000u)
#define ADC_CDSP_DSP0_ICCM_SIZE (0xC00u)

/** \brief C0800, Data closely coupled memory */
#define ADC_CDSP_DSP0_DCCM ((void*)0xF50C1000u)
#define ADC_CDSP_DSP0_DCCM_SIZE (0xC00u)

/** \brief C1800, Instruction closely coupled memory */
#define ADC_CDSP_DSP1_ICCM ((void*)0xF50C2000u)
#define ADC_CDSP_DSP1_ICCM_SIZE (0xC00u)

/** \brief C2800, Data closely coupled memory */
#define ADC_CDSP_DSP1_DCCM ((void*)0xF50C3000u)
#define ADC_CDSP_DSP1_DCCM_SIZE (0xC00u)

/** \brief 0, Clock Control Register */
#define ADC_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CLC*)0xF5000000u)

/** \brief 8, Module Identification Register */
#define ADC_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ID*)0xF5000008u)

/** \brief C, PROT Register Safe Endinit */
#define ADC_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF500000Cu)

/** \brief 10, Resource allocation register for Global Rsources */
#define ADC_RESALLOC_GLOB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_GLOB*)0xF5000010u)

/** \brief 14, Resource allocation register for TMADC Resources */
#define ADC_RESALLOC_TMADC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_TMADC*)0xF5000014u)

/** \brief 2C, Resource allocation register for CDSP */
#define ADC_RESALLOC_CDSPA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_CDSPA*)0xF500002Cu)

/** \brief 80, PROT Register Endinit */
#define ADC_PROTE0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF5000080u)

/** \brief 84, PROT Register Endinit */
#define ADC_PROTE1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF5000084u)

/** \brief 88, PROT Register Endinit */
#define ADC_PROTE2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF5000088u)

/** \brief 8C, PROT Register Endinit */
#define ADC_PROTE3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF500008Cu)

/** \brief 90, PROT Register Endinit */
#define ADC_PROTE4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF5000090u)

/** \brief 94, PROT Register Endinit */
#define ADC_PROTE5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF5000094u)

/** \brief 98, PROT Register Endinit */
#define ADC_PROTE6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF5000098u)

/** \brief 9C, PROT Register Endinit */
#define ADC_PROTE7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF500009Cu)

/** \brief A0, PROT Register Endinit */
#define ADC_PROTE8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000A0u)

/** \brief A4, PROT Register Endinit */
#define ADC_PROTE9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000A4u)

/** \brief A8, PROT Register Endinit */
#define ADC_PROTE10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000A8u)

/** \brief AC, PROT Register Endinit */
#define ADC_PROTE11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000ACu)

/** \brief B0, PROT Register Endinit */
#define ADC_PROTE12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000B0u)

/** \brief B4, PROT Register Endinit */
#define ADC_PROTE13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000B4u)

/** \brief B8, PROT Register Endinit */
#define ADC_PROTE14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000B8u)

/** \brief BC, PROT Register Endinit */
#define ADC_PROTE15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000BCu)

/** \brief C0, Write access enable register A */
#define ADC_ACCEN0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF50000C0u)

/** \brief C4, Write access enable register B */
#define ADC_ACCEN0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF50000C4u)

/** \brief C8, Read access enable register A */
#define ADC_ACCEN0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF50000C8u)

/** \brief CC, Read access enable register B */
#define ADC_ACCEN0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF50000CCu)

/** \brief D0, VM access enable register */
#define ADC_ACCEN0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF50000D0u)

/** \brief D4, PRS access enable register */
#define ADC_ACCEN0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF50000D4u)

/** \brief E0, Write access enable register A */
#define ADC_ACCEN1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF50000E0u)

/** \brief E4, Write access enable register B */
#define ADC_ACCEN1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF50000E4u)

/** \brief E8, Read access enable register A */
#define ADC_ACCEN1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF50000E8u)

/** \brief EC, Read access enable register B */
#define ADC_ACCEN1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF50000ECu)

/** \brief F0, VM access enable register */
#define ADC_ACCEN1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF50000F0u)

/** \brief F4, PRS access enable register */
#define ADC_ACCEN1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF50000F4u)

/** \brief 100, Write access enable register A */
#define ADC_ACCEN2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000100u)

/** \brief 104, Write access enable register B */
#define ADC_ACCEN2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000104u)

/** \brief 108, Read access enable register A */
#define ADC_ACCEN2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000108u)

/** \brief 10C, Read access enable register B */
#define ADC_ACCEN2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500010Cu)

/** \brief 110, VM access enable register */
#define ADC_ACCEN2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000110u)

/** \brief 114, PRS access enable register */
#define ADC_ACCEN2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000114u)

/** \brief 120, Write access enable register A */
#define ADC_ACCEN3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000120u)

/** \brief 124, Write access enable register B */
#define ADC_ACCEN3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000124u)

/** \brief 128, Read access enable register A */
#define ADC_ACCEN3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000128u)

/** \brief 12C, Read access enable register B */
#define ADC_ACCEN3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500012Cu)

/** \brief 130, VM access enable register */
#define ADC_ACCEN3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000130u)

/** \brief 134, PRS access enable register */
#define ADC_ACCEN3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000134u)

/** \brief 140, Write access enable register A */
#define ADC_ACCEN4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000140u)

/** \brief 144, Write access enable register B */
#define ADC_ACCEN4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000144u)

/** \brief 148, Read access enable register A */
#define ADC_ACCEN4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000148u)

/** \brief 14C, Read access enable register B */
#define ADC_ACCEN4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500014Cu)

/** \brief 150, VM access enable register */
#define ADC_ACCEN4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000150u)

/** \brief 154, PRS access enable register */
#define ADC_ACCEN4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000154u)

/** \brief 160, Write access enable register A */
#define ADC_ACCEN5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000160u)

/** \brief 164, Write access enable register B */
#define ADC_ACCEN5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000164u)

/** \brief 168, Read access enable register A */
#define ADC_ACCEN5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000168u)

/** \brief 16C, Read access enable register B */
#define ADC_ACCEN5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500016Cu)

/** \brief 170, VM access enable register */
#define ADC_ACCEN5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000170u)

/** \brief 174, PRS access enable register */
#define ADC_ACCEN5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000174u)

/** \brief 180, Write access enable register A */
#define ADC_ACCEN6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000180u)

/** \brief 184, Write access enable register B */
#define ADC_ACCEN6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000184u)

/** \brief 188, Read access enable register A */
#define ADC_ACCEN6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000188u)

/** \brief 18C, Read access enable register B */
#define ADC_ACCEN6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500018Cu)

/** \brief 190, VM access enable register */
#define ADC_ACCEN6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000190u)

/** \brief 194, PRS access enable register */
#define ADC_ACCEN6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000194u)

/** \brief 1A0, Write access enable register A */
#define ADC_ACCEN7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF50001A0u)

/** \brief 1A4, Write access enable register B */
#define ADC_ACCEN7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF50001A4u)

/** \brief 1A8, Read access enable register A */
#define ADC_ACCEN7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF50001A8u)

/** \brief 1AC, Read access enable register B */
#define ADC_ACCEN7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF50001ACu)

/** \brief 1B0, VM access enable register */
#define ADC_ACCEN7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF50001B0u)

/** \brief 1B4, PRS access enable register */
#define ADC_ACCEN7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF50001B4u)

/** \brief 1C0, Write access enable register A */
#define ADC_ACCEN8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF50001C0u)

/** \brief 1C4, Write access enable register B */
#define ADC_ACCEN8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF50001C4u)

/** \brief 1C8, Read access enable register A */
#define ADC_ACCEN8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF50001C8u)

/** \brief 1CC, Read access enable register B */
#define ADC_ACCEN8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF50001CCu)

/** \brief 1D0, VM access enable register */
#define ADC_ACCEN8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF50001D0u)

/** \brief 1D4, PRS access enable register */
#define ADC_ACCEN8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF50001D4u)

/** \brief 1E0, Write access enable register A */
#define ADC_ACCEN9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF50001E0u)

/** \brief 1E4, Write access enable register B */
#define ADC_ACCEN9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF50001E4u)

/** \brief 1E8, Read access enable register A */
#define ADC_ACCEN9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF50001E8u)

/** \brief 1EC, Read access enable register B */
#define ADC_ACCEN9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF50001ECu)

/** \brief 1F0, VM access enable register */
#define ADC_ACCEN9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF50001F0u)

/** \brief 1F4, PRS access enable register */
#define ADC_ACCEN9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF50001F4u)

/** \brief 200, Write access enable register A */
#define ADC_ACCEN10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000200u)

/** \brief 204, Write access enable register B */
#define ADC_ACCEN10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000204u)

/** \brief 208, Read access enable register A */
#define ADC_ACCEN10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000208u)

/** \brief 20C, Read access enable register B */
#define ADC_ACCEN10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500020Cu)

/** \brief 210, VM access enable register */
#define ADC_ACCEN10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000210u)

/** \brief 214, PRS access enable register */
#define ADC_ACCEN10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000214u)

/** \brief 220, Write access enable register A */
#define ADC_ACCEN11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000220u)

/** \brief 224, Write access enable register B */
#define ADC_ACCEN11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000224u)

/** \brief 228, Read access enable register A */
#define ADC_ACCEN11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000228u)

/** \brief 22C, Read access enable register B */
#define ADC_ACCEN11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500022Cu)

/** \brief 230, VM access enable register */
#define ADC_ACCEN11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000230u)

/** \brief 234, PRS access enable register */
#define ADC_ACCEN11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000234u)

/** \brief 240, Write access enable register A */
#define ADC_ACCEN12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000240u)

/** \brief 244, Write access enable register B */
#define ADC_ACCEN12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000244u)

/** \brief 248, Read access enable register A */
#define ADC_ACCEN12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000248u)

/** \brief 24C, Read access enable register B */
#define ADC_ACCEN12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500024Cu)

/** \brief 250, VM access enable register */
#define ADC_ACCEN12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000250u)

/** \brief 254, PRS access enable register */
#define ADC_ACCEN12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000254u)

/** \brief 260, Write access enable register A */
#define ADC_ACCEN13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000260u)

/** \brief 264, Write access enable register B */
#define ADC_ACCEN13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000264u)

/** \brief 268, Read access enable register A */
#define ADC_ACCEN13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000268u)

/** \brief 26C, Read access enable register B */
#define ADC_ACCEN13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500026Cu)

/** \brief 270, VM access enable register */
#define ADC_ACCEN13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000270u)

/** \brief 274, PRS access enable register */
#define ADC_ACCEN13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000274u)

/** \brief 280, Write access enable register A */
#define ADC_ACCEN14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000280u)

/** \brief 284, Write access enable register B */
#define ADC_ACCEN14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000284u)

/** \brief 288, Read access enable register A */
#define ADC_ACCEN14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000288u)

/** \brief 28C, Read access enable register B */
#define ADC_ACCEN14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500028Cu)

/** \brief 290, VM access enable register */
#define ADC_ACCEN14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000290u)

/** \brief 294, PRS access enable register */
#define ADC_ACCEN14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000294u)

/** \brief 2A0, Write access enable register A */
#define ADC_ACCEN15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF50002A0u)

/** \brief 2A4, Write access enable register B */
#define ADC_ACCEN15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF50002A4u)

/** \brief 2A8, Read access enable register A */
#define ADC_ACCEN15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF50002A8u)

/** \brief 2AC, Read access enable register B */
#define ADC_ACCEN15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF50002ACu)

/** \brief 2B0, VM access enable register */
#define ADC_ACCEN15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF50002B0u)

/** \brief 2B4, PRS access enable register */
#define ADC_ACCEN15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF50002B4u)

/** \brief 2C0, Reset Control Register A */
#define ADC_RST0_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF50002C0u)

/** \brief 2C4, Reset Control Register B */
#define ADC_RST0_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF50002C4u)

/** \brief 2C8, Reset Status Register */
#define ADC_RST0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF50002C8u)

/** \brief 2CC, Reset Control Register A */
#define ADC_RST1_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF50002CCu)

/** \brief 2D0, Reset Control Register B */
#define ADC_RST1_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF50002D0u)

/** \brief 2D4, Reset Status Register */
#define ADC_RST1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF50002D4u)

/** \brief 2D8, Reset Control Register A */
#define ADC_RST2_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF50002D8u)

/** \brief 2DC, Reset Control Register B */
#define ADC_RST2_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF50002DCu)

/** \brief 2E0, Reset Status Register */
#define ADC_RST2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF50002E0u)

/** \brief 2E4, Reset Control Register A */
#define ADC_RST3_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF50002E4u)

/** \brief 2E8, Reset Control Register B */
#define ADC_RST3_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF50002E8u)

/** \brief 2EC, Reset Status Register */
#define ADC_RST3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF50002ECu)

/** \brief 2F0, Reset Control Register A */
#define ADC_RST4_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF50002F0u)

/** \brief 2F4, Reset Control Register B */
#define ADC_RST4_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF50002F4u)

/** \brief 2F8, Reset Status Register */
#define ADC_RST4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF50002F8u)

/** \brief 2FC, Reset Control Register A */
#define ADC_RST5_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF50002FCu)

/** \brief 300, Reset Control Register B */
#define ADC_RST5_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000300u)

/** \brief 304, Reset Status Register */
#define ADC_RST5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000304u)

/** \brief 308, Reset Control Register A */
#define ADC_RST6_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000308u)

/** \brief 30C, Reset Control Register B */
#define ADC_RST6_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF500030Cu)

/** \brief 310, Reset Status Register */
#define ADC_RST6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000310u)

/** \brief 314, Reset Control Register A */
#define ADC_RST7_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000314u)

/** \brief 318, Reset Control Register B */
#define ADC_RST7_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000318u)

/** \brief 31C, Reset Status Register */
#define ADC_RST7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF500031Cu)

/** \brief 320, Reset Control Register A */
#define ADC_RST8_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000320u)

/** \brief 324, Reset Control Register B */
#define ADC_RST8_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000324u)

/** \brief 328, Reset Status Register */
#define ADC_RST8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000328u)

/** \brief 32C, Reset Control Register A */
#define ADC_RST9_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF500032Cu)

/** \brief 330, Reset Control Register B */
#define ADC_RST9_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000330u)

/** \brief 334, Reset Status Register */
#define ADC_RST9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000334u)

/** \brief 338, Reset Control Register A */
#define ADC_RST10_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000338u)

/** \brief 33C, Reset Control Register B */
#define ADC_RST10_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF500033Cu)

/** \brief 340, Reset Status Register */
#define ADC_RST10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000340u)

/** \brief 344, Reset Control Register A */
#define ADC_RST11_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000344u)

/** \brief 348, Reset Control Register B */
#define ADC_RST11_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000348u)

/** \brief 34C, Reset Status Register */
#define ADC_RST11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF500034Cu)

/** \brief 350, Reset Control Register A */
#define ADC_RST12_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000350u)

/** \brief 354, Reset Control Register B */
#define ADC_RST12_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000354u)

/** \brief 358, Reset Status Register */
#define ADC_RST12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000358u)

/** \brief 35C, Reset Control Register A */
#define ADC_RST13_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF500035Cu)

/** \brief 360, Reset Control Register B */
#define ADC_RST13_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000360u)

/** \brief 364, Reset Status Register */
#define ADC_RST13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000364u)

/** \brief 368, Reset Control Register A */
#define ADC_RST14_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000368u)

/** \brief 36C, Reset Control Register B */
#define ADC_RST14_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF500036Cu)

/** \brief 370, Reset Status Register */
#define ADC_RST14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000370u)

/** \brief 374, Reset Control Register A */
#define ADC_RST15_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000374u)

/** \brief 378, Reset Control Register B */
#define ADC_RST15_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000378u)

/** \brief 37C, Reset Status Register */
#define ADC_RST15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF500037Cu)

/** \brief 0, ADC global service request configuration register */
#define ADC_GLSRCFG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLSRCFG*)0xF5000800u)

/** \brief 4, ADC global service request configuration register */
#define ADC_GLSRCFG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLSRCFG*)0xF5000804u)

/** \brief 8, ADC global service request configuration register */
#define ADC_GLSRCFG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLSRCFG*)0xF5000808u)

/** \brief C, ADC global service request configuration register */
#define ADC_GLSRCFG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLSRCFG*)0xF500080Cu)

/** \brief 10, ADC global alarm configuration register */
#define ADC_GLALCFG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF5000810u)

/** \brief 14, ADC global alarm configuration register */
#define ADC_GLALCFG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF5000814u)

/** \brief 18, ADC global alarm configuration register */
#define ADC_GLALCFG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF5000818u)

/** \brief 1C, ADC global alarm configuration register */
#define ADC_GLALCFG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF500081Cu)

/** \brief 20, ADC global alarm configuration register */
#define ADC_GLALCFG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF5000820u)

/** \brief 24, ADC global alarm configuration register */
#define ADC_GLALCFG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF5000824u)

/** \brief 28, ADC global alarm configuration register */
#define ADC_GLALCFG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF5000828u)

/** \brief 2C, ADC global alarm configuration register */
#define ADC_GLALCFG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF500082Cu)

/** \brief 30, ADC global alarm set register */
#define ADC_GLALSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALSET*)0xF5000830u)

/** \brief 34, ADC global service request set register */
#define ADC_GLSRSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLSRSET*)0xF5000834u)

/** \brief 38, ADC to eGTM boundary flag select register, cluster 0 */
#define ADC_ETBFSEL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ETBFSEL*)0xF5000838u)
/** Alias (User Manual Name) for ADC_ETBFSEL0 */
#define ADC_ETBF0SEL (ADC_ETBFSEL0)

/** \brief 3C, ADC to eGTM boundary flag select register, cluster 1 */
#define ADC_ETBFSEL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ETBFSEL*)0xF500083Cu)
/** Alias (User Manual Name) for ADC_ETBFSEL1 */
#define ADC_ETBF1SEL (ADC_ETBFSEL1)

/** \brief 40, ADC to eGTM boundary flag select register, cluster 2 */
#define ADC_ETBFSEL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ETBFSEL*)0xF5000840u)
/** Alias (User Manual Name) for ADC_ETBFSEL2 */
#define ADC_ETBF2SEL (ADC_ETBFSEL2)

/** \brief 8C, ADC pull down diagnostics configuration register */
#define ADC_PDDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PDDCFG*)0xF500088Cu)

/** \brief 90, Clock enable for TMADC  */
#define ADC_CLKEN_TMADC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CLKEN_TMADC*)0xF5000890u)

/** \brief 9C, Clock enable for CDSP */
#define ADC_CLKEN_CDSP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CLKEN_CDSP*)0xF500089Cu)

/** \brief A0, Supply level selection for ADC */
#define ADC_SUPLLEV /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_SUPLLEV*)0xF50008A0u)

/** \brief A4, TMADC supervision module register */
#define ADC_TMSMOD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMSMOD*)0xF50008A4u)

/** \brief A8, OCDS control and status register for TMADC */
#define ADC_OCSTM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_OCSTM*)0xF50008A8u)

/** \brief 1F800, TMADC module configuration register */
#define ADC_TMADC0_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODCFG*)0xF5020000u)

/** \brief 1F804, TMADC EMUX configuration register */
#define ADC_TMADC0_EMUXCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXCFG*)0xF5020004u)

/** \brief 1F80C, TMADC software trigger configuration register */
#define ADC_TMADC0_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SWTRCFG*)0xF502000Cu)

/** \brief 1F810, TMADC connection matrix configuration register */
#define ADC_TMADC0_CMATCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CMATCFG*)0xF5020010u)

/** \brief 1F818, TMADC sampling time control register, channel 0 */
#define ADC_TMADC0_CH0_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020018u)

/** \brief 1F81C, TMADC configuration register, channel 0 */
#define ADC_TMADC0_CH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502001Cu)

/** \brief 1F820, TMADC status register, channel 0 */
#define ADC_TMADC0_CH0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020020u)

/** \brief 1F824, TMADC sampling time control register, channel 1 */
#define ADC_TMADC0_CH1_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020024u)

/** \brief 1F828, TMADC configuration register, channel 1 */
#define ADC_TMADC0_CH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020028u)

/** \brief 1F82C, TMADC status register, channel 1 */
#define ADC_TMADC0_CH1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502002Cu)

/** \brief 1F830, TMADC sampling time control register, channel 2 */
#define ADC_TMADC0_CH2_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020030u)

/** \brief 1F834, TMADC configuration register, channel 2 */
#define ADC_TMADC0_CH2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020034u)

/** \brief 1F838, TMADC status register, channel 2 */
#define ADC_TMADC0_CH2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020038u)

/** \brief 1F83C, TMADC sampling time control register, channel 3 */
#define ADC_TMADC0_CH3_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502003Cu)

/** \brief 1F840, TMADC configuration register, channel 3 */
#define ADC_TMADC0_CH3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020040u)

/** \brief 1F844, TMADC status register, channel 3 */
#define ADC_TMADC0_CH3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020044u)

/** \brief 1F848, TMADC sampling time control register, channel 4 */
#define ADC_TMADC0_CH4_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020048u)

/** \brief 1F84C, TMADC configuration register, channel 4 */
#define ADC_TMADC0_CH4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502004Cu)

/** \brief 1F850, TMADC status register, channel 4 */
#define ADC_TMADC0_CH4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020050u)

/** \brief 1F854, TMADC sampling time control register, channel 5 */
#define ADC_TMADC0_CH5_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020054u)

/** \brief 1F858, TMADC configuration register, channel 5 */
#define ADC_TMADC0_CH5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020058u)

/** \brief 1F85C, TMADC status register, channel 5 */
#define ADC_TMADC0_CH5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502005Cu)

/** \brief 1F860, TMADC sampling time control register, channel 6 */
#define ADC_TMADC0_CH6_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020060u)

/** \brief 1F864, TMADC configuration register, channel 6 */
#define ADC_TMADC0_CH6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020064u)

/** \brief 1F868, TMADC status register, channel 6 */
#define ADC_TMADC0_CH6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020068u)

/** \brief 1F86C, TMADC sampling time control register, channel 7 */
#define ADC_TMADC0_CH7_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502006Cu)

/** \brief 1F870, TMADC configuration register, channel 7 */
#define ADC_TMADC0_CH7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020070u)

/** \brief 1F874, TMADC status register, channel 7 */
#define ADC_TMADC0_CH7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020074u)

/** \brief 1F878, TMADC sampling time control register, channel 8 */
#define ADC_TMADC0_CH8_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020078u)

/** \brief 1F87C, TMADC configuration register, channel 8 */
#define ADC_TMADC0_CH8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502007Cu)

/** \brief 1F880, TMADC status register, channel 8 */
#define ADC_TMADC0_CH8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020080u)

/** \brief 1F884, TMADC sampling time control register, channel 9 */
#define ADC_TMADC0_CH9_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020084u)

/** \brief 1F888, TMADC configuration register, channel 9 */
#define ADC_TMADC0_CH9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020088u)

/** \brief 1F88C, TMADC status register, channel 9 */
#define ADC_TMADC0_CH9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502008Cu)

/** \brief 1F890, TMADC sampling time control register, channel 10 */
#define ADC_TMADC0_CH10_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020090u)

/** \brief 1F894, TMADC configuration register, channel 10 */
#define ADC_TMADC0_CH10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020094u)

/** \brief 1F898, TMADC status register, channel 10 */
#define ADC_TMADC0_CH10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020098u)

/** \brief 1F89C, TMADC sampling time control register, channel 11 */
#define ADC_TMADC0_CH11_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502009Cu)

/** \brief 1F8A0, TMADC configuration register, channel 11 */
#define ADC_TMADC0_CH11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50200A0u)

/** \brief 1F8A4, TMADC status register, channel 11 */
#define ADC_TMADC0_CH11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50200A4u)

/** \brief 1F8A8, TMADC sampling time control register, channel 12 */
#define ADC_TMADC0_CH12_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50200A8u)

/** \brief 1F8AC, TMADC configuration register, channel 12 */
#define ADC_TMADC0_CH12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50200ACu)

/** \brief 1F8B0, TMADC status register, channel 12 */
#define ADC_TMADC0_CH12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50200B0u)

/** \brief 1F8B4, TMADC sampling time control register, channel 13 */
#define ADC_TMADC0_CH13_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50200B4u)

/** \brief 1F8B8, TMADC configuration register, channel 13 */
#define ADC_TMADC0_CH13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50200B8u)

/** \brief 1F8BC, TMADC status register, channel 13 */
#define ADC_TMADC0_CH13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50200BCu)

/** \brief 1F8C0, TMADC sampling time control register, channel 14 */
#define ADC_TMADC0_CH14_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50200C0u)

/** \brief 1F8C4, TMADC configuration register, channel 14 */
#define ADC_TMADC0_CH14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50200C4u)

/** \brief 1F8C8, TMADC status register, channel 14 */
#define ADC_TMADC0_CH14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50200C8u)

/** \brief 1F8CC, TMADC sampling time control register, channel 15 */
#define ADC_TMADC0_CH15_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50200CCu)

/** \brief 1F8D0, TMADC configuration register, channel 15 */
#define ADC_TMADC0_CH15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50200D0u)

/** \brief 1F8D4, TMADC status register, channel 15 */
#define ADC_TMADC0_CH15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50200D4u)

/** \brief 1F8D8, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC0_MCH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50200D8u)

/** \brief 1F8DC, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC0_MCH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50200DCu)

/** \brief 1F8E0, TMADC boundary  select register 0 */
#define ADC_TMADC0_BND0_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50200E0u)

/** \brief 1F8E4, TMADC boundary status regsiter */
#define ADC_TMADC0_BND0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50200E4u)

/** \brief 1F8E8, TMADC boundary trigger configuration register, boundary register 0 */
#define ADC_TMADC0_BND0_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50200E8u)

/** \brief 1F8EC, TMADC boundary  select register 1 */
#define ADC_TMADC0_BND1_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50200ECu)

/** \brief 1F8F0, TMADC boundary status regsiter */
#define ADC_TMADC0_BND1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50200F0u)

/** \brief 1F8F4, TMADC boundary trigger configuration register, boundary register 1 */
#define ADC_TMADC0_BND1_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50200F4u)

/** \brief 1F8F8, TMADC boundary flag configuration register 0 */
#define ADC_TMADC0_BFL0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF50200F8u)

/** \brief 1F8FC, TMADC boundary flag status register 0 */
#define ADC_TMADC0_BFL0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF50200FCu)

/** \brief 1F900, TMADC boundary flag configuration register 1 */
#define ADC_TMADC0_BFL1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF5020100u)

/** \brief 1F904, TMADC boundary flag status register 1 */
#define ADC_TMADC0_BFL1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF5020104u)

/** \brief 1F90C, TMADC configuration register, result register 0 */
#define ADC_TMADC0_RSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502010Cu)

/** \brief 1F914, TMADC configuration register, result register 1 */
#define ADC_TMADC0_RSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020114u)

/** \brief 1F91C, TMADC configuration register, result register 2 */
#define ADC_TMADC0_RSLT2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502011Cu)

/** \brief 1F924, TMADC configuration register, result register 3 */
#define ADC_TMADC0_RSLT3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020124u)

/** \brief 1F92C, TMADC configuration register, result register 4 */
#define ADC_TMADC0_RSLT4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502012Cu)

/** \brief 1F934, TMADC configuration register, result register 5 */
#define ADC_TMADC0_RSLT5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020134u)

/** \brief 1F93C, TMADC configuration register, result register 6 */
#define ADC_TMADC0_RSLT6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502013Cu)

/** \brief 1F944, TMADC configuration register, result register 7 */
#define ADC_TMADC0_RSLT7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020144u)

/** \brief 1F94C, TMADC configuration register, result register 8 */
#define ADC_TMADC0_RSLT8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502014Cu)

/** \brief 1F954, TMADC configuration register, result register 9 */
#define ADC_TMADC0_RSLT9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020154u)

/** \brief 1F95C, TMADC configuration register, result register 10 */
#define ADC_TMADC0_RSLT10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502015Cu)

/** \brief 1F964, TMADC configuration register, result register 11 */
#define ADC_TMADC0_RSLT11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020164u)

/** \brief 1F96C, TMADC configuration register, result register 12 */
#define ADC_TMADC0_RSLT12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502016Cu)

/** \brief 1F974, TMADC configuration register, result register 13 */
#define ADC_TMADC0_RSLT13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020174u)

/** \brief 1F97C, TMADC configuration register, result register 14 */
#define ADC_TMADC0_RSLT14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502017Cu)

/** \brief 1F984, TMADC configuration register, result register 15 */
#define ADC_TMADC0_RSLT15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020184u)

/** \brief 1F988, TMADC configuration register, monitor channel 0  result register   */
#define ADC_TMADC0_MRSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF5020188u)

/** \brief 1F98C, TMADC configuration register, monitor channel 1  result register   */
#define ADC_TMADC0_MRSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF502018Cu)

/** \brief 1F990, TMADC error event flag register */
#define ADC_TMADC0_ERRF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRF*)0xF5020190u)

/** \brief 1F994, TMADC result event flag register */
#define ADC_TMADC0_RESF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESF*)0xF5020194u)

/** \brief 1F998, TMADC boundary event flag register */
#define ADC_TMADC0_BNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDF*)0xF5020198u)

/** \brief 1F9A0, TMADC result event flag set register */
#define ADC_TMADC0_RESFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFSET*)0xF50201A0u)

/** \brief 1F9A4, TMADC error event flag clear register */
#define ADC_TMADC0_ERRFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRFCLR*)0xF50201A4u)

/** \brief 1F9A8, TMADC result event flag clear register */
#define ADC_TMADC0_RESFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFCLR*)0xF50201A8u)

/** \brief 1F9AC, TMADC boundary event flag clear register */
#define ADC_TMADC0_BNDFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDFCLR*)0xF50201ACu)

/** \brief 1F9B0, TMADC service request configuration register 0 */
#define ADC_TMADC0_SR0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201B0u)

/** \brief 1F9B4, TMADC service request configuration register 1 */
#define ADC_TMADC0_SR1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201B4u)

/** \brief 1F9B8, TMADC service request configuration register 2 */
#define ADC_TMADC0_SR2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201B8u)

/** \brief 1F9BC, TMADC service request configuration register 3 */
#define ADC_TMADC0_SR3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201BCu)

/** \brief 1F9C0, TMADC service request configuration register 4 */
#define ADC_TMADC0_SR4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201C0u)

/** \brief 1F9C4, TMADC service request configuration register 5 */
#define ADC_TMADC0_SR5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201C4u)

/** \brief 1F9C8, TMADC service request configuration register 6 */
#define ADC_TMADC0_SR6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201C8u)

/** \brief 1F9CC, TMADC monitor channel 0  result register   */
#define ADC_TMADC0_MRES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50201CCu)

/** \brief 1F9D0, TMADC monitor channel 1  result register   */
#define ADC_TMADC0_MRES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50201D0u)

/** \brief 1F9D4, TMADC module status register */
#define ADC_TMADC0_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODSTAT*)0xF50201D4u)

/** \brief 1F9D8, TMADC broken wire detection control register */
#define ADC_TMADC0_BWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BWDCFG*)0xF50201D8u)

/** \brief 1F9DC, TMADC converter self-diagnostics register core-0 */
#define ADC_TMADC0_CSD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50201DCu)

/** \brief 1F9E0, TMADC converter self-diagnostics register core-1 */
#define ADC_TMADC0_CSD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50201E0u)

/** \brief 1FA00, Time-stamp register 0 */
#define ADC_TMADC0_AW0_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020200u)

/** \brief 1FA04, Time-stamp register 1 */
#define ADC_TMADC0_AW0_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020204u)

/** \brief 1FA08, Time-stamp register 2 */
#define ADC_TMADC0_AW0_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020208u)

/** \brief 1FA0C, Time-stamp register 3 */
#define ADC_TMADC0_AW0_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502020Cu)

/** \brief 1FA10, Time-stamp register 4 */
#define ADC_TMADC0_AW0_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020210u)

/** \brief 1FA14, Time-stamp register 5 */
#define ADC_TMADC0_AW0_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020214u)

/** \brief 1FA18, Time-stamp register 6 */
#define ADC_TMADC0_AW0_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020218u)

/** \brief 1FA1C, Time-stamp register 7 */
#define ADC_TMADC0_AW0_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502021Cu)

/** \brief 1FA20, Time-stamp register 8 */
#define ADC_TMADC0_AW0_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020220u)

/** \brief 1FA24, Time-stamp register 9 */
#define ADC_TMADC0_AW0_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020224u)

/** \brief 1FA28, Time-stamp register 10 */
#define ADC_TMADC0_AW0_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020228u)

/** \brief 1FA2C, Time-stamp register 11 */
#define ADC_TMADC0_AW0_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502022Cu)

/** \brief 1FA30, Time-stamp register 12 */
#define ADC_TMADC0_AW0_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020230u)

/** \brief 1FA34, Time-stamp register 13 */
#define ADC_TMADC0_AW0_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020234u)

/** \brief 1FA38, Time-stamp register 14 */
#define ADC_TMADC0_AW0_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020238u)

/** \brief 1FA3C, Time-stamp register 15 */
#define ADC_TMADC0_AW0_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502023Cu)

/** \brief 1FA40, Result register 0 */
#define ADC_TMADC0_AW0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020240u)

/** \brief 1FA44, Result register 1 */
#define ADC_TMADC0_AW0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020244u)

/** \brief 1FA48, Result register 2 */
#define ADC_TMADC0_AW0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020248u)

/** \brief 1FA4C, Result register 3 */
#define ADC_TMADC0_AW0_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502024Cu)

/** \brief 1FA50, Result register 4 */
#define ADC_TMADC0_AW0_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020250u)

/** \brief 1FA54, Result register 5 */
#define ADC_TMADC0_AW0_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020254u)

/** \brief 1FA58, Result register 6 */
#define ADC_TMADC0_AW0_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020258u)

/** \brief 1FA5C, Result register 7 */
#define ADC_TMADC0_AW0_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502025Cu)

/** \brief 1FA60, Result register 8 */
#define ADC_TMADC0_AW0_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020260u)

/** \brief 1FA64, Result register 9 */
#define ADC_TMADC0_AW0_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020264u)

/** \brief 1FA68, Result register 10 */
#define ADC_TMADC0_AW0_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020268u)

/** \brief 1FA6C, Result register 11 */
#define ADC_TMADC0_AW0_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502026Cu)

/** \brief 1FA70, Result register 12 */
#define ADC_TMADC0_AW0_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020270u)

/** \brief 1FA74, Result register 13 */
#define ADC_TMADC0_AW0_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020274u)

/** \brief 1FA78, Result register 14 */
#define ADC_TMADC0_AW0_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020278u)

/** \brief 1FA7C, Result register 15 */
#define ADC_TMADC0_AW0_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502027Cu)

/** \brief 1FA80, Time-stamp register 0 */
#define ADC_TMADC0_AW1_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020280u)

/** \brief 1FA84, Result register 0 */
#define ADC_TMADC0_AW1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020284u)

/** \brief 1FA88, Time-stamp register 1 */
#define ADC_TMADC0_AW1_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020288u)

/** \brief 1FA8C, Result register 1 */
#define ADC_TMADC0_AW1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502028Cu)

/** \brief 1FA90, Time-stamp register 2 */
#define ADC_TMADC0_AW1_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020290u)

/** \brief 1FA94, Result register 2 */
#define ADC_TMADC0_AW1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020294u)

/** \brief 1FA98, Time-stamp register 3 */
#define ADC_TMADC0_AW1_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020298u)

/** \brief 1FA9C, Result register 3 */
#define ADC_TMADC0_AW1_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502029Cu)

/** \brief 1FAA0, Time-stamp register 4 */
#define ADC_TMADC0_AW1_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202A0u)

/** \brief 1FAA4, Result register 4 */
#define ADC_TMADC0_AW1_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202A4u)

/** \brief 1FAA8, Time-stamp register 5 */
#define ADC_TMADC0_AW1_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202A8u)

/** \brief 1FAAC, Result register 5 */
#define ADC_TMADC0_AW1_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202ACu)

/** \brief 1FAB0, Time-stamp register 6 */
#define ADC_TMADC0_AW1_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202B0u)

/** \brief 1FAB4, Result register 6 */
#define ADC_TMADC0_AW1_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202B4u)

/** \brief 1FAB8, Time-stamp register 7 */
#define ADC_TMADC0_AW1_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202B8u)

/** \brief 1FABC, Result register 7 */
#define ADC_TMADC0_AW1_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202BCu)

/** \brief 1FAC0, Time-stamp register 8 */
#define ADC_TMADC0_AW1_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202C0u)

/** \brief 1FAC4, Result register 8 */
#define ADC_TMADC0_AW1_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202C4u)

/** \brief 1FAC8, Time-stamp register 9 */
#define ADC_TMADC0_AW1_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202C8u)

/** \brief 1FACC, Result register 9 */
#define ADC_TMADC0_AW1_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202CCu)

/** \brief 1FAD0, Time-stamp register 10 */
#define ADC_TMADC0_AW1_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202D0u)

/** \brief 1FAD4, Result register 10 */
#define ADC_TMADC0_AW1_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202D4u)

/** \brief 1FAD8, Time-stamp register 11 */
#define ADC_TMADC0_AW1_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202D8u)

/** \brief 1FADC, Result register 11 */
#define ADC_TMADC0_AW1_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202DCu)

/** \brief 1FAE0, Time-stamp register 12 */
#define ADC_TMADC0_AW1_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202E0u)

/** \brief 1FAE4, Result register 12 */
#define ADC_TMADC0_AW1_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202E4u)

/** \brief 1FAE8, Time-stamp register 13 */
#define ADC_TMADC0_AW1_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202E8u)

/** \brief 1FAEC, Result register 13 */
#define ADC_TMADC0_AW1_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202ECu)

/** \brief 1FAF0, Time-stamp register 14 */
#define ADC_TMADC0_AW1_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202F0u)

/** \brief 1FAF4, Result register 14 */
#define ADC_TMADC0_AW1_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202F4u)

/** \brief 1FAF8, Time-stamp register 15 */
#define ADC_TMADC0_AW1_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202F8u)

/** \brief 1FAFC, Result register 15 */
#define ADC_TMADC0_AW1_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202FCu)

/** \brief 1FB00, Time-stamp register 0 */
#define ADC_TMADC0_AW2_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020300u)

/** \brief 1FB04, Result register 0 */
#define ADC_TMADC0_AW2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020304u)

/** \brief 1FB08, Result register 1 */
#define ADC_TMADC0_AW2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020308u)

/** \brief 1FB0C, Result register 2 */
#define ADC_TMADC0_AW2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502030Cu)

/** \brief 1FB10, Result register 3 */
#define ADC_TMADC0_AW2_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020310u)

/** \brief 1FB14, Result register 4 */
#define ADC_TMADC0_AW2_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020314u)

/** \brief 1FB18, Result register 5 */
#define ADC_TMADC0_AW2_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020318u)

/** \brief 1FB1C, Result register 6 */
#define ADC_TMADC0_AW2_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502031Cu)

/** \brief 1FB40, Time-stamp register 7 */
#define ADC_TMADC0_AW2_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020340u)

/** \brief 1FB44, Result register 7 */
#define ADC_TMADC0_AW2_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020344u)

/** \brief 1FB48, Result register 8 */
#define ADC_TMADC0_AW2_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020348u)

/** \brief 1FB4C, Result register 9 */
#define ADC_TMADC0_AW2_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502034Cu)

/** \brief 1FB50, Result register 10 */
#define ADC_TMADC0_AW2_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020350u)

/** \brief 1FB54, Result register 11 */
#define ADC_TMADC0_AW2_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020354u)

/** \brief 1FB58, Result register 12 */
#define ADC_TMADC0_AW2_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020358u)

/** \brief 1FB5C, Result register 13 */
#define ADC_TMADC0_AW2_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502035Cu)

/** \brief 1FB60, Time-stamp register 14 */
#define ADC_TMADC0_AW2_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020360u)

/** \brief 1FB64, Result register 14 */
#define ADC_TMADC0_AW2_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020364u)

/** \brief 1FB68, Result register 15 */
#define ADC_TMADC0_AW2_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020368u)

/** \brief 1FB6C, Result register 0 */
#define ADC_TMADC0_AW3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502036Cu)

/** \brief 1FB70, Result register 1 */
#define ADC_TMADC0_AW3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020370u)

/** \brief 1FB74, Result register 2 */
#define ADC_TMADC0_AW3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020374u)

/** \brief 1FB78, Result register 3 */
#define ADC_TMADC0_AW3_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020378u)

/** \brief 1FB7C, Result register 4 */
#define ADC_TMADC0_AW3_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502037Cu)

/** \brief 20000, TMADC module configuration register */
#define ADC_TMADC1_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODCFG*)0xF5020800u)

/** \brief 20004, TMADC EMUX configuration register */
#define ADC_TMADC1_EMUXCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXCFG*)0xF5020804u)

/** \brief 2000C, TMADC software trigger configuration register */
#define ADC_TMADC1_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SWTRCFG*)0xF502080Cu)

/** \brief 20010, TMADC connection matrix configuration register */
#define ADC_TMADC1_CMATCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CMATCFG*)0xF5020810u)

/** \brief 20018, TMADC sampling time control register, channel 0 */
#define ADC_TMADC1_CH0_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020818u)

/** \brief 2001C, TMADC configuration register, channel 0 */
#define ADC_TMADC1_CH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502081Cu)

/** \brief 20020, TMADC status register, channel 0 */
#define ADC_TMADC1_CH0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020820u)

/** \brief 20024, TMADC sampling time control register, channel 1 */
#define ADC_TMADC1_CH1_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020824u)

/** \brief 20028, TMADC configuration register, channel 1 */
#define ADC_TMADC1_CH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020828u)

/** \brief 2002C, TMADC status register, channel 1 */
#define ADC_TMADC1_CH1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502082Cu)

/** \brief 20030, TMADC sampling time control register, channel 2 */
#define ADC_TMADC1_CH2_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020830u)

/** \brief 20034, TMADC configuration register, channel 2 */
#define ADC_TMADC1_CH2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020834u)

/** \brief 20038, TMADC status register, channel 2 */
#define ADC_TMADC1_CH2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020838u)

/** \brief 2003C, TMADC sampling time control register, channel 3 */
#define ADC_TMADC1_CH3_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502083Cu)

/** \brief 20040, TMADC configuration register, channel 3 */
#define ADC_TMADC1_CH3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020840u)

/** \brief 20044, TMADC status register, channel 3 */
#define ADC_TMADC1_CH3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020844u)

/** \brief 20048, TMADC sampling time control register, channel 4 */
#define ADC_TMADC1_CH4_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020848u)

/** \brief 2004C, TMADC configuration register, channel 4 */
#define ADC_TMADC1_CH4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502084Cu)

/** \brief 20050, TMADC status register, channel 4 */
#define ADC_TMADC1_CH4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020850u)

/** \brief 20054, TMADC sampling time control register, channel 5 */
#define ADC_TMADC1_CH5_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020854u)

/** \brief 20058, TMADC configuration register, channel 5 */
#define ADC_TMADC1_CH5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020858u)

/** \brief 2005C, TMADC status register, channel 5 */
#define ADC_TMADC1_CH5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502085Cu)

/** \brief 20060, TMADC sampling time control register, channel 6 */
#define ADC_TMADC1_CH6_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020860u)

/** \brief 20064, TMADC configuration register, channel 6 */
#define ADC_TMADC1_CH6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020864u)

/** \brief 20068, TMADC status register, channel 6 */
#define ADC_TMADC1_CH6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020868u)

/** \brief 2006C, TMADC sampling time control register, channel 7 */
#define ADC_TMADC1_CH7_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502086Cu)

/** \brief 20070, TMADC configuration register, channel 7 */
#define ADC_TMADC1_CH7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020870u)

/** \brief 20074, TMADC status register, channel 7 */
#define ADC_TMADC1_CH7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020874u)

/** \brief 20078, TMADC sampling time control register, channel 8 */
#define ADC_TMADC1_CH8_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020878u)

/** \brief 2007C, TMADC configuration register, channel 8 */
#define ADC_TMADC1_CH8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502087Cu)

/** \brief 20080, TMADC status register, channel 8 */
#define ADC_TMADC1_CH8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020880u)

/** \brief 20084, TMADC sampling time control register, channel 9 */
#define ADC_TMADC1_CH9_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020884u)

/** \brief 20088, TMADC configuration register, channel 9 */
#define ADC_TMADC1_CH9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020888u)

/** \brief 2008C, TMADC status register, channel 9 */
#define ADC_TMADC1_CH9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502088Cu)

/** \brief 20090, TMADC sampling time control register, channel 10 */
#define ADC_TMADC1_CH10_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020890u)

/** \brief 20094, TMADC configuration register, channel 10 */
#define ADC_TMADC1_CH10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020894u)

/** \brief 20098, TMADC status register, channel 10 */
#define ADC_TMADC1_CH10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020898u)

/** \brief 2009C, TMADC sampling time control register, channel 11 */
#define ADC_TMADC1_CH11_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502089Cu)

/** \brief 200A0, TMADC configuration register, channel 11 */
#define ADC_TMADC1_CH11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50208A0u)

/** \brief 200A4, TMADC status register, channel 11 */
#define ADC_TMADC1_CH11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50208A4u)

/** \brief 200A8, TMADC sampling time control register, channel 12 */
#define ADC_TMADC1_CH12_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50208A8u)

/** \brief 200AC, TMADC configuration register, channel 12 */
#define ADC_TMADC1_CH12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50208ACu)

/** \brief 200B0, TMADC status register, channel 12 */
#define ADC_TMADC1_CH12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50208B0u)

/** \brief 200B4, TMADC sampling time control register, channel 13 */
#define ADC_TMADC1_CH13_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50208B4u)

/** \brief 200B8, TMADC configuration register, channel 13 */
#define ADC_TMADC1_CH13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50208B8u)

/** \brief 200BC, TMADC status register, channel 13 */
#define ADC_TMADC1_CH13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50208BCu)

/** \brief 200C0, TMADC sampling time control register, channel 14 */
#define ADC_TMADC1_CH14_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50208C0u)

/** \brief 200C4, TMADC configuration register, channel 14 */
#define ADC_TMADC1_CH14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50208C4u)

/** \brief 200C8, TMADC status register, channel 14 */
#define ADC_TMADC1_CH14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50208C8u)

/** \brief 200CC, TMADC sampling time control register, channel 15 */
#define ADC_TMADC1_CH15_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50208CCu)

/** \brief 200D0, TMADC configuration register, channel 15 */
#define ADC_TMADC1_CH15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50208D0u)

/** \brief 200D4, TMADC status register, channel 15 */
#define ADC_TMADC1_CH15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50208D4u)

/** \brief 200D8, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC1_MCH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50208D8u)

/** \brief 200DC, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC1_MCH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50208DCu)

/** \brief 200E0, TMADC boundary  select register 0 */
#define ADC_TMADC1_BND0_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50208E0u)

/** \brief 200E4, TMADC boundary status regsiter */
#define ADC_TMADC1_BND0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50208E4u)

/** \brief 200E8, TMADC boundary trigger configuration register, boundary register 0 */
#define ADC_TMADC1_BND0_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50208E8u)

/** \brief 200EC, TMADC boundary  select register 1 */
#define ADC_TMADC1_BND1_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50208ECu)

/** \brief 200F0, TMADC boundary status regsiter */
#define ADC_TMADC1_BND1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50208F0u)

/** \brief 200F4, TMADC boundary trigger configuration register, boundary register 1 */
#define ADC_TMADC1_BND1_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50208F4u)

/** \brief 200F8, TMADC boundary flag configuration register 0 */
#define ADC_TMADC1_BFL0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF50208F8u)

/** \brief 200FC, TMADC boundary flag status register 0 */
#define ADC_TMADC1_BFL0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF50208FCu)

/** \brief 20100, TMADC boundary flag configuration register 1 */
#define ADC_TMADC1_BFL1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF5020900u)

/** \brief 20104, TMADC boundary flag status register 1 */
#define ADC_TMADC1_BFL1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF5020904u)

/** \brief 2010C, TMADC configuration register, result register 0 */
#define ADC_TMADC1_RSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502090Cu)

/** \brief 20114, TMADC configuration register, result register 1 */
#define ADC_TMADC1_RSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020914u)

/** \brief 2011C, TMADC configuration register, result register 2 */
#define ADC_TMADC1_RSLT2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502091Cu)

/** \brief 20124, TMADC configuration register, result register 3 */
#define ADC_TMADC1_RSLT3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020924u)

/** \brief 2012C, TMADC configuration register, result register 4 */
#define ADC_TMADC1_RSLT4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502092Cu)

/** \brief 20134, TMADC configuration register, result register 5 */
#define ADC_TMADC1_RSLT5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020934u)

/** \brief 2013C, TMADC configuration register, result register 6 */
#define ADC_TMADC1_RSLT6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502093Cu)

/** \brief 20144, TMADC configuration register, result register 7 */
#define ADC_TMADC1_RSLT7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020944u)

/** \brief 2014C, TMADC configuration register, result register 8 */
#define ADC_TMADC1_RSLT8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502094Cu)

/** \brief 20154, TMADC configuration register, result register 9 */
#define ADC_TMADC1_RSLT9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020954u)

/** \brief 2015C, TMADC configuration register, result register 10 */
#define ADC_TMADC1_RSLT10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502095Cu)

/** \brief 20164, TMADC configuration register, result register 11 */
#define ADC_TMADC1_RSLT11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020964u)

/** \brief 2016C, TMADC configuration register, result register 12 */
#define ADC_TMADC1_RSLT12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502096Cu)

/** \brief 20174, TMADC configuration register, result register 13 */
#define ADC_TMADC1_RSLT13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020974u)

/** \brief 2017C, TMADC configuration register, result register 14 */
#define ADC_TMADC1_RSLT14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502097Cu)

/** \brief 20184, TMADC configuration register, result register 15 */
#define ADC_TMADC1_RSLT15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020984u)

/** \brief 20188, TMADC configuration register, monitor channel 0  result register   */
#define ADC_TMADC1_MRSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF5020988u)

/** \brief 2018C, TMADC configuration register, monitor channel 1  result register   */
#define ADC_TMADC1_MRSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF502098Cu)

/** \brief 20190, TMADC error event flag register */
#define ADC_TMADC1_ERRF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRF*)0xF5020990u)

/** \brief 20194, TMADC result event flag register */
#define ADC_TMADC1_RESF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESF*)0xF5020994u)

/** \brief 20198, TMADC boundary event flag register */
#define ADC_TMADC1_BNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDF*)0xF5020998u)

/** \brief 201A0, TMADC result event flag set register */
#define ADC_TMADC1_RESFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFSET*)0xF50209A0u)

/** \brief 201A4, TMADC error event flag clear register */
#define ADC_TMADC1_ERRFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRFCLR*)0xF50209A4u)

/** \brief 201A8, TMADC result event flag clear register */
#define ADC_TMADC1_RESFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFCLR*)0xF50209A8u)

/** \brief 201AC, TMADC boundary event flag clear register */
#define ADC_TMADC1_BNDFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDFCLR*)0xF50209ACu)

/** \brief 201B0, TMADC service request configuration register 0 */
#define ADC_TMADC1_SR0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209B0u)

/** \brief 201B4, TMADC service request configuration register 1 */
#define ADC_TMADC1_SR1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209B4u)

/** \brief 201B8, TMADC service request configuration register 2 */
#define ADC_TMADC1_SR2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209B8u)

/** \brief 201BC, TMADC service request configuration register 3 */
#define ADC_TMADC1_SR3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209BCu)

/** \brief 201C0, TMADC service request configuration register 4 */
#define ADC_TMADC1_SR4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209C0u)

/** \brief 201C4, TMADC service request configuration register 5 */
#define ADC_TMADC1_SR5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209C4u)

/** \brief 201C8, TMADC service request configuration register 6 */
#define ADC_TMADC1_SR6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209C8u)

/** \brief 201CC, TMADC monitor channel 0  result register   */
#define ADC_TMADC1_MRES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50209CCu)

/** \brief 201D0, TMADC monitor channel 1  result register   */
#define ADC_TMADC1_MRES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50209D0u)

/** \brief 201D4, TMADC module status register */
#define ADC_TMADC1_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODSTAT*)0xF50209D4u)

/** \brief 201D8, TMADC broken wire detection control register */
#define ADC_TMADC1_BWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BWDCFG*)0xF50209D8u)

/** \brief 201DC, TMADC converter self-diagnostics register core-0 */
#define ADC_TMADC1_CSD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50209DCu)

/** \brief 201E0, TMADC converter self-diagnostics register core-1 */
#define ADC_TMADC1_CSD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50209E0u)

/** \brief 20200, Time-stamp register 0 */
#define ADC_TMADC1_AW0_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A00u)

/** \brief 20204, Time-stamp register 1 */
#define ADC_TMADC1_AW0_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A04u)

/** \brief 20208, Time-stamp register 2 */
#define ADC_TMADC1_AW0_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A08u)

/** \brief 2020C, Time-stamp register 3 */
#define ADC_TMADC1_AW0_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A0Cu)

/** \brief 20210, Time-stamp register 4 */
#define ADC_TMADC1_AW0_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A10u)

/** \brief 20214, Time-stamp register 5 */
#define ADC_TMADC1_AW0_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A14u)

/** \brief 20218, Time-stamp register 6 */
#define ADC_TMADC1_AW0_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A18u)

/** \brief 2021C, Time-stamp register 7 */
#define ADC_TMADC1_AW0_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A1Cu)

/** \brief 20220, Time-stamp register 8 */
#define ADC_TMADC1_AW0_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A20u)

/** \brief 20224, Time-stamp register 9 */
#define ADC_TMADC1_AW0_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A24u)

/** \brief 20228, Time-stamp register 10 */
#define ADC_TMADC1_AW0_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A28u)

/** \brief 2022C, Time-stamp register 11 */
#define ADC_TMADC1_AW0_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A2Cu)

/** \brief 20230, Time-stamp register 12 */
#define ADC_TMADC1_AW0_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A30u)

/** \brief 20234, Time-stamp register 13 */
#define ADC_TMADC1_AW0_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A34u)

/** \brief 20238, Time-stamp register 14 */
#define ADC_TMADC1_AW0_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A38u)

/** \brief 2023C, Time-stamp register 15 */
#define ADC_TMADC1_AW0_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A3Cu)

/** \brief 20240, Result register 0 */
#define ADC_TMADC1_AW0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A40u)

/** \brief 20244, Result register 1 */
#define ADC_TMADC1_AW0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A44u)

/** \brief 20248, Result register 2 */
#define ADC_TMADC1_AW0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A48u)

/** \brief 2024C, Result register 3 */
#define ADC_TMADC1_AW0_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A4Cu)

/** \brief 20250, Result register 4 */
#define ADC_TMADC1_AW0_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A50u)

/** \brief 20254, Result register 5 */
#define ADC_TMADC1_AW0_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A54u)

/** \brief 20258, Result register 6 */
#define ADC_TMADC1_AW0_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A58u)

/** \brief 2025C, Result register 7 */
#define ADC_TMADC1_AW0_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A5Cu)

/** \brief 20260, Result register 8 */
#define ADC_TMADC1_AW0_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A60u)

/** \brief 20264, Result register 9 */
#define ADC_TMADC1_AW0_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A64u)

/** \brief 20268, Result register 10 */
#define ADC_TMADC1_AW0_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A68u)

/** \brief 2026C, Result register 11 */
#define ADC_TMADC1_AW0_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A6Cu)

/** \brief 20270, Result register 12 */
#define ADC_TMADC1_AW0_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A70u)

/** \brief 20274, Result register 13 */
#define ADC_TMADC1_AW0_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A74u)

/** \brief 20278, Result register 14 */
#define ADC_TMADC1_AW0_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A78u)

/** \brief 2027C, Result register 15 */
#define ADC_TMADC1_AW0_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A7Cu)

/** \brief 20280, Time-stamp register 0 */
#define ADC_TMADC1_AW1_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A80u)

/** \brief 20284, Result register 0 */
#define ADC_TMADC1_AW1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A84u)

/** \brief 20288, Time-stamp register 1 */
#define ADC_TMADC1_AW1_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A88u)

/** \brief 2028C, Result register 1 */
#define ADC_TMADC1_AW1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A8Cu)

/** \brief 20290, Time-stamp register 2 */
#define ADC_TMADC1_AW1_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A90u)

/** \brief 20294, Result register 2 */
#define ADC_TMADC1_AW1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A94u)

/** \brief 20298, Time-stamp register 3 */
#define ADC_TMADC1_AW1_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A98u)

/** \brief 2029C, Result register 3 */
#define ADC_TMADC1_AW1_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A9Cu)

/** \brief 202A0, Time-stamp register 4 */
#define ADC_TMADC1_AW1_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AA0u)

/** \brief 202A4, Result register 4 */
#define ADC_TMADC1_AW1_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AA4u)

/** \brief 202A8, Time-stamp register 5 */
#define ADC_TMADC1_AW1_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AA8u)

/** \brief 202AC, Result register 5 */
#define ADC_TMADC1_AW1_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AACu)

/** \brief 202B0, Time-stamp register 6 */
#define ADC_TMADC1_AW1_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AB0u)

/** \brief 202B4, Result register 6 */
#define ADC_TMADC1_AW1_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AB4u)

/** \brief 202B8, Time-stamp register 7 */
#define ADC_TMADC1_AW1_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AB8u)

/** \brief 202BC, Result register 7 */
#define ADC_TMADC1_AW1_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020ABCu)

/** \brief 202C0, Time-stamp register 8 */
#define ADC_TMADC1_AW1_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AC0u)

/** \brief 202C4, Result register 8 */
#define ADC_TMADC1_AW1_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AC4u)

/** \brief 202C8, Time-stamp register 9 */
#define ADC_TMADC1_AW1_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AC8u)

/** \brief 202CC, Result register 9 */
#define ADC_TMADC1_AW1_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020ACCu)

/** \brief 202D0, Time-stamp register 10 */
#define ADC_TMADC1_AW1_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AD0u)

/** \brief 202D4, Result register 10 */
#define ADC_TMADC1_AW1_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AD4u)

/** \brief 202D8, Time-stamp register 11 */
#define ADC_TMADC1_AW1_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AD8u)

/** \brief 202DC, Result register 11 */
#define ADC_TMADC1_AW1_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020ADCu)

/** \brief 202E0, Time-stamp register 12 */
#define ADC_TMADC1_AW1_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AE0u)

/** \brief 202E4, Result register 12 */
#define ADC_TMADC1_AW1_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AE4u)

/** \brief 202E8, Time-stamp register 13 */
#define ADC_TMADC1_AW1_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AE8u)

/** \brief 202EC, Result register 13 */
#define ADC_TMADC1_AW1_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AECu)

/** \brief 202F0, Time-stamp register 14 */
#define ADC_TMADC1_AW1_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AF0u)

/** \brief 202F4, Result register 14 */
#define ADC_TMADC1_AW1_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AF4u)

/** \brief 202F8, Time-stamp register 15 */
#define ADC_TMADC1_AW1_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AF8u)

/** \brief 202FC, Result register 15 */
#define ADC_TMADC1_AW1_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AFCu)

/** \brief 20300, Time-stamp register 0 */
#define ADC_TMADC1_AW2_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020B00u)

/** \brief 20304, Result register 0 */
#define ADC_TMADC1_AW2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B04u)

/** \brief 20308, Result register 1 */
#define ADC_TMADC1_AW2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B08u)

/** \brief 2030C, Result register 2 */
#define ADC_TMADC1_AW2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B0Cu)

/** \brief 20310, Result register 3 */
#define ADC_TMADC1_AW2_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B10u)

/** \brief 20314, Result register 4 */
#define ADC_TMADC1_AW2_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B14u)

/** \brief 20318, Result register 5 */
#define ADC_TMADC1_AW2_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B18u)

/** \brief 2031C, Result register 6 */
#define ADC_TMADC1_AW2_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B1Cu)

/** \brief 20340, Time-stamp register 7 */
#define ADC_TMADC1_AW2_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020B40u)

/** \brief 20344, Result register 7 */
#define ADC_TMADC1_AW2_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B44u)

/** \brief 20348, Result register 8 */
#define ADC_TMADC1_AW2_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B48u)

/** \brief 2034C, Result register 9 */
#define ADC_TMADC1_AW2_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B4Cu)

/** \brief 20350, Result register 10 */
#define ADC_TMADC1_AW2_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B50u)

/** \brief 20354, Result register 11 */
#define ADC_TMADC1_AW2_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B54u)

/** \brief 20358, Result register 12 */
#define ADC_TMADC1_AW2_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B58u)

/** \brief 2035C, Result register 13 */
#define ADC_TMADC1_AW2_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B5Cu)

/** \brief 20360, Time-stamp register 14 */
#define ADC_TMADC1_AW2_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020B60u)

/** \brief 20364, Result register 14 */
#define ADC_TMADC1_AW2_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B64u)

/** \brief 20368, Result register 15 */
#define ADC_TMADC1_AW2_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B68u)

/** \brief 2036C, Result register 0 */
#define ADC_TMADC1_AW3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B6Cu)

/** \brief 20370, Result register 1 */
#define ADC_TMADC1_AW3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B70u)

/** \brief 20374, Result register 2 */
#define ADC_TMADC1_AW3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B74u)

/** \brief 20378, Result register 3 */
#define ADC_TMADC1_AW3_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B78u)

/** \brief 2037C, Result register 4 */
#define ADC_TMADC1_AW3_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B7Cu)

/** \brief 20800, TMADC module configuration register */
#define ADC_TMADC2_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODCFG*)0xF5021000u)

/** \brief 20804, TMADC EMUX configuration register */
#define ADC_TMADC2_EMUXCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXCFG*)0xF5021004u)

/** \brief 2080C, TMADC software trigger configuration register */
#define ADC_TMADC2_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SWTRCFG*)0xF502100Cu)

/** \brief 20810, TMADC connection matrix configuration register */
#define ADC_TMADC2_CMATCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CMATCFG*)0xF5021010u)

/** \brief 20818, TMADC sampling time control register, channel 0 */
#define ADC_TMADC2_CH0_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021018u)

/** \brief 2081C, TMADC configuration register, channel 0 */
#define ADC_TMADC2_CH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502101Cu)

/** \brief 20820, TMADC status register, channel 0 */
#define ADC_TMADC2_CH0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021020u)

/** \brief 20824, TMADC sampling time control register, channel 1 */
#define ADC_TMADC2_CH1_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021024u)

/** \brief 20828, TMADC configuration register, channel 1 */
#define ADC_TMADC2_CH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021028u)

/** \brief 2082C, TMADC status register, channel 1 */
#define ADC_TMADC2_CH1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502102Cu)

/** \brief 20830, TMADC sampling time control register, channel 2 */
#define ADC_TMADC2_CH2_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021030u)

/** \brief 20834, TMADC configuration register, channel 2 */
#define ADC_TMADC2_CH2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021034u)

/** \brief 20838, TMADC status register, channel 2 */
#define ADC_TMADC2_CH2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021038u)

/** \brief 2083C, TMADC sampling time control register, channel 3 */
#define ADC_TMADC2_CH3_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502103Cu)

/** \brief 20840, TMADC configuration register, channel 3 */
#define ADC_TMADC2_CH3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021040u)

/** \brief 20844, TMADC status register, channel 3 */
#define ADC_TMADC2_CH3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021044u)

/** \brief 20848, TMADC sampling time control register, channel 4 */
#define ADC_TMADC2_CH4_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021048u)

/** \brief 2084C, TMADC configuration register, channel 4 */
#define ADC_TMADC2_CH4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502104Cu)

/** \brief 20850, TMADC status register, channel 4 */
#define ADC_TMADC2_CH4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021050u)

/** \brief 20854, TMADC sampling time control register, channel 5 */
#define ADC_TMADC2_CH5_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021054u)

/** \brief 20858, TMADC configuration register, channel 5 */
#define ADC_TMADC2_CH5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021058u)

/** \brief 2085C, TMADC status register, channel 5 */
#define ADC_TMADC2_CH5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502105Cu)

/** \brief 20860, TMADC sampling time control register, channel 6 */
#define ADC_TMADC2_CH6_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021060u)

/** \brief 20864, TMADC configuration register, channel 6 */
#define ADC_TMADC2_CH6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021064u)

/** \brief 20868, TMADC status register, channel 6 */
#define ADC_TMADC2_CH6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021068u)

/** \brief 2086C, TMADC sampling time control register, channel 7 */
#define ADC_TMADC2_CH7_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502106Cu)

/** \brief 20870, TMADC configuration register, channel 7 */
#define ADC_TMADC2_CH7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021070u)

/** \brief 20874, TMADC status register, channel 7 */
#define ADC_TMADC2_CH7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021074u)

/** \brief 20878, TMADC sampling time control register, channel 8 */
#define ADC_TMADC2_CH8_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021078u)

/** \brief 2087C, TMADC configuration register, channel 8 */
#define ADC_TMADC2_CH8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502107Cu)

/** \brief 20880, TMADC status register, channel 8 */
#define ADC_TMADC2_CH8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021080u)

/** \brief 20884, TMADC sampling time control register, channel 9 */
#define ADC_TMADC2_CH9_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021084u)

/** \brief 20888, TMADC configuration register, channel 9 */
#define ADC_TMADC2_CH9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021088u)

/** \brief 2088C, TMADC status register, channel 9 */
#define ADC_TMADC2_CH9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502108Cu)

/** \brief 20890, TMADC sampling time control register, channel 10 */
#define ADC_TMADC2_CH10_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021090u)

/** \brief 20894, TMADC configuration register, channel 10 */
#define ADC_TMADC2_CH10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021094u)

/** \brief 20898, TMADC status register, channel 10 */
#define ADC_TMADC2_CH10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021098u)

/** \brief 2089C, TMADC sampling time control register, channel 11 */
#define ADC_TMADC2_CH11_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502109Cu)

/** \brief 208A0, TMADC configuration register, channel 11 */
#define ADC_TMADC2_CH11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50210A0u)

/** \brief 208A4, TMADC status register, channel 11 */
#define ADC_TMADC2_CH11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50210A4u)

/** \brief 208A8, TMADC sampling time control register, channel 12 */
#define ADC_TMADC2_CH12_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50210A8u)

/** \brief 208AC, TMADC configuration register, channel 12 */
#define ADC_TMADC2_CH12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50210ACu)

/** \brief 208B0, TMADC status register, channel 12 */
#define ADC_TMADC2_CH12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50210B0u)

/** \brief 208B4, TMADC sampling time control register, channel 13 */
#define ADC_TMADC2_CH13_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50210B4u)

/** \brief 208B8, TMADC configuration register, channel 13 */
#define ADC_TMADC2_CH13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50210B8u)

/** \brief 208BC, TMADC status register, channel 13 */
#define ADC_TMADC2_CH13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50210BCu)

/** \brief 208C0, TMADC sampling time control register, channel 14 */
#define ADC_TMADC2_CH14_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50210C0u)

/** \brief 208C4, TMADC configuration register, channel 14 */
#define ADC_TMADC2_CH14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50210C4u)

/** \brief 208C8, TMADC status register, channel 14 */
#define ADC_TMADC2_CH14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50210C8u)

/** \brief 208CC, TMADC sampling time control register, channel 15 */
#define ADC_TMADC2_CH15_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50210CCu)

/** \brief 208D0, TMADC configuration register, channel 15 */
#define ADC_TMADC2_CH15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50210D0u)

/** \brief 208D4, TMADC status register, channel 15 */
#define ADC_TMADC2_CH15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50210D4u)

/** \brief 208D8, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC2_MCH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50210D8u)

/** \brief 208DC, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC2_MCH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50210DCu)

/** \brief 208E0, TMADC boundary  select register 0 */
#define ADC_TMADC2_BND0_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50210E0u)

/** \brief 208E4, TMADC boundary status regsiter */
#define ADC_TMADC2_BND0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50210E4u)

/** \brief 208E8, TMADC boundary trigger configuration register, boundary register 0 */
#define ADC_TMADC2_BND0_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50210E8u)

/** \brief 208EC, TMADC boundary  select register 1 */
#define ADC_TMADC2_BND1_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50210ECu)

/** \brief 208F0, TMADC boundary status regsiter */
#define ADC_TMADC2_BND1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50210F0u)

/** \brief 208F4, TMADC boundary trigger configuration register, boundary register 1 */
#define ADC_TMADC2_BND1_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50210F4u)

/** \brief 208F8, TMADC boundary flag configuration register 0 */
#define ADC_TMADC2_BFL0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF50210F8u)

/** \brief 208FC, TMADC boundary flag status register 0 */
#define ADC_TMADC2_BFL0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF50210FCu)

/** \brief 20900, TMADC boundary flag configuration register 1 */
#define ADC_TMADC2_BFL1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF5021100u)

/** \brief 20904, TMADC boundary flag status register 1 */
#define ADC_TMADC2_BFL1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF5021104u)

/** \brief 2090C, TMADC configuration register, result register 0 */
#define ADC_TMADC2_RSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502110Cu)

/** \brief 20914, TMADC configuration register, result register 1 */
#define ADC_TMADC2_RSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021114u)

/** \brief 2091C, TMADC configuration register, result register 2 */
#define ADC_TMADC2_RSLT2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502111Cu)

/** \brief 20924, TMADC configuration register, result register 3 */
#define ADC_TMADC2_RSLT3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021124u)

/** \brief 2092C, TMADC configuration register, result register 4 */
#define ADC_TMADC2_RSLT4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502112Cu)

/** \brief 20934, TMADC configuration register, result register 5 */
#define ADC_TMADC2_RSLT5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021134u)

/** \brief 2093C, TMADC configuration register, result register 6 */
#define ADC_TMADC2_RSLT6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502113Cu)

/** \brief 20944, TMADC configuration register, result register 7 */
#define ADC_TMADC2_RSLT7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021144u)

/** \brief 2094C, TMADC configuration register, result register 8 */
#define ADC_TMADC2_RSLT8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502114Cu)

/** \brief 20954, TMADC configuration register, result register 9 */
#define ADC_TMADC2_RSLT9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021154u)

/** \brief 2095C, TMADC configuration register, result register 10 */
#define ADC_TMADC2_RSLT10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502115Cu)

/** \brief 20964, TMADC configuration register, result register 11 */
#define ADC_TMADC2_RSLT11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021164u)

/** \brief 2096C, TMADC configuration register, result register 12 */
#define ADC_TMADC2_RSLT12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502116Cu)

/** \brief 20974, TMADC configuration register, result register 13 */
#define ADC_TMADC2_RSLT13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021174u)

/** \brief 2097C, TMADC configuration register, result register 14 */
#define ADC_TMADC2_RSLT14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502117Cu)

/** \brief 20984, TMADC configuration register, result register 15 */
#define ADC_TMADC2_RSLT15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021184u)

/** \brief 20988, TMADC configuration register, monitor channel 0  result register   */
#define ADC_TMADC2_MRSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF5021188u)

/** \brief 2098C, TMADC configuration register, monitor channel 1  result register   */
#define ADC_TMADC2_MRSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF502118Cu)

/** \brief 20990, TMADC error event flag register */
#define ADC_TMADC2_ERRF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRF*)0xF5021190u)

/** \brief 20994, TMADC result event flag register */
#define ADC_TMADC2_RESF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESF*)0xF5021194u)

/** \brief 20998, TMADC boundary event flag register */
#define ADC_TMADC2_BNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDF*)0xF5021198u)

/** \brief 209A0, TMADC result event flag set register */
#define ADC_TMADC2_RESFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFSET*)0xF50211A0u)

/** \brief 209A4, TMADC error event flag clear register */
#define ADC_TMADC2_ERRFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRFCLR*)0xF50211A4u)

/** \brief 209A8, TMADC result event flag clear register */
#define ADC_TMADC2_RESFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFCLR*)0xF50211A8u)

/** \brief 209AC, TMADC boundary event flag clear register */
#define ADC_TMADC2_BNDFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDFCLR*)0xF50211ACu)

/** \brief 209B0, TMADC service request configuration register 0 */
#define ADC_TMADC2_SR0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211B0u)

/** \brief 209B4, TMADC service request configuration register 1 */
#define ADC_TMADC2_SR1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211B4u)

/** \brief 209B8, TMADC service request configuration register 2 */
#define ADC_TMADC2_SR2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211B8u)

/** \brief 209BC, TMADC service request configuration register 3 */
#define ADC_TMADC2_SR3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211BCu)

/** \brief 209C0, TMADC service request configuration register 4 */
#define ADC_TMADC2_SR4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211C0u)

/** \brief 209C4, TMADC service request configuration register 5 */
#define ADC_TMADC2_SR5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211C4u)

/** \brief 209C8, TMADC service request configuration register 6 */
#define ADC_TMADC2_SR6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211C8u)

/** \brief 209CC, TMADC monitor channel 0  result register   */
#define ADC_TMADC2_MRES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50211CCu)

/** \brief 209D0, TMADC monitor channel 1  result register   */
#define ADC_TMADC2_MRES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50211D0u)

/** \brief 209D4, TMADC module status register */
#define ADC_TMADC2_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODSTAT*)0xF50211D4u)

/** \brief 209D8, TMADC broken wire detection control register */
#define ADC_TMADC2_BWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BWDCFG*)0xF50211D8u)

/** \brief 209DC, TMADC converter self-diagnostics register core-0 */
#define ADC_TMADC2_CSD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50211DCu)

/** \brief 209E0, TMADC converter self-diagnostics register core-1 */
#define ADC_TMADC2_CSD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50211E0u)

/** \brief 20A00, Time-stamp register 0 */
#define ADC_TMADC2_AW0_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021200u)

/** \brief 20A04, Time-stamp register 1 */
#define ADC_TMADC2_AW0_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021204u)

/** \brief 20A08, Time-stamp register 2 */
#define ADC_TMADC2_AW0_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021208u)

/** \brief 20A0C, Time-stamp register 3 */
#define ADC_TMADC2_AW0_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502120Cu)

/** \brief 20A10, Time-stamp register 4 */
#define ADC_TMADC2_AW0_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021210u)

/** \brief 20A14, Time-stamp register 5 */
#define ADC_TMADC2_AW0_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021214u)

/** \brief 20A18, Time-stamp register 6 */
#define ADC_TMADC2_AW0_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021218u)

/** \brief 20A1C, Time-stamp register 7 */
#define ADC_TMADC2_AW0_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502121Cu)

/** \brief 20A20, Time-stamp register 8 */
#define ADC_TMADC2_AW0_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021220u)

/** \brief 20A24, Time-stamp register 9 */
#define ADC_TMADC2_AW0_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021224u)

/** \brief 20A28, Time-stamp register 10 */
#define ADC_TMADC2_AW0_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021228u)

/** \brief 20A2C, Time-stamp register 11 */
#define ADC_TMADC2_AW0_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502122Cu)

/** \brief 20A30, Time-stamp register 12 */
#define ADC_TMADC2_AW0_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021230u)

/** \brief 20A34, Time-stamp register 13 */
#define ADC_TMADC2_AW0_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021234u)

/** \brief 20A38, Time-stamp register 14 */
#define ADC_TMADC2_AW0_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021238u)

/** \brief 20A3C, Time-stamp register 15 */
#define ADC_TMADC2_AW0_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502123Cu)

/** \brief 20A40, Result register 0 */
#define ADC_TMADC2_AW0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021240u)

/** \brief 20A44, Result register 1 */
#define ADC_TMADC2_AW0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021244u)

/** \brief 20A48, Result register 2 */
#define ADC_TMADC2_AW0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021248u)

/** \brief 20A4C, Result register 3 */
#define ADC_TMADC2_AW0_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502124Cu)

/** \brief 20A50, Result register 4 */
#define ADC_TMADC2_AW0_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021250u)

/** \brief 20A54, Result register 5 */
#define ADC_TMADC2_AW0_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021254u)

/** \brief 20A58, Result register 6 */
#define ADC_TMADC2_AW0_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021258u)

/** \brief 20A5C, Result register 7 */
#define ADC_TMADC2_AW0_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502125Cu)

/** \brief 20A60, Result register 8 */
#define ADC_TMADC2_AW0_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021260u)

/** \brief 20A64, Result register 9 */
#define ADC_TMADC2_AW0_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021264u)

/** \brief 20A68, Result register 10 */
#define ADC_TMADC2_AW0_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021268u)

/** \brief 20A6C, Result register 11 */
#define ADC_TMADC2_AW0_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502126Cu)

/** \brief 20A70, Result register 12 */
#define ADC_TMADC2_AW0_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021270u)

/** \brief 20A74, Result register 13 */
#define ADC_TMADC2_AW0_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021274u)

/** \brief 20A78, Result register 14 */
#define ADC_TMADC2_AW0_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021278u)

/** \brief 20A7C, Result register 15 */
#define ADC_TMADC2_AW0_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502127Cu)

/** \brief 20A80, Time-stamp register 0 */
#define ADC_TMADC2_AW1_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021280u)

/** \brief 20A84, Result register 0 */
#define ADC_TMADC2_AW1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021284u)

/** \brief 20A88, Time-stamp register 1 */
#define ADC_TMADC2_AW1_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021288u)

/** \brief 20A8C, Result register 1 */
#define ADC_TMADC2_AW1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502128Cu)

/** \brief 20A90, Time-stamp register 2 */
#define ADC_TMADC2_AW1_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021290u)

/** \brief 20A94, Result register 2 */
#define ADC_TMADC2_AW1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021294u)

/** \brief 20A98, Time-stamp register 3 */
#define ADC_TMADC2_AW1_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021298u)

/** \brief 20A9C, Result register 3 */
#define ADC_TMADC2_AW1_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502129Cu)

/** \brief 20AA0, Time-stamp register 4 */
#define ADC_TMADC2_AW1_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212A0u)

/** \brief 20AA4, Result register 4 */
#define ADC_TMADC2_AW1_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212A4u)

/** \brief 20AA8, Time-stamp register 5 */
#define ADC_TMADC2_AW1_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212A8u)

/** \brief 20AAC, Result register 5 */
#define ADC_TMADC2_AW1_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212ACu)

/** \brief 20AB0, Time-stamp register 6 */
#define ADC_TMADC2_AW1_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212B0u)

/** \brief 20AB4, Result register 6 */
#define ADC_TMADC2_AW1_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212B4u)

/** \brief 20AB8, Time-stamp register 7 */
#define ADC_TMADC2_AW1_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212B8u)

/** \brief 20ABC, Result register 7 */
#define ADC_TMADC2_AW1_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212BCu)

/** \brief 20AC0, Time-stamp register 8 */
#define ADC_TMADC2_AW1_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212C0u)

/** \brief 20AC4, Result register 8 */
#define ADC_TMADC2_AW1_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212C4u)

/** \brief 20AC8, Time-stamp register 9 */
#define ADC_TMADC2_AW1_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212C8u)

/** \brief 20ACC, Result register 9 */
#define ADC_TMADC2_AW1_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212CCu)

/** \brief 20AD0, Time-stamp register 10 */
#define ADC_TMADC2_AW1_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212D0u)

/** \brief 20AD4, Result register 10 */
#define ADC_TMADC2_AW1_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212D4u)

/** \brief 20AD8, Time-stamp register 11 */
#define ADC_TMADC2_AW1_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212D8u)

/** \brief 20ADC, Result register 11 */
#define ADC_TMADC2_AW1_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212DCu)

/** \brief 20AE0, Time-stamp register 12 */
#define ADC_TMADC2_AW1_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212E0u)

/** \brief 20AE4, Result register 12 */
#define ADC_TMADC2_AW1_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212E4u)

/** \brief 20AE8, Time-stamp register 13 */
#define ADC_TMADC2_AW1_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212E8u)

/** \brief 20AEC, Result register 13 */
#define ADC_TMADC2_AW1_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212ECu)

/** \brief 20AF0, Time-stamp register 14 */
#define ADC_TMADC2_AW1_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212F0u)

/** \brief 20AF4, Result register 14 */
#define ADC_TMADC2_AW1_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212F4u)

/** \brief 20AF8, Time-stamp register 15 */
#define ADC_TMADC2_AW1_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212F8u)

/** \brief 20AFC, Result register 15 */
#define ADC_TMADC2_AW1_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212FCu)

/** \brief 20B00, Time-stamp register 0 */
#define ADC_TMADC2_AW2_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021300u)

/** \brief 20B04, Result register 0 */
#define ADC_TMADC2_AW2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021304u)

/** \brief 20B08, Result register 1 */
#define ADC_TMADC2_AW2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021308u)

/** \brief 20B0C, Result register 2 */
#define ADC_TMADC2_AW2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502130Cu)

/** \brief 20B10, Result register 3 */
#define ADC_TMADC2_AW2_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021310u)

/** \brief 20B14, Result register 4 */
#define ADC_TMADC2_AW2_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021314u)

/** \brief 20B18, Result register 5 */
#define ADC_TMADC2_AW2_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021318u)

/** \brief 20B1C, Result register 6 */
#define ADC_TMADC2_AW2_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502131Cu)

/** \brief 20B40, Time-stamp register 7 */
#define ADC_TMADC2_AW2_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021340u)

/** \brief 20B44, Result register 7 */
#define ADC_TMADC2_AW2_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021344u)

/** \brief 20B48, Result register 8 */
#define ADC_TMADC2_AW2_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021348u)

/** \brief 20B4C, Result register 9 */
#define ADC_TMADC2_AW2_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502134Cu)

/** \brief 20B50, Result register 10 */
#define ADC_TMADC2_AW2_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021350u)

/** \brief 20B54, Result register 11 */
#define ADC_TMADC2_AW2_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021354u)

/** \brief 20B58, Result register 12 */
#define ADC_TMADC2_AW2_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021358u)

/** \brief 20B5C, Result register 13 */
#define ADC_TMADC2_AW2_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502135Cu)

/** \brief 20B60, Time-stamp register 14 */
#define ADC_TMADC2_AW2_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021360u)

/** \brief 20B64, Result register 14 */
#define ADC_TMADC2_AW2_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021364u)

/** \brief 20B68, Result register 15 */
#define ADC_TMADC2_AW2_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021368u)

/** \brief 20B6C, Result register 0 */
#define ADC_TMADC2_AW3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502136Cu)

/** \brief 20B70, Result register 1 */
#define ADC_TMADC2_AW3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021370u)

/** \brief 20B74, Result register 2 */
#define ADC_TMADC2_AW3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021374u)

/** \brief 20B78, Result register 3 */
#define ADC_TMADC2_AW3_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021378u)

/** \brief 20B7C, Result register 4 */
#define ADC_TMADC2_AW3_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502137Cu)

/** \brief 21000, TMADC module configuration register */
#define ADC_TMADC3_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODCFG*)0xF5021800u)

/** \brief 21004, TMADC EMUX configuration register */
#define ADC_TMADC3_EMUXCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXCFG*)0xF5021804u)

/** \brief 2100C, TMADC software trigger configuration register */
#define ADC_TMADC3_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SWTRCFG*)0xF502180Cu)

/** \brief 21010, TMADC connection matrix configuration register */
#define ADC_TMADC3_CMATCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CMATCFG*)0xF5021810u)

/** \brief 21018, TMADC sampling time control register, channel 0 */
#define ADC_TMADC3_CH0_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021818u)

/** \brief 2101C, TMADC configuration register, channel 0 */
#define ADC_TMADC3_CH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502181Cu)

/** \brief 21020, TMADC status register, channel 0 */
#define ADC_TMADC3_CH0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021820u)

/** \brief 21024, TMADC sampling time control register, channel 1 */
#define ADC_TMADC3_CH1_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021824u)

/** \brief 21028, TMADC configuration register, channel 1 */
#define ADC_TMADC3_CH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021828u)

/** \brief 2102C, TMADC status register, channel 1 */
#define ADC_TMADC3_CH1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502182Cu)

/** \brief 21030, TMADC sampling time control register, channel 2 */
#define ADC_TMADC3_CH2_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021830u)

/** \brief 21034, TMADC configuration register, channel 2 */
#define ADC_TMADC3_CH2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021834u)

/** \brief 21038, TMADC status register, channel 2 */
#define ADC_TMADC3_CH2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021838u)

/** \brief 2103C, TMADC sampling time control register, channel 3 */
#define ADC_TMADC3_CH3_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502183Cu)

/** \brief 21040, TMADC configuration register, channel 3 */
#define ADC_TMADC3_CH3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021840u)

/** \brief 21044, TMADC status register, channel 3 */
#define ADC_TMADC3_CH3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021844u)

/** \brief 21048, TMADC sampling time control register, channel 4 */
#define ADC_TMADC3_CH4_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021848u)

/** \brief 2104C, TMADC configuration register, channel 4 */
#define ADC_TMADC3_CH4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502184Cu)

/** \brief 21050, TMADC status register, channel 4 */
#define ADC_TMADC3_CH4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021850u)

/** \brief 21054, TMADC sampling time control register, channel 5 */
#define ADC_TMADC3_CH5_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021854u)

/** \brief 21058, TMADC configuration register, channel 5 */
#define ADC_TMADC3_CH5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021858u)

/** \brief 2105C, TMADC status register, channel 5 */
#define ADC_TMADC3_CH5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502185Cu)

/** \brief 21060, TMADC sampling time control register, channel 6 */
#define ADC_TMADC3_CH6_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021860u)

/** \brief 21064, TMADC configuration register, channel 6 */
#define ADC_TMADC3_CH6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021864u)

/** \brief 21068, TMADC status register, channel 6 */
#define ADC_TMADC3_CH6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021868u)

/** \brief 2106C, TMADC sampling time control register, channel 7 */
#define ADC_TMADC3_CH7_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502186Cu)

/** \brief 21070, TMADC configuration register, channel 7 */
#define ADC_TMADC3_CH7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021870u)

/** \brief 21074, TMADC status register, channel 7 */
#define ADC_TMADC3_CH7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021874u)

/** \brief 21078, TMADC sampling time control register, channel 8 */
#define ADC_TMADC3_CH8_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021878u)

/** \brief 2107C, TMADC configuration register, channel 8 */
#define ADC_TMADC3_CH8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502187Cu)

/** \brief 21080, TMADC status register, channel 8 */
#define ADC_TMADC3_CH8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021880u)

/** \brief 21084, TMADC sampling time control register, channel 9 */
#define ADC_TMADC3_CH9_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021884u)

/** \brief 21088, TMADC configuration register, channel 9 */
#define ADC_TMADC3_CH9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021888u)

/** \brief 2108C, TMADC status register, channel 9 */
#define ADC_TMADC3_CH9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502188Cu)

/** \brief 21090, TMADC sampling time control register, channel 10 */
#define ADC_TMADC3_CH10_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021890u)

/** \brief 21094, TMADC configuration register, channel 10 */
#define ADC_TMADC3_CH10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021894u)

/** \brief 21098, TMADC status register, channel 10 */
#define ADC_TMADC3_CH10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021898u)

/** \brief 2109C, TMADC sampling time control register, channel 11 */
#define ADC_TMADC3_CH11_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502189Cu)

/** \brief 210A0, TMADC configuration register, channel 11 */
#define ADC_TMADC3_CH11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50218A0u)

/** \brief 210A4, TMADC status register, channel 11 */
#define ADC_TMADC3_CH11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50218A4u)

/** \brief 210A8, TMADC sampling time control register, channel 12 */
#define ADC_TMADC3_CH12_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50218A8u)

/** \brief 210AC, TMADC configuration register, channel 12 */
#define ADC_TMADC3_CH12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50218ACu)

/** \brief 210B0, TMADC status register, channel 12 */
#define ADC_TMADC3_CH12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50218B0u)

/** \brief 210B4, TMADC sampling time control register, channel 13 */
#define ADC_TMADC3_CH13_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50218B4u)

/** \brief 210B8, TMADC configuration register, channel 13 */
#define ADC_TMADC3_CH13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50218B8u)

/** \brief 210BC, TMADC status register, channel 13 */
#define ADC_TMADC3_CH13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50218BCu)

/** \brief 210C0, TMADC sampling time control register, channel 14 */
#define ADC_TMADC3_CH14_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50218C0u)

/** \brief 210C4, TMADC configuration register, channel 14 */
#define ADC_TMADC3_CH14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50218C4u)

/** \brief 210C8, TMADC status register, channel 14 */
#define ADC_TMADC3_CH14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50218C8u)

/** \brief 210CC, TMADC sampling time control register, channel 15 */
#define ADC_TMADC3_CH15_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50218CCu)

/** \brief 210D0, TMADC configuration register, channel 15 */
#define ADC_TMADC3_CH15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50218D0u)

/** \brief 210D4, TMADC status register, channel 15 */
#define ADC_TMADC3_CH15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50218D4u)

/** \brief 210D8, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC3_MCH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50218D8u)

/** \brief 210DC, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC3_MCH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50218DCu)

/** \brief 210E0, TMADC boundary  select register 0 */
#define ADC_TMADC3_BND0_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50218E0u)

/** \brief 210E4, TMADC boundary status regsiter */
#define ADC_TMADC3_BND0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50218E4u)

/** \brief 210E8, TMADC boundary trigger configuration register, boundary register 0 */
#define ADC_TMADC3_BND0_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50218E8u)

/** \brief 210EC, TMADC boundary  select register 1 */
#define ADC_TMADC3_BND1_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50218ECu)

/** \brief 210F0, TMADC boundary status regsiter */
#define ADC_TMADC3_BND1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50218F0u)

/** \brief 210F4, TMADC boundary trigger configuration register, boundary register 1 */
#define ADC_TMADC3_BND1_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50218F4u)

/** \brief 210F8, TMADC boundary flag configuration register 0 */
#define ADC_TMADC3_BFL0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF50218F8u)

/** \brief 210FC, TMADC boundary flag status register 0 */
#define ADC_TMADC3_BFL0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF50218FCu)

/** \brief 21100, TMADC boundary flag configuration register 1 */
#define ADC_TMADC3_BFL1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF5021900u)

/** \brief 21104, TMADC boundary flag status register 1 */
#define ADC_TMADC3_BFL1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF5021904u)

/** \brief 2110C, TMADC configuration register, result register 0 */
#define ADC_TMADC3_RSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502190Cu)

/** \brief 21114, TMADC configuration register, result register 1 */
#define ADC_TMADC3_RSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021914u)

/** \brief 2111C, TMADC configuration register, result register 2 */
#define ADC_TMADC3_RSLT2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502191Cu)

/** \brief 21124, TMADC configuration register, result register 3 */
#define ADC_TMADC3_RSLT3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021924u)

/** \brief 2112C, TMADC configuration register, result register 4 */
#define ADC_TMADC3_RSLT4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502192Cu)

/** \brief 21134, TMADC configuration register, result register 5 */
#define ADC_TMADC3_RSLT5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021934u)

/** \brief 2113C, TMADC configuration register, result register 6 */
#define ADC_TMADC3_RSLT6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502193Cu)

/** \brief 21144, TMADC configuration register, result register 7 */
#define ADC_TMADC3_RSLT7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021944u)

/** \brief 2114C, TMADC configuration register, result register 8 */
#define ADC_TMADC3_RSLT8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502194Cu)

/** \brief 21154, TMADC configuration register, result register 9 */
#define ADC_TMADC3_RSLT9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021954u)

/** \brief 2115C, TMADC configuration register, result register 10 */
#define ADC_TMADC3_RSLT10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502195Cu)

/** \brief 21164, TMADC configuration register, result register 11 */
#define ADC_TMADC3_RSLT11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021964u)

/** \brief 2116C, TMADC configuration register, result register 12 */
#define ADC_TMADC3_RSLT12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502196Cu)

/** \brief 21174, TMADC configuration register, result register 13 */
#define ADC_TMADC3_RSLT13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021974u)

/** \brief 2117C, TMADC configuration register, result register 14 */
#define ADC_TMADC3_RSLT14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502197Cu)

/** \brief 21184, TMADC configuration register, result register 15 */
#define ADC_TMADC3_RSLT15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021984u)

/** \brief 21188, TMADC configuration register, monitor channel 0  result register   */
#define ADC_TMADC3_MRSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF5021988u)

/** \brief 2118C, TMADC configuration register, monitor channel 1  result register   */
#define ADC_TMADC3_MRSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF502198Cu)

/** \brief 21190, TMADC error event flag register */
#define ADC_TMADC3_ERRF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRF*)0xF5021990u)

/** \brief 21194, TMADC result event flag register */
#define ADC_TMADC3_RESF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESF*)0xF5021994u)

/** \brief 21198, TMADC boundary event flag register */
#define ADC_TMADC3_BNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDF*)0xF5021998u)

/** \brief 211A0, TMADC result event flag set register */
#define ADC_TMADC3_RESFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFSET*)0xF50219A0u)

/** \brief 211A4, TMADC error event flag clear register */
#define ADC_TMADC3_ERRFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRFCLR*)0xF50219A4u)

/** \brief 211A8, TMADC result event flag clear register */
#define ADC_TMADC3_RESFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFCLR*)0xF50219A8u)

/** \brief 211AC, TMADC boundary event flag clear register */
#define ADC_TMADC3_BNDFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDFCLR*)0xF50219ACu)

/** \brief 211B0, TMADC service request configuration register 0 */
#define ADC_TMADC3_SR0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219B0u)

/** \brief 211B4, TMADC service request configuration register 1 */
#define ADC_TMADC3_SR1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219B4u)

/** \brief 211B8, TMADC service request configuration register 2 */
#define ADC_TMADC3_SR2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219B8u)

/** \brief 211BC, TMADC service request configuration register 3 */
#define ADC_TMADC3_SR3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219BCu)

/** \brief 211C0, TMADC service request configuration register 4 */
#define ADC_TMADC3_SR4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219C0u)

/** \brief 211C4, TMADC service request configuration register 5 */
#define ADC_TMADC3_SR5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219C4u)

/** \brief 211C8, TMADC service request configuration register 6 */
#define ADC_TMADC3_SR6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219C8u)

/** \brief 211CC, TMADC monitor channel 0  result register   */
#define ADC_TMADC3_MRES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50219CCu)

/** \brief 211D0, TMADC monitor channel 1  result register   */
#define ADC_TMADC3_MRES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50219D0u)

/** \brief 211D4, TMADC module status register */
#define ADC_TMADC3_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODSTAT*)0xF50219D4u)

/** \brief 211D8, TMADC broken wire detection control register */
#define ADC_TMADC3_BWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BWDCFG*)0xF50219D8u)

/** \brief 211DC, TMADC converter self-diagnostics register core-0 */
#define ADC_TMADC3_CSD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50219DCu)

/** \brief 211E0, TMADC converter self-diagnostics register core-1 */
#define ADC_TMADC3_CSD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50219E0u)

/** \brief 21200, Time-stamp register 0 */
#define ADC_TMADC3_AW0_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A00u)

/** \brief 21204, Time-stamp register 1 */
#define ADC_TMADC3_AW0_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A04u)

/** \brief 21208, Time-stamp register 2 */
#define ADC_TMADC3_AW0_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A08u)

/** \brief 2120C, Time-stamp register 3 */
#define ADC_TMADC3_AW0_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A0Cu)

/** \brief 21210, Time-stamp register 4 */
#define ADC_TMADC3_AW0_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A10u)

/** \brief 21214, Time-stamp register 5 */
#define ADC_TMADC3_AW0_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A14u)

/** \brief 21218, Time-stamp register 6 */
#define ADC_TMADC3_AW0_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A18u)

/** \brief 2121C, Time-stamp register 7 */
#define ADC_TMADC3_AW0_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A1Cu)

/** \brief 21220, Time-stamp register 8 */
#define ADC_TMADC3_AW0_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A20u)

/** \brief 21224, Time-stamp register 9 */
#define ADC_TMADC3_AW0_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A24u)

/** \brief 21228, Time-stamp register 10 */
#define ADC_TMADC3_AW0_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A28u)

/** \brief 2122C, Time-stamp register 11 */
#define ADC_TMADC3_AW0_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A2Cu)

/** \brief 21230, Time-stamp register 12 */
#define ADC_TMADC3_AW0_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A30u)

/** \brief 21234, Time-stamp register 13 */
#define ADC_TMADC3_AW0_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A34u)

/** \brief 21238, Time-stamp register 14 */
#define ADC_TMADC3_AW0_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A38u)

/** \brief 2123C, Time-stamp register 15 */
#define ADC_TMADC3_AW0_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A3Cu)

/** \brief 21240, Result register 0 */
#define ADC_TMADC3_AW0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A40u)

/** \brief 21244, Result register 1 */
#define ADC_TMADC3_AW0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A44u)

/** \brief 21248, Result register 2 */
#define ADC_TMADC3_AW0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A48u)

/** \brief 2124C, Result register 3 */
#define ADC_TMADC3_AW0_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A4Cu)

/** \brief 21250, Result register 4 */
#define ADC_TMADC3_AW0_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A50u)

/** \brief 21254, Result register 5 */
#define ADC_TMADC3_AW0_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A54u)

/** \brief 21258, Result register 6 */
#define ADC_TMADC3_AW0_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A58u)

/** \brief 2125C, Result register 7 */
#define ADC_TMADC3_AW0_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A5Cu)

/** \brief 21260, Result register 8 */
#define ADC_TMADC3_AW0_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A60u)

/** \brief 21264, Result register 9 */
#define ADC_TMADC3_AW0_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A64u)

/** \brief 21268, Result register 10 */
#define ADC_TMADC3_AW0_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A68u)

/** \brief 2126C, Result register 11 */
#define ADC_TMADC3_AW0_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A6Cu)

/** \brief 21270, Result register 12 */
#define ADC_TMADC3_AW0_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A70u)

/** \brief 21274, Result register 13 */
#define ADC_TMADC3_AW0_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A74u)

/** \brief 21278, Result register 14 */
#define ADC_TMADC3_AW0_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A78u)

/** \brief 2127C, Result register 15 */
#define ADC_TMADC3_AW0_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A7Cu)

/** \brief 21280, Time-stamp register 0 */
#define ADC_TMADC3_AW1_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A80u)

/** \brief 21284, Result register 0 */
#define ADC_TMADC3_AW1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A84u)

/** \brief 21288, Time-stamp register 1 */
#define ADC_TMADC3_AW1_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A88u)

/** \brief 2128C, Result register 1 */
#define ADC_TMADC3_AW1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A8Cu)

/** \brief 21290, Time-stamp register 2 */
#define ADC_TMADC3_AW1_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A90u)

/** \brief 21294, Result register 2 */
#define ADC_TMADC3_AW1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A94u)

/** \brief 21298, Time-stamp register 3 */
#define ADC_TMADC3_AW1_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A98u)

/** \brief 2129C, Result register 3 */
#define ADC_TMADC3_AW1_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A9Cu)

/** \brief 212A0, Time-stamp register 4 */
#define ADC_TMADC3_AW1_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AA0u)

/** \brief 212A4, Result register 4 */
#define ADC_TMADC3_AW1_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AA4u)

/** \brief 212A8, Time-stamp register 5 */
#define ADC_TMADC3_AW1_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AA8u)

/** \brief 212AC, Result register 5 */
#define ADC_TMADC3_AW1_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AACu)

/** \brief 212B0, Time-stamp register 6 */
#define ADC_TMADC3_AW1_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AB0u)

/** \brief 212B4, Result register 6 */
#define ADC_TMADC3_AW1_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AB4u)

/** \brief 212B8, Time-stamp register 7 */
#define ADC_TMADC3_AW1_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AB8u)

/** \brief 212BC, Result register 7 */
#define ADC_TMADC3_AW1_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021ABCu)

/** \brief 212C0, Time-stamp register 8 */
#define ADC_TMADC3_AW1_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AC0u)

/** \brief 212C4, Result register 8 */
#define ADC_TMADC3_AW1_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AC4u)

/** \brief 212C8, Time-stamp register 9 */
#define ADC_TMADC3_AW1_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AC8u)

/** \brief 212CC, Result register 9 */
#define ADC_TMADC3_AW1_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021ACCu)

/** \brief 212D0, Time-stamp register 10 */
#define ADC_TMADC3_AW1_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AD0u)

/** \brief 212D4, Result register 10 */
#define ADC_TMADC3_AW1_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AD4u)

/** \brief 212D8, Time-stamp register 11 */
#define ADC_TMADC3_AW1_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AD8u)

/** \brief 212DC, Result register 11 */
#define ADC_TMADC3_AW1_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021ADCu)

/** \brief 212E0, Time-stamp register 12 */
#define ADC_TMADC3_AW1_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AE0u)

/** \brief 212E4, Result register 12 */
#define ADC_TMADC3_AW1_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AE4u)

/** \brief 212E8, Time-stamp register 13 */
#define ADC_TMADC3_AW1_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AE8u)

/** \brief 212EC, Result register 13 */
#define ADC_TMADC3_AW1_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AECu)

/** \brief 212F0, Time-stamp register 14 */
#define ADC_TMADC3_AW1_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AF0u)

/** \brief 212F4, Result register 14 */
#define ADC_TMADC3_AW1_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AF4u)

/** \brief 212F8, Time-stamp register 15 */
#define ADC_TMADC3_AW1_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AF8u)

/** \brief 212FC, Result register 15 */
#define ADC_TMADC3_AW1_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AFCu)

/** \brief 21300, Time-stamp register 0 */
#define ADC_TMADC3_AW2_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021B00u)

/** \brief 21304, Result register 0 */
#define ADC_TMADC3_AW2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B04u)

/** \brief 21308, Result register 1 */
#define ADC_TMADC3_AW2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B08u)

/** \brief 2130C, Result register 2 */
#define ADC_TMADC3_AW2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B0Cu)

/** \brief 21310, Result register 3 */
#define ADC_TMADC3_AW2_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B10u)

/** \brief 21314, Result register 4 */
#define ADC_TMADC3_AW2_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B14u)

/** \brief 21318, Result register 5 */
#define ADC_TMADC3_AW2_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B18u)

/** \brief 2131C, Result register 6 */
#define ADC_TMADC3_AW2_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B1Cu)

/** \brief 21340, Time-stamp register 7 */
#define ADC_TMADC3_AW2_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021B40u)

/** \brief 21344, Result register 7 */
#define ADC_TMADC3_AW2_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B44u)

/** \brief 21348, Result register 8 */
#define ADC_TMADC3_AW2_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B48u)

/** \brief 2134C, Result register 9 */
#define ADC_TMADC3_AW2_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B4Cu)

/** \brief 21350, Result register 10 */
#define ADC_TMADC3_AW2_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B50u)

/** \brief 21354, Result register 11 */
#define ADC_TMADC3_AW2_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B54u)

/** \brief 21358, Result register 12 */
#define ADC_TMADC3_AW2_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B58u)

/** \brief 2135C, Result register 13 */
#define ADC_TMADC3_AW2_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B5Cu)

/** \brief 21360, Time-stamp register 14 */
#define ADC_TMADC3_AW2_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021B60u)

/** \brief 21364, Result register 14 */
#define ADC_TMADC3_AW2_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B64u)

/** \brief 21368, Result register 15 */
#define ADC_TMADC3_AW2_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B68u)

/** \brief 2136C, Result register 0 */
#define ADC_TMADC3_AW3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B6Cu)

/** \brief 21370, Result register 1 */
#define ADC_TMADC3_AW3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B70u)

/** \brief 21374, Result register 2 */
#define ADC_TMADC3_AW3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B74u)

/** \brief 21378, Result register 3 */
#define ADC_TMADC3_AW3_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B78u)

/** \brief 2137C, Result register 4 */
#define ADC_TMADC3_AW3_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B7Cu)

/** \brief BF004, CDSP global reset control */
#define ADC_CDSP_GLOBRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GLOBRD*)0xF50BF804u)

/** \brief BF008, CDSP boudary flag event register */
#define ADC_CDSP_BNDCF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_BNDCF*)0xF50BF808u)

/** \brief BF00C, CDSP boundary flag event clear */
#define ADC_CDSP_BNDCFCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_BNDCFCL*)0xF50BF80Cu)

/** \brief BF010, CDSP sleep status register */
#define ADC_CDSP_SLPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_SLPST*)0xF50BF810u)

/** \brief BF014, CDSP event flag register 0 */
#define ADC_CDSP_RESEV0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_RESEV*)0xF50BF814u)

/** \brief BF018, CDSP event flag register 1 */
#define ADC_CDSP_RESEV1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_RESEV*)0xF50BF818u)

/** \brief BF01C, CDSP event flag register 2 */
#define ADC_CDSP_RESEV2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_RESEV*)0xF50BF81Cu)

/** \brief BF020, CDSP result event flag clear 0 */
#define ADC_CDSP_RESEVCLR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_RESEVCLR*)0xF50BF820u)

/** \brief BF024, CDSP result event flag clear 1 */
#define ADC_CDSP_RESEVCLR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_RESEVCLR*)0xF50BF824u)

/** \brief BF028, CDSP result event flag clear 2 */
#define ADC_CDSP_RESEVCLR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_RESEVCLR*)0xF50BF828u)

/** \brief BF0C0, CDSP input from general purpose register 0 */
#define ADC_CDSP_GP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GP*)0xF50BF8C0u)

/** \brief BF0C4, CDSP input from general purpose register 1 */
#define ADC_CDSP_GP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GP*)0xF50BF8C4u)

/** \brief BF0C8, CDSP input from general purpose register 2 */
#define ADC_CDSP_GP2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GP*)0xF50BF8C8u)

/** \brief BF0CC, CDSP input from general purpose register 3 */
#define ADC_CDSP_GP3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GP*)0xF50BF8CCu)

/** \brief BF0D0, CDSP wake up error flag register */
#define ADC_CDSP_WUERREV /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_WUERREV*)0xF50BF8D0u)

/** \brief BF0D4, CDSP wake up error event clear register */
#define ADC_CDSP_WUERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_WUERRCL*)0xF50BF8D4u)

/** \brief BF0D8, CDSP global run control register */
#define ADC_CDSP_GLOBRCD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GLOBRCD*)0xF50BF8D8u)

/** \brief BF0DC, CDSP global halt control register */
#define ADC_CDSP_GLOBHCD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GLOBHCD*)0xF50BF8DCu)

/** \brief BF0E0, CDSP global run status register */
#define ADC_CDSP_GLOBRSD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GLOBRSD*)0xF50BF8E0u)

/** \brief BF0E4, CDSP global halt status register */
#define ADC_CDSP_GLOBHSTD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GLOBHSTD*)0xF50BF8E4u)

/** \brief BF0E8, OCDS control and status register 0 for CDSP0-8 */
#define ADC_CDSP_OCSCDSPA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_OCSCDSPA*)0xF50BF8E8u)

/** \brief BF400, CDSP debug status register */
#define ADC_CDSP_DB0_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFC00u)

/** \brief BF404, CDSP debug command register */
#define ADC_CDSP_DB0_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFC04u)

/** \brief BF408, CDSP debug address register */
#define ADC_CDSP_DB0_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFC08u)

/** \brief BF40C, CDSP debug data register */
#define ADC_CDSP_DB0_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFC0Cu)

/** \brief BF410, CDSP debug reset register */
#define ADC_CDSP_DB0_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFC10u)

/** \brief BF420, CDSP debug status register */
#define ADC_CDSP_DB1_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFC20u)

/** \brief BF424, CDSP debug command register */
#define ADC_CDSP_DB1_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFC24u)

/** \brief BF428, CDSP debug address register */
#define ADC_CDSP_DB1_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFC28u)

/** \brief BF42C, CDSP debug data register */
#define ADC_CDSP_DB1_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFC2Cu)

/** \brief BF430, CDSP debug reset register */
#define ADC_CDSP_DB1_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFC30u)

/** \brief C1400, CDSP configuration of CDSP  0 */
#define ADC_CDSP_DSP0_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50C1C00u)

/** \brief C1404, CDSP boundary trigger configuration register 0 */
#define ADC_CDSP_DSP0_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50C1C04u)

/** \brief C1408, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP0_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50C1C08u)

/** \brief C140C, CDSP boundary status register 0 */
#define ADC_CDSP_DSP0_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50C1C0Cu)

/** \brief C1410, CDSP boundary select register 0 */
#define ADC_CDSP_DSP0_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50C1C10u)

/** \brief C1414, CDSP time stamp trigger configuration register 0 */
#define ADC_CDSP_DSP0_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50C1C14u)

/** \brief C1418, CDSP time-stamp register 0 */
#define ADC_CDSP_DSP0_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50C1C18u)

/** \brief C141C, CDSP time-stamp counter 0 */
#define ADC_CDSP_DSP0_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50C1C1Cu)

/** \brief C1420, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP0_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50C1C20u)

/** \brief C1424, CDSP service request configuration register */
#define ADC_CDSP_DSP0_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50C1C24u)

/** \brief C1428, CDSP software configuration register 0 */
#define ADC_CDSP_DSP0_SWCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SWCFG*)0xF50C1C28u)

/** \brief C142C, CDSP intermediate integration value */
#define ADC_CDSP_DSP0_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50C1C2Cu)

/** \brief C1430, CDSP software trigger configuration register 0 */
#define ADC_CDSP_DSP0_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SWTRCFG*)0xF50C1C30u)

/** \brief C1434, CDSP channel error clear register 0 */
#define ADC_CDSP_DSP0_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50C1C34u)

/** \brief C1438, CDSP status register */
#define ADC_CDSP_DSP0_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50C1C38u)

/** \brief C143C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP0_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50C1C3Cu)

/** \brief C1440, CDSP result register 0 */
#define ADC_CDSP_DSP0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C1C40u)

/** \brief C1444, CDSP result register 1 */
#define ADC_CDSP_DSP0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C1C44u)

/** \brief C1448, CDSP result register 2 */
#define ADC_CDSP_DSP0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C1C48u)

/** \brief C3400, CDSP configuration of CDSP  1 */
#define ADC_CDSP_DSP1_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50C3C00u)

/** \brief C3404, CDSP boundary trigger configuration register 1 */
#define ADC_CDSP_DSP1_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50C3C04u)

/** \brief C3408, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP1_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50C3C08u)

/** \brief C340C, CDSP boundary status register 1 */
#define ADC_CDSP_DSP1_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50C3C0Cu)

/** \brief C3410, CDSP boundary select register 1 */
#define ADC_CDSP_DSP1_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50C3C10u)

/** \brief C3414, CDSP time stamp trigger configuration register 1 */
#define ADC_CDSP_DSP1_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50C3C14u)

/** \brief C3418, CDSP time-stamp register 1 */
#define ADC_CDSP_DSP1_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50C3C18u)

/** \brief C341C, CDSP time-stamp counter 1 */
#define ADC_CDSP_DSP1_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50C3C1Cu)

/** \brief C3420, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP1_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50C3C20u)

/** \brief C3424, CDSP service request configuration register */
#define ADC_CDSP_DSP1_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50C3C24u)

/** \brief C3428, CDSP software configuration register 1 */
#define ADC_CDSP_DSP1_SWCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SWCFG*)0xF50C3C28u)

/** \brief C342C, CDSP intermediate integration value */
#define ADC_CDSP_DSP1_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50C3C2Cu)

/** \brief C3430, CDSP software trigger configuration register 1 */
#define ADC_CDSP_DSP1_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SWTRCFG*)0xF50C3C30u)

/** \brief C3434, CDSP channel error clear register 1 */
#define ADC_CDSP_DSP1_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50C3C34u)

/** \brief C3438, CDSP status register */
#define ADC_CDSP_DSP1_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50C3C38u)

/** \brief C343C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP1_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50C3C3Cu)

/** \brief C3440, CDSP result register 0 */
#define ADC_CDSP_DSP1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C3C40u)

/** \brief C3444, CDSP result register 1 */
#define ADC_CDSP_DSP1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C3C44u)

/** \brief C3448, CDSP result register 2 */
#define ADC_CDSP_DSP1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C3C48u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXADC_REG_H */
