DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_1"
duLibraryName "Poetic"
duName "DAC"
elements [
(GiElement
name "dacBitNb"
type "positive"
value "8"
)
(GiElement
name "dacChBitNb"
type "positive"
value "2"
)
(GiElement
name "dacOpBitNb"
type "positive"
value "2"
)
]
mwi 0
uid 664,0
)
(Instance
name "U_0"
duLibraryName "Gates"
duName "logic1"
elements [
]
mwi 0
uid 740,0
)
(Instance
name "U_2"
duLibraryName "Gates"
duName "logic0"
elements [
]
mwi 0
uid 755,0
)
(Instance
name "U_4"
duLibraryName "Gates"
duName "logic0"
elements [
]
mwi 0
uid 861,0
)
(Instance
name "U_5"
duLibraryName "Gates"
duName "logic0"
elements [
]
mwi 0
uid 876,0
)
(Instance
name "U_6"
duLibraryName "Gates"
duName "logic0"
elements [
]
mwi 0
uid 903,0
)
(Instance
name "U_7"
duLibraryName "Gates"
duName "logic1"
elements [
]
mwi 0
uid 918,0
)
(Instance
name "U_9"
duLibraryName "Poetic"
duName "BLDCController"
elements [
]
mwi 0
uid 1043,0
)
(Instance
name "U_10"
duLibraryName "Poetic"
duName "regulator"
elements [
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
]
mwi 0
uid 1093,0
)
(Instance
name "I43"
duLibraryName "Modulation"
duName "pwmModulator"
elements [
(GiElement
name "signalBitNb"
type "positive"
value "12"
)
]
mwi 0
uid 1173,0
)
(Instance
name "I0"
duLibraryName "RS232"
duName "serialPortFIFO"
elements [
(GiElement
name "baudRateDivide"
type "positive"
value "10417"
)
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "txFifoDepth"
type "positive"
value "8"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
mwi 0
uid 1268,0
)
(Instance
name "I22"
duLibraryName "Poetic"
duName "uartController"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
]
mwi 0
uid 1317,0
)
(Instance
name "I23"
duLibraryName "Poetic"
duName "serialAsciiDecoder"
elements [
]
mwi 0
uid 1371,0
)
(Instance
name "U_11"
duLibraryName "Gates"
duName "and2inv1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1454,0
)
(Instance
name "U_14"
duLibraryName "Gates"
duName "logic0"
elements [
]
mwi 0
uid 1866,0
)
(Instance
name "U_15"
duLibraryName "Board"
duName "DFF"
elements [
]
mwi 0
uid 2305,0
)
(Instance
name "U_16"
duLibraryName "Gates"
duName "and2inv1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 2337,0
)
(Instance
name "U_18"
duLibraryName "Poetic"
duName "clockGenerator"
elements [
(GiElement
name "counterBitNb"
type "integer"
value "30"
)
(GiElement
name "frequencyIn"
type "integer"
value "100000000"
)
(GiElement
name "frequencyOut"
type "integer"
value "20000000"
)
]
mwi 0
uid 3040,0
)
(Instance
name "U_12"
duLibraryName "Poetic"
duName "clockGenerator"
elements [
(GiElement
name "counterBitNb"
type "integer"
value "30"
)
(GiElement
name "frequencyIn"
type "integer"
value "100000000"
)
(GiElement
name "frequencyOut"
type "integer"
value "1"
)
]
mwi 0
uid 3072,0
)
(Instance
name "U_13"
duLibraryName "Poetic"
duName "clockGenerator"
elements [
(GiElement
name "counterBitNb"
type "integer"
value "30"
)
(GiElement
name "frequencyIn"
type "integer"
value "100000000"
)
(GiElement
name "frequencyOut"
type "integer"
value "1"
)
]
mwi 0
uid 3098,0
)
(Instance
name "U_3"
duLibraryName "Poetic"
duName "clockGenerator"
elements [
(GiElement
name "counterBitNb"
type "integer"
value "10"
)
(GiElement
name "frequencyIn"
type "integer"
value "100000000"
)
(GiElement
name "frequencyOut"
type "integer"
value "20000000"
)
]
mwi 0
uid 3124,0
)
(Instance
name "U_17"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
(GiElement
name "highSpeedEn"
type "natural"
value "0"
)
]
mwi 0
uid 3420,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\@simple@poetic@b@l@d@c\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\@simple@poetic@b@l@d@c\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\@simple@poetic@b@l@d@c"
)
(vvPair
variable "d_logical"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\SimplePoeticBLDC"
)
(vvPair
variable "date"
value "17.08.2021"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "17"
)
(vvPair
variable "entity_name"
value "SimplePoeticBLDC"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "jean.nanchen"
)
(vvPair
variable "graphical_source_date"
value "17.08.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA30407"
)
(vvPair
variable "graphical_source_time"
value "20:22:21"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA30407"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Poetic"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Poetic"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "SimplePoeticBLDC"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\@simple@poetic@b@l@d@c\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\SimplePoeticBLDC\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "20:22:21"
)
(vvPair
variable "unit"
value "SimplePoeticBLDC"
)
(vvPair
variable "user"
value "jean.nanchen"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 212,0
optionalChildren [
*1 (Grouping
uid 169,0
optionalChildren [
*2 (CommentText
uid 171,0
shape (Rectangle
uid 172,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,48000,47000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 173,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "30200,48000,42200,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 174,0
shape (Rectangle
uid 175,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,44000,51000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 176,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "47200,44000,50200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 177,0
shape (Rectangle
uid 178,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,46000,47000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 179,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "30200,46000,40200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 180,0
shape (Rectangle
uid 181,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,46000,30000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 182,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "26200,46000,28300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 183,0
shape (Rectangle
uid 184,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,45000,67000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 185,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "47200,45200,56600,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 186,0
shape (Rectangle
uid 187,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,44000,67000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 188,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "51200,44000,52800,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 189,0
shape (Rectangle
uid 190,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,44000,47000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 191,0
va (VaSet
fg "32768,0,0"
)
xt "31350,44400,41650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 192,0
shape (Rectangle
uid 193,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,47000,30000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 194,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "26200,47000,28300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 195,0
shape (Rectangle
uid 196,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,48000,30000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 197,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "26200,48000,28900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 198,0
shape (Rectangle
uid 199,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,47000,47000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 200,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "30200,47000,42400,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 170,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "26000,44000,67000,49000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoIn
uid 356,0
shape (CompositeShape
uid 357,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 358,0
sl 0
ro 270
xt "13000,39625,14500,40375"
)
(Line
uid 359,0
sl 0
ro 270
xt "14500,40000,15000,40000"
pts [
"14500,40000"
"15000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 360,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 361,0
va (VaSet
)
xt "8600,39500,12000,40700"
st "clock"
ju 2
blo "12000,40500"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 368,0
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 11,0
)
declText (MLText
uid 369,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8800,37000,9600"
st "clock          : std_ulogic"
)
)
*14 (PortIoIn
uid 370,0
shape (CompositeShape
uid 371,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 372,0
sl 0
ro 270
xt "184000,-3375,185500,-2625"
)
(Line
uid 373,0
sl 0
ro 270
xt "185500,-3000,186000,-3000"
pts [
"185500,-3000"
"186000,-3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 374,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 375,0
va (VaSet
)
xt "181500,-3500,183000,-2300"
st "D"
ju 2
blo "183000,-2500"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 382,0
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 2
suid 12,0
)
declText (MLText
uid 383,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3200,37000,4000"
st "D              : std_ulogic"
)
)
*16 (PortIoOut
uid 384,0
shape (CompositeShape
uid 385,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 386,0
sl 0
ro 270
xt "146500,-71375,148000,-70625"
)
(Line
uid 387,0
sl 0
ro 270
xt "146000,-71000,146500,-71000"
pts [
"146000,-71000"
"146500,-71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 388,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 389,0
va (VaSet
)
xt "149000,-71600,156200,-70400"
st "DAC0_SCLK"
blo "149000,-70600"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 396,0
lang 11
decl (Decl
n "DAC0_SCLK"
t "std_ulogic"
o 14
suid 13,0
)
declText (MLText
uid 397,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12800,37000,13600"
st "DAC0_SCLK      : std_ulogic"
)
)
*18 (PortIoOut
uid 398,0
shape (CompositeShape
uid 399,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 400,0
sl 0
ro 270
xt "146500,-60375,148000,-59625"
)
(Line
uid 401,0
sl 0
ro 270
xt "146000,-60000,146500,-60000"
pts [
"146000,-60000"
"146500,-60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 402,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 403,0
va (VaSet
)
xt "149000,-60500,155800,-59300"
st "DAC0_SDO"
blo "149000,-59500"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 410,0
lang 11
decl (Decl
n "DAC0_SDO"
t "std_ulogic"
o 15
suid 14,0
)
declText (MLText
uid 411,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13600,37000,14400"
st "DAC0_SDO       : std_ulogic"
)
)
*20 (PortIoOut
uid 412,0
shape (CompositeShape
uid 413,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 414,0
sl 0
ro 270
xt "146500,-58375,148000,-57625"
)
(Line
uid 415,0
sl 0
ro 270
xt "146000,-58000,146500,-58000"
pts [
"146000,-58000"
"146500,-58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 416,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 417,0
va (VaSet
)
xt "149000,-58500,156400,-57300"
st "DAC0_SYNC"
blo "149000,-57500"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 424,0
lang 11
decl (Decl
n "DAC0_SYNC"
t "std_ulogic"
o 16
suid 15,0
)
declText (MLText
uid 425,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14400,37000,15200"
st "DAC0_SYNC      : std_ulogic"
)
)
*22 (PortIoIn
uid 426,0
shape (CompositeShape
uid 427,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 428,0
sl 0
ro 270
xt "184000,-9375,185500,-8625"
)
(Line
uid 429,0
sl 0
ro 270
xt "185500,-9000,186000,-9000"
pts [
"185500,-9000"
"186000,-9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 430,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 431,0
va (VaSet
)
xt "179000,-9500,183000,-8300"
st "enable"
ju 2
blo "183000,-8500"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 438,0
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 10
suid 16,0
)
declText (MLText
uid 439,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9600,37000,10400"
st "enable         : std_ulogic"
)
)
*24 (PortIoIn
uid 440,0
shape (CompositeShape
uid 441,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 442,0
sl 0
ro 270
xt "216000,25625,217500,26375"
)
(Line
uid 443,0
sl 0
ro 270
xt "217500,26000,218000,26000"
pts [
"217500,26000"
"218000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 444,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 445,0
va (VaSet
)
xt "210900,25500,215000,26700"
st "Hall_A"
ju 2
blo "215000,26500"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 452,0
lang 11
decl (Decl
n "Hall_A"
t "std_ulogic"
o 3
suid 17,0
)
declText (MLText
uid 453,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4000,37000,4800"
st "Hall_A         : std_ulogic"
)
)
*26 (PortIoIn
uid 454,0
shape (CompositeShape
uid 455,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 456,0
sl 0
ro 270
xt "216000,29625,217500,30375"
)
(Line
uid 457,0
sl 0
ro 270
xt "217500,30000,218000,30000"
pts [
"217500,30000"
"218000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 458,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 459,0
va (VaSet
)
xt "211000,29500,215000,30700"
st "Hall_B"
ju 2
blo "215000,30500"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 466,0
lang 11
decl (Decl
n "Hall_B"
t "std_ulogic"
o 4
suid 18,0
)
declText (MLText
uid 467,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4800,37000,5600"
st "Hall_B         : std_ulogic"
)
)
*28 (PortIoIn
uid 468,0
shape (CompositeShape
uid 469,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 470,0
sl 0
ro 270
xt "216000,33625,217500,34375"
)
(Line
uid 471,0
sl 0
ro 270
xt "217500,34000,218000,34000"
pts [
"217500,34000"
"218000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 472,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 473,0
va (VaSet
)
xt "210900,33500,215000,34700"
st "Hall_C"
ju 2
blo "215000,34500"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 480,0
lang 11
decl (Decl
n "Hall_C"
t "std_ulogic"
o 5
suid 19,0
)
declText (MLText
uid 481,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5600,37000,6400"
st "Hall_C         : std_ulogic"
)
)
*30 (PortIoIn
uid 482,0
shape (CompositeShape
uid 483,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 484,0
sl 0
ro 270
xt "184000,-5375,185500,-4625"
)
(Line
uid 485,0
sl 0
ro 270
xt "185500,-5000,186000,-5000"
pts [
"185500,-5000"
"186000,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 486,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 487,0
va (VaSet
)
xt "181800,-5500,183000,-4300"
st "I"
ju 2
blo "183000,-4500"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 494,0
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 6
suid 20,0
)
declText (MLText
uid 495,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6400,37000,7200"
st "I              : std_ulogic"
)
)
*32 (PortIoOut
uid 496,0
shape (CompositeShape
uid 497,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 498,0
sl 0
ro 270
xt "129500,20625,131000,21375"
)
(Line
uid 499,0
sl 0
ro 270
xt "129000,21000,129500,21000"
pts [
"129000,21000"
"129500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 500,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 501,0
va (VaSet
)
xt "132000,20400,138900,21600"
st "ledState_0"
blo "132000,21400"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 508,0
lang 11
decl (Decl
n "ledState_0"
t "std_ulogic"
o 24
suid 21,0
)
declText (MLText
uid 509,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20800,37000,21600"
st "ledState_0     : std_ulogic"
)
)
*34 (PortIoOut
uid 510,0
shape (CompositeShape
uid 511,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 512,0
sl 0
ro 270
xt "129500,15625,131000,16375"
)
(Line
uid 513,0
sl 0
ro 270
xt "129000,16000,129500,16000"
pts [
"129000,16000"
"129500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 514,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 515,0
va (VaSet
)
xt "132000,15500,138900,16700"
st "ledState_1"
blo "132000,16500"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 522,0
lang 11
decl (Decl
n "ledState_1"
t "std_ulogic"
o 25
suid 22,0
)
declText (MLText
uid 523,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21600,37000,22400"
st "ledState_1     : std_ulogic"
)
)
*36 (PortIoIn
uid 524,0
shape (CompositeShape
uid 525,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 526,0
sl 0
ro 270
xt "184000,-7375,185500,-6625"
)
(Line
uid 527,0
sl 0
ro 270
xt "185500,-7000,186000,-7000"
pts [
"185500,-7000"
"186000,-7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 528,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 529,0
va (VaSet
)
xt "181600,-7500,183000,-6300"
st "P"
ju 2
blo "183000,-6500"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 536,0
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 7
suid 23,0
)
declText (MLText
uid 537,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7200,37000,8000"
st "P              : std_ulogic"
)
)
*38 (PortIoIn
uid 538,0
shape (CompositeShape
uid 539,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 540,0
sl 0
ro 270
xt "13000,41625,14500,42375"
)
(Line
uid 541,0
sl 0
ro 270
xt "14500,42000,15000,42000"
pts [
"14500,42000"
"15000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 542,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 543,0
va (VaSet
)
xt "8700,41500,12000,42700"
st "reset"
ju 2
blo "12000,42500"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 550,0
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 11
suid 24,0
)
declText (MLText
uid 551,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10400,37000,11200"
st "reset          : std_ulogic"
)
)
*40 (PortIoOut
uid 552,0
shape (CompositeShape
uid 553,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 554,0
sl 0
ro 270
xt "257500,625,259000,1375"
)
(Line
uid 555,0
sl 0
ro 270
xt "257000,1000,257500,1000"
pts [
"257000,1000"
"257500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 556,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 557,0
va (VaSet
)
xt "260000,500,264200,1700"
st "Sa_bot"
blo "260000,1500"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 564,0
lang 11
decl (Decl
n "Sa_bot"
t "std_ulogic"
o 17
suid 25,0
)
declText (MLText
uid 565,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15200,37000,16000"
st "Sa_bot         : std_ulogic"
)
)
*42 (PortIoOut
uid 566,0
shape (CompositeShape
uid 567,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 568,0
sl 0
ro 270
xt "257500,-1375,259000,-625"
)
(Line
uid 569,0
sl 0
ro 270
xt "257000,-1000,257500,-1000"
pts [
"257000,-1000"
"257500,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 570,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 571,0
va (VaSet
)
xt "260000,-1500,264200,-300"
st "Sa_top"
blo "260000,-500"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 578,0
lang 11
decl (Decl
n "Sa_top"
t "std_ulogic"
o 18
suid 26,0
)
declText (MLText
uid 579,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16000,37000,16800"
st "Sa_top         : std_ulogic"
)
)
*44 (PortIoOut
uid 580,0
shape (CompositeShape
uid 581,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 582,0
sl 0
ro 270
xt "257500,4625,259000,5375"
)
(Line
uid 583,0
sl 0
ro 270
xt "257000,5000,257500,5000"
pts [
"257000,5000"
"257500,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 584,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 585,0
va (VaSet
)
xt "260000,4500,264200,5700"
st "Sb_bot"
blo "260000,5500"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 592,0
lang 11
decl (Decl
n "Sb_bot"
t "std_ulogic"
o 19
suid 27,0
)
declText (MLText
uid 593,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16800,37000,17600"
st "Sb_bot         : std_ulogic"
)
)
*46 (PortIoOut
uid 594,0
shape (CompositeShape
uid 595,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 596,0
sl 0
ro 270
xt "257500,2625,259000,3375"
)
(Line
uid 597,0
sl 0
ro 270
xt "257000,3000,257500,3000"
pts [
"257000,3000"
"257500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 598,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 599,0
va (VaSet
)
xt "260000,2500,264200,3700"
st "Sb_top"
blo "260000,3500"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 606,0
lang 11
decl (Decl
n "Sb_top"
t "std_ulogic"
o 20
suid 28,0
)
declText (MLText
uid 607,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17600,37000,18400"
st "Sb_top         : std_ulogic"
)
)
*48 (PortIoOut
uid 608,0
shape (CompositeShape
uid 609,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 610,0
sl 0
ro 270
xt "257500,8625,259000,9375"
)
(Line
uid 611,0
sl 0
ro 270
xt "257000,9000,257500,9000"
pts [
"257000,9000"
"257500,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 612,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 613,0
va (VaSet
)
xt "260000,8500,264200,9700"
st "Sc_bot"
blo "260000,9500"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 620,0
lang 11
decl (Decl
n "Sc_bot"
t "std_ulogic"
o 21
suid 29,0
)
declText (MLText
uid 621,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18400,37000,19200"
st "Sc_bot         : std_ulogic"
)
)
*50 (PortIoOut
uid 622,0
shape (CompositeShape
uid 623,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 624,0
sl 0
ro 270
xt "257500,6625,259000,7375"
)
(Line
uid 625,0
sl 0
ro 270
xt "257000,7000,257500,7000"
pts [
"257000,7000"
"257500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 626,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 627,0
va (VaSet
)
xt "260000,6500,264200,7700"
st "Sc_top"
blo "260000,7500"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 634,0
lang 11
decl (Decl
n "Sc_top"
t "std_ulogic"
o 22
suid 30,0
)
declText (MLText
uid 635,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19200,37000,20000"
st "Sc_top         : std_ulogic"
)
)
*52 (PortIoOut
uid 636,0
shape (CompositeShape
uid 637,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 638,0
sl 0
ro 90
xt "97000,59625,98500,60375"
)
(Line
uid 639,0
sl 0
ro 90
xt "98500,60000,99000,60000"
pts [
"99000,60000"
"98500,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 640,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 641,0
va (VaSet
)
xt "91100,59400,96000,60600"
st "USB_RX"
ju 2
blo "96000,60400"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 648,0
lang 11
decl (Decl
n "USB_RX"
t "std_ulogic"
o 23
suid 31,0
)
declText (MLText
uid 649,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20000,37000,20800"
st "USB_RX         : std_ulogic"
)
)
*54 (PortIoIn
uid 650,0
shape (CompositeShape
uid 651,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 652,0
sl 0
ro 270
xt "97000,53625,98500,54375"
)
(Line
uid 653,0
sl 0
ro 270
xt "98500,54000,99000,54000"
pts [
"98500,54000"
"99000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 654,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 655,0
va (VaSet
)
xt "91100,53500,96000,54700"
st "USB_TX"
ju 2
blo "96000,54500"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 662,0
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 8
suid 32,0
)
declText (MLText
uid 663,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8000,37000,8800"
st "USB_TX         : std_ulogic"
)
)
*56 (SaComponent
uid 664,0
optionalChildren [
*57 (CptPort
uid 674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-48375,126000,-47625"
)
tg (CPTG
uid 676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 677,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,-48700,131900,-47300"
st "dacSel"
blo "127000,-47500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dacSel"
t "std_ulogic_vector"
b "(dacChBitNb-1 DOWNTO 0)"
o 3
)
)
)
*58 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-50375,126000,-49625"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,-50700,130700,-49300"
st "data"
blo "127000,-49500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "data"
t "std_ulogic_vector"
b "(dacBitNb-1 DOWNTO 0)"
o 4
)
)
)
*59 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-61375,126000,-60625"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,-61700,130900,-60300"
st "send"
blo "127000,-60500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "send"
t "std_ulogic"
o 7
)
)
)
*60 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-46375,126000,-45625"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 689,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,-46700,131300,-45300"
st "mode"
blo "127000,-45500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "mode"
t "std_ulogic_vector"
b "(dacOpBitNb-1 DOWNTO 0)"
o 5
)
)
)
*61 (CptPort
uid 690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-40375,126000,-39625"
)
tg (CPTG
uid 692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 693,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,-40700,130800,-39300"
st "clock"
blo "127000,-39500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 2
)
)
)
*62 (CptPort
uid 694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-38375,126000,-37625"
)
tg (CPTG
uid 696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 697,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,-38700,131100,-37300"
st "reset"
blo "127000,-37500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
)
)
)
*63 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139000,-60375,139750,-59625"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
font "Verdana,12,0"
)
xt "134200,-60700,138000,-59300"
st "Dout"
ju 2
blo "138000,-59500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Dout"
t "std_ulogic"
o 8
)
)
)
*64 (CptPort
uid 702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139000,-58375,139750,-57625"
)
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 705,0
va (VaSet
font "Verdana,12,0"
)
xt "132700,-58700,138000,-57300"
st "Sync_n"
ju 2
blo "138000,-57500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sync_n"
t "std_ulogic"
o 9
)
)
)
*65 (CptPort
uid 706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-57375,126000,-56625"
)
tg (CPTG
uid 708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 709,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,-57700,131000,-56300"
st "SCLK"
blo "127000,-56500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 665,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,-65000,139000,-37000"
)
oxt "15000,6000,28000,34000"
ttg (MlTextGroup
uid 666,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 667,0
va (VaSet
font "Verdana,9,1"
)
xt "130600,-55200,134400,-54000"
st "Poetic"
blo "130600,-54200"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 668,0
va (VaSet
font "Verdana,9,1"
)
xt "130600,-54000,133300,-52800"
st "DAC"
blo "130600,-53000"
tm "CptNameMgr"
)
*68 (Text
uid 669,0
va (VaSet
font "Verdana,9,1"
)
xt "130600,-52800,133100,-51600"
st "U_1"
blo "130600,-51800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 670,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 671,0
text (MLText
uid 672,0
va (VaSet
font "Courier New,8,0"
)
xt "124000,-36400,141500,-34000"
st "dacBitNb   = 8    ( positive )  
dacChBitNb = 2    ( positive )  
dacOpBitNb = 2    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dacBitNb"
type "positive"
value "8"
)
(GiElement
name "dacChBitNb"
type "positive"
value "2"
)
(GiElement
name "dacOpBitNb"
type "positive"
value "2"
)
]
)
viewicon (ZoomableIcon
uid 673,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "126250,-38750,127750,-37250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*69 (SaComponent
uid 740,0
optionalChildren [
*70 (CptPort
uid 736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 737,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35625,-65000,36375,-64250"
)
tg (CPTG
uid 738,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 739,0
va (VaSet
isHidden 1
)
xt "37000,-66000,41400,-64800"
st "logic_1"
blo "37000,-65000"
)
s (Text
uid 750,0
va (VaSet
)
xt "37000,-64800,37000,-64800"
blo "37000,-64800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pu
uid 741,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,-71000,38000,-65000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 742,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 743,0
va (VaSet
font "Verdana,8,1"
)
xt "32910,-67300,36010,-66300"
st "Gates"
blo "32910,-66500"
tm "BdLibraryNameMgr"
)
*72 (Text
uid 744,0
va (VaSet
font "Verdana,8,1"
)
xt "32910,-66300,36410,-65300"
st "logic1"
blo "32910,-65500"
tm "CptNameMgr"
)
*73 (Text
uid 745,0
va (VaSet
font "Verdana,8,1"
)
xt "32910,-65300,35410,-64300"
st "U_0"
blo "32910,-64500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 746,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 747,0
text (MLText
uid 748,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-62400,33000,-62400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 749,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,-66750,34750,-65250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*74 (SaComponent
uid 755,0
optionalChildren [
*75 (CptPort
uid 751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 752,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35625,-57750,36375,-57000"
)
tg (CPTG
uid 753,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 754,0
va (VaSet
isHidden 1
)
xt "35100,-57000,39500,-55800"
st "logic_0"
blo "35100,-56000"
)
s (Text
uid 765,0
va (VaSet
)
xt "35100,-55800,35100,-55800"
blo "35100,-55800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 756,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,-57000,38000,-51000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 757,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 758,0
va (VaSet
font "Verdana,8,1"
)
xt "32910,-51300,36010,-50300"
st "Gates"
blo "32910,-50500"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 759,0
va (VaSet
font "Verdana,8,1"
)
xt "32910,-50300,36410,-49300"
st "logic0"
blo "32910,-49500"
tm "CptNameMgr"
)
*78 (Text
uid 760,0
va (VaSet
font "Verdana,8,1"
)
xt "32910,-49300,35410,-48300"
st "U_2"
blo "32910,-48500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 761,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 762,0
text (MLText
uid 763,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-48400,33000,-48400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 764,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,-52750,34750,-51250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*79 (Net
uid 766,0
decl (Decl
n "logic_0"
t "std_uLogic"
o 32
suid 33,0
)
declText (MLText
uid 767,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28400,40500,29200"
st "SIGNAL logic_0        : std_uLogic"
)
)
*80 (Net
uid 774,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 33
suid 34,0
)
declText (MLText
uid 775,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,29200,40500,30000"
st "SIGNAL logic_1        : std_uLogic"
)
)
*81 (Net
uid 845,0
lang 11
decl (Decl
n "dacSel"
t "std_ulogic_vector"
b "(dacChBitNb-1 DOWNTO 0)"
o 29
suid 39,0
)
declText (MLText
uid 846,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26000,56000,26800"
st "SIGNAL dacSel         : std_ulogic_vector(dacChBitNb-1 DOWNTO 0)"
)
)
*82 (Net
uid 853,0
lang 11
decl (Decl
n "mode"
t "std_ulogic_vector"
b "(dacOpBitNb-1 DOWNTO 0)"
o 34
suid 40,0
)
declText (MLText
uid 854,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,30000,56000,30800"
st "SIGNAL mode           : std_ulogic_vector(dacOpBitNb-1 DOWNTO 0)"
)
)
*83 (SaComponent
uid 861,0
optionalChildren [
*84 (CptPort
uid 871,0
ps "OnEdgeStrategy"
shape (Triangle
uid 872,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "99625,-20750,100375,-20000"
)
tg (CPTG
uid 873,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 874,0
va (VaSet
isHidden 1
)
xt "99100,-20000,103500,-18800"
st "logic_0"
ju 2
blo "103500,-19000"
)
s (Text
uid 875,0
va (VaSet
)
xt "103500,-18800,103500,-18800"
ju 2
blo "103500,-18800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
)
)
)
]
shape (Pd
uid 862,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "97000,-20000,102000,-14000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 863,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 864,0
va (VaSet
font "Verdana,8,1"
)
xt "96910,-14300,100010,-13300"
st "Gates"
blo "96910,-13500"
tm "BdLibraryNameMgr"
)
*86 (Text
uid 865,0
va (VaSet
font "Verdana,8,1"
)
xt "96910,-13300,100410,-12300"
st "logic0"
blo "96910,-12500"
tm "CptNameMgr"
)
*87 (Text
uid 866,0
va (VaSet
font "Verdana,8,1"
)
xt "96910,-12300,99410,-11300"
st "U_4"
blo "96910,-11500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 867,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 868,0
text (MLText
uid 869,0
va (VaSet
font "Verdana,8,0"
)
xt "97000,-11400,97000,-11400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 870,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "97250,-15750,98750,-14250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*88 (SaComponent
uid 876,0
optionalChildren [
*89 (CptPort
uid 886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 887,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "105625,-20750,106375,-20000"
)
tg (CPTG
uid 888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 889,0
va (VaSet
isHidden 1
)
xt "105100,-20000,109500,-18800"
st "logic_0"
ju 2
blo "109500,-19000"
)
s (Text
uid 890,0
va (VaSet
)
xt "109500,-18800,109500,-18800"
ju 2
blo "109500,-18800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
)
)
)
]
shape (Pd
uid 877,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "103000,-20000,108000,-14000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 878,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 879,0
va (VaSet
font "Verdana,8,1"
)
xt "102910,-14300,106010,-13300"
st "Gates"
blo "102910,-13500"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 880,0
va (VaSet
font "Verdana,8,1"
)
xt "102910,-13300,106410,-12300"
st "logic0"
blo "102910,-12500"
tm "CptNameMgr"
)
*92 (Text
uid 881,0
va (VaSet
font "Verdana,8,1"
)
xt "102910,-12300,105410,-11300"
st "U_5"
blo "102910,-11500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 882,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 883,0
text (MLText
uid 884,0
va (VaSet
font "Verdana,8,0"
)
xt "103000,-11400,103000,-11400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 885,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "103250,-15750,104750,-14250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*93 (SaComponent
uid 903,0
optionalChildren [
*94 (CptPort
uid 913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 914,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "122625,-12750,123375,-12000"
)
tg (CPTG
uid 915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 916,0
va (VaSet
isHidden 1
)
xt "122100,-12000,126500,-10800"
st "logic_0"
ju 2
blo "126500,-11000"
)
s (Text
uid 917,0
va (VaSet
)
xt "126500,-10800,126500,-10800"
ju 2
blo "126500,-10800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
)
)
)
]
shape (Pd
uid 904,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "120000,-12000,125000,-6000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 905,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 906,0
va (VaSet
font "Verdana,8,1"
)
xt "119910,-6300,123010,-5300"
st "Gates"
blo "119910,-5500"
tm "BdLibraryNameMgr"
)
*96 (Text
uid 907,0
va (VaSet
font "Verdana,8,1"
)
xt "119910,-5300,123410,-4300"
st "logic0"
blo "119910,-4500"
tm "CptNameMgr"
)
*97 (Text
uid 908,0
va (VaSet
font "Verdana,8,1"
)
xt "119910,-4300,122410,-3300"
st "U_6"
blo "119910,-3500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 909,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 910,0
text (MLText
uid 911,0
va (VaSet
font "Verdana,8,0"
)
xt "120000,-3400,120000,-3400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 912,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "120250,-7750,121750,-6250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*98 (SaComponent
uid 918,0
optionalChildren [
*99 (CptPort
uid 928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 929,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "122625,-24000,123375,-23250"
)
tg (CPTG
uid 930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 931,0
va (VaSet
isHidden 1
)
xt "124000,-25000,128400,-23800"
st "logic_1"
blo "124000,-24000"
)
s (Text
uid 932,0
va (VaSet
)
xt "124000,-23800,124000,-23800"
blo "124000,-23800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 919,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "120000,-30000,125000,-24000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 920,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
uid 921,0
va (VaSet
font "Verdana,8,1"
)
xt "119910,-26300,123010,-25300"
st "Gates"
blo "119910,-25500"
tm "BdLibraryNameMgr"
)
*101 (Text
uid 922,0
va (VaSet
font "Verdana,8,1"
)
xt "119910,-25300,123410,-24300"
st "logic1"
blo "119910,-24500"
tm "CptNameMgr"
)
*102 (Text
uid 923,0
va (VaSet
font "Verdana,8,1"
)
xt "119910,-24300,122410,-23300"
st "U_7"
blo "119910,-23500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 924,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 925,0
text (MLText
uid 926,0
va (VaSet
font "Verdana,8,0"
)
xt "120000,-21400,120000,-21400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 927,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "120250,-25750,121750,-24250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*103 (SaComponent
uid 1043,0
optionalChildren [
*104 (CptPort
uid 995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "238250,19625,239000,20375"
)
tg (CPTG
uid 997,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 998,0
va (VaSet
font "Verdana,12,0"
)
xt "240000,19300,243800,20700"
st "clock"
blo "240000,20500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 1,0
)
)
)
*105 (CptPort
uid 999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "238250,8625,239000,9375"
)
tg (CPTG
uid 1001,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1002,0
va (VaSet
font "Verdana,12,0"
)
xt "240000,8300,244700,9700"
st "Hall_A"
blo "240000,9500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_A"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*106 (CptPort
uid 1003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "238250,10625,239000,11375"
)
tg (CPTG
uid 1005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1006,0
va (VaSet
font "Verdana,12,0"
)
xt "240000,10300,244700,11700"
st "Hall_B"
blo "240000,11500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_B"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*107 (CptPort
uid 1007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "238250,12625,239000,13375"
)
tg (CPTG
uid 1009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1010,0
va (VaSet
font "Verdana,12,0"
)
xt "240000,12300,244800,13700"
st "Hall_C"
blo "240000,13500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_C"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*108 (CptPort
uid 1011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "238250,-4375,239000,-3625"
)
tg (CPTG
uid 1013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1014,0
va (VaSet
font "Verdana,12,0"
)
xt "240000,-4700,245800,-3300"
st "PWM_in"
blo "240000,-3500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "PWM_in"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*109 (CptPort
uid 1015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "238250,20625,239000,21375"
)
tg (CPTG
uid 1017,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1018,0
va (VaSet
font "Verdana,12,0"
)
xt "240000,20300,244100,21700"
st "reset"
blo "240000,21500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*110 (CptPort
uid 1019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1020,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254000,625,254750,1375"
)
tg (CPTG
uid 1021,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1022,0
va (VaSet
font "Verdana,12,0"
)
xt "247700,300,253000,1700"
st "Sa_bot"
ju 2
blo "253000,1500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sa_bot"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*111 (CptPort
uid 1023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254000,-1375,254750,-625"
)
tg (CPTG
uid 1025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1026,0
va (VaSet
font "Verdana,12,0"
)
xt "247700,-1700,253000,-300"
st "Sa_top"
ju 2
blo "253000,-500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sa_top"
t "std_ulogic"
o 8
suid 8,0
)
)
)
*112 (CptPort
uid 1027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254000,4625,254750,5375"
)
tg (CPTG
uid 1029,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1030,0
va (VaSet
font "Verdana,12,0"
)
xt "247700,4300,253000,5700"
st "Sb_bot"
ju 2
blo "253000,5500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sb_bot"
t "std_ulogic"
o 9
suid 9,0
)
)
)
*113 (CptPort
uid 1031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254000,2625,254750,3375"
)
tg (CPTG
uid 1033,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1034,0
va (VaSet
font "Verdana,12,0"
)
xt "247700,2300,253000,3700"
st "Sb_top"
ju 2
blo "253000,3500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sb_top"
t "std_ulogic"
o 10
suid 10,0
)
)
)
*114 (CptPort
uid 1035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254000,8625,254750,9375"
)
tg (CPTG
uid 1037,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1038,0
va (VaSet
font "Verdana,12,0"
)
xt "247900,8300,253000,9700"
st "Sc_bot"
ju 2
blo "253000,9500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sc_bot"
t "std_ulogic"
o 11
suid 11,0
)
)
)
*115 (CptPort
uid 1039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254000,6625,254750,7375"
)
tg (CPTG
uid 1041,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1042,0
va (VaSet
font "Verdana,12,0"
)
xt "247900,6300,253000,7700"
st "Sc_top"
ju 2
blo "253000,7500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sc_top"
t "std_ulogic"
o 12
suid 12,0
)
)
)
]
shape (Rectangle
uid 1044,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "239000,-8000,254000,23000"
)
oxt "15000,6000,30000,37000"
ttg (MlTextGroup
uid 1045,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
uid 1046,0
va (VaSet
font "Verdana,9,1"
)
xt "242150,6300,245950,7500"
st "Poetic"
blo "242150,7300"
tm "BdLibraryNameMgr"
)
*117 (Text
uid 1047,0
va (VaSet
font "Verdana,9,1"
)
xt "242150,7500,250850,8700"
st "BLDCController"
blo "242150,8500"
tm "CptNameMgr"
)
*118 (Text
uid 1048,0
va (VaSet
font "Verdana,9,1"
)
xt "242150,8700,244650,9900"
st "U_9"
blo "242150,9700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1049,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1050,0
text (MLText
uid 1051,0
va (VaSet
font "Courier New,8,0"
)
xt "217000,3500,217000,3500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1052,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "239250,21250,240750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*119 (SaComponent
uid 1093,0
optionalChildren [
*120 (CptPort
uid 1053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,3625,188000,4375"
)
tg (CPTG
uid 1055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1056,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,3300,195700,4700"
st "adc_data"
blo "189000,4500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "adc_data"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 127
suid 1,0
)
)
)
*121 (CptPort
uid 1057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1058,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,18625,188000,19375"
)
tg (CPTG
uid 1059,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1060,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,18300,192800,19700"
st "clock"
blo "189000,19500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 2,0
)
)
)
*122 (CptPort
uid 1061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,-3375,188000,-2625"
)
tg (CPTG
uid 1063,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1064,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,-3700,193900,-2300"
st "kd_sw"
blo "189000,-2500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "kd_sw"
t "std_ulogic"
o 124
suid 3,0
)
)
)
*123 (CptPort
uid 1065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1066,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,-5375,188000,-4625"
)
tg (CPTG
uid 1067,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1068,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,-5700,193400,-4300"
st "ki_sw"
blo "189000,-4500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ki_sw"
t "std_ulogic"
o 124
suid 4,0
)
)
)
*124 (CptPort
uid 1069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1070,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,-7375,188000,-6625"
)
tg (CPTG
uid 1071,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1072,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,-7700,193900,-6300"
st "kp_sw"
blo "189000,-6500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "kp_sw"
t "std_ulogic"
o 123
suid 5,0
)
)
)
*125 (CptPort
uid 1073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,-9375,188000,-8625"
)
tg (CPTG
uid 1075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1076,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,-9700,199400,-8300"
st "on_off_switch"
blo "189000,-8500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "on_off_switch"
t "std_ulogic"
o 128
suid 6,0
)
)
)
*126 (CptPort
uid 1077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "208000,-4375,208750,-3625"
)
tg (CPTG
uid 1079,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1080,0
va (VaSet
font "Verdana,12,0"
)
xt "202000,-4700,207000,-3300"
st "output"
ju 2
blo "207000,-3500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "output"
t "unsigned"
b "(pidBitNb-1 DOWNTO 0)"
o 129
suid 7,0
)
)
)
*127 (CptPort
uid 1081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,20625,188000,21375"
)
tg (CPTG
uid 1083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1084,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,20300,193100,21700"
st "reset"
blo "189000,21500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 8,0
)
)
)
*128 (CptPort
uid 1085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,1625,188000,2375"
)
tg (CPTG
uid 1087,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1088,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,1300,193700,2700"
st "Setval"
blo "189000,2500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Setval"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 126
suid 9,0
)
)
)
*129 (CptPort
uid 1089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,8625,188000,9375"
)
tg (CPTG
uid 1091,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1092,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,8300,194300,9700"
st "update"
blo "189000,9500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "update"
t "std_ulogic"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 1094,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "188000,-10000,208000,23000"
)
oxt "15000,6000,35000,39000"
ttg (MlTextGroup
uid 1095,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
uid 1096,0
va (VaSet
font "Verdana,9,1"
)
xt "195400,300,199200,1500"
st "Poetic"
blo "195400,1300"
tm "BdLibraryNameMgr"
)
*131 (Text
uid 1097,0
va (VaSet
font "Verdana,9,1"
)
xt "195400,1500,200600,2700"
st "regulator"
blo "195400,2500"
tm "CptNameMgr"
)
*132 (Text
uid 1098,0
va (VaSet
font "Verdana,9,1"
)
xt "195400,2700,198500,3900"
st "U_10"
blo "195400,3700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1099,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1100,0
text (MLText
uid 1101,0
va (VaSet
font "Courier New,8,0"
)
xt "189000,24200,206000,25000"
st "pidBitNb = 12    ( positive )  "
)
header ""
)
elements [
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
]
)
viewicon (ZoomableIcon
uid 1102,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "188250,21250,189750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*133 (SaComponent
uid 1173,0
optionalChildren [
*134 (CptPort
uid 1182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1183,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213250,-375,214000,375"
)
tg (CPTG
uid 1184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1185,0
va (VaSet
)
xt "215000,-600,218400,600"
st "clock"
blo "215000,400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*135 (CptPort
uid 1186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213250,1625,214000,2375"
)
tg (CPTG
uid 1188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1189,0
va (VaSet
)
xt "215000,1400,218300,2600"
st "reset"
blo "215000,2400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*136 (CptPort
uid 1190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1191,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213250,-4375,214000,-3625"
)
tg (CPTG
uid 1192,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1193,0
va (VaSet
)
xt "215000,-4600,221200,-3400"
st "parallelIn"
blo "215000,-3600"
)
)
thePort (LogicalPort
decl (Decl
n "parallelIn"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 2
)
)
)
*137 (CptPort
uid 1194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230000,-4375,230750,-3625"
)
tg (CPTG
uid 1196,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1197,0
va (VaSet
)
xt "223600,-4600,229000,-3400"
st "serialOut"
ju 2
blo "229000,-3600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "serialOut"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 1174,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "214000,-8000,230000,4000"
)
oxt "35000,11000,51000,23000"
ttg (MlTextGroup
uid 1175,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
uid 1176,0
va (VaSet
font "Verdana,9,1"
)
xt "214050,3800,220750,5000"
st "Modulation"
blo "214050,4800"
tm "BdLibraryNameMgr"
)
*139 (Text
uid 1177,0
va (VaSet
font "Verdana,9,1"
)
xt "214050,5000,222650,6200"
st "pwmModulator"
blo "214050,6000"
tm "CptNameMgr"
)
*140 (Text
uid 1178,0
va (VaSet
font "Verdana,9,1"
)
xt "214050,6200,216350,7400"
st "I43"
blo "214050,7200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1179,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1180,0
text (MLText
uid 1181,0
va (VaSet
font "Verdana,8,0"
)
xt "214000,7600,228500,8600"
st "signalBitNb = 12    ( positive )  "
)
header ""
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*141 (Net
uid 1246,0
lang 11
decl (Decl
n "output"
t "unsigned"
b "(pidBitNb-1 DOWNTO 0)"
o 37
suid 42,0
)
declText (MLText
uid 1247,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,32400,50500,33200"
st "SIGNAL output         : unsigned(pidBitNb-1 DOWNTO 0)"
)
)
*142 (Net
uid 1252,0
lang 11
decl (Decl
n "speed"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 43
suid 43,0
)
declText (MLText
uid 1253,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,37200,51000,38000"
st "SIGNAL speed          : std_ulogic_vector(11 DOWNTO 0)"
)
)
*143 (SaComponent
uid 1268,0
optionalChildren [
*144 (CptPort
uid 1277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,53625,101000,54375"
)
tg (CPTG
uid 1279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1280,0
va (VaSet
)
xt "102000,53400,104800,54600"
st "RxD"
blo "102000,54400"
)
)
thePort (LogicalPort
decl (Decl
n "RxD"
t "std_ulogic"
o 1
)
)
)
*145 (CptPort
uid 1281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,63625,101000,64375"
)
tg (CPTG
uid 1283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1284,0
va (VaSet
)
xt "102000,63400,105400,64600"
st "clock"
blo "102000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
)
)
)
*146 (CptPort
uid 1285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,65625,101000,66375"
)
tg (CPTG
uid 1287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1288,0
va (VaSet
)
xt "102000,65400,105300,66600"
st "reset"
blo "102000,66400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
)
)
)
*147 (CptPort
uid 1289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1290,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,59625,101000,60375"
)
tg (CPTG
uid 1291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1292,0
va (VaSet
)
xt "102000,59400,104800,60600"
st "TxD"
blo "102000,60400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TxD"
t "std_ulogic"
o 2
)
)
)
*148 (CptPort
uid 1293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,55625,117750,56375"
)
tg (CPTG
uid 1295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1296,0
va (VaSet
)
xt "111100,55400,116000,56600"
st "rxEmpty"
ju 2
blo "116000,56400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 5
)
)
)
*149 (CptPort
uid 1297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,61625,117750,62375"
)
tg (CPTG
uid 1299,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1300,0
va (VaSet
)
xt "112500,61400,116000,62600"
st "txFull"
ju 2
blo "116000,62400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 9
)
)
)
*150 (CptPort
uid 1301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1302,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,57625,117750,58375"
)
tg (CPTG
uid 1303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1304,0
va (VaSet
)
xt "113000,57400,116000,58600"
st "rxRd"
ju 2
blo "116000,58400"
)
)
thePort (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 6
)
)
)
*151 (CptPort
uid 1305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1306,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,63625,117750,64375"
)
tg (CPTG
uid 1307,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1308,0
va (VaSet
)
xt "113000,63400,116000,64600"
st "txWr"
ju 2
blo "116000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 10
)
)
)
*152 (CptPort
uid 1309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,53625,117750,54375"
)
tg (CPTG
uid 1311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1312,0
va (VaSet
)
xt "111900,53400,116000,54600"
st "rxData"
ju 2
blo "116000,54400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 7
)
)
)
*153 (CptPort
uid 1313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1314,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,59625,117750,60375"
)
tg (CPTG
uid 1315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1316,0
va (VaSet
)
xt "111900,59400,116000,60600"
st "txData"
ju 2
blo "116000,60400"
)
)
thePort (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
)
)
)
]
shape (Rectangle
uid 1269,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "101000,50000,117000,68000"
)
oxt "34000,10000,50000,28000"
ttg (MlTextGroup
uid 1270,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
uid 1271,0
va (VaSet
)
xt "105600,50800,109800,52000"
st "RS232"
blo "105600,51800"
tm "BdLibraryNameMgr"
)
*155 (Text
uid 1272,0
va (VaSet
)
xt "105600,52000,114500,53200"
st "serialPortFIFO"
blo "105600,53000"
tm "CptNameMgr"
)
*156 (Text
uid 1273,0
va (VaSet
)
xt "105600,53200,107500,54400"
st "I0"
blo "105600,54200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1274,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1275,0
text (MLText
uid 1276,0
va (VaSet
font "Verdana,8,0"
)
xt "100000,69000,118500,73000"
st "baudRateDivide = 10417    ( positive )  
dataBitNb      = 8        ( positive )  
txFifoDepth    = 8        ( positive )  
rxFifoDepth    = 1        ( positive )  "
)
header ""
)
elements [
(GiElement
name "baudRateDivide"
type "positive"
value "10417"
)
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "txFifoDepth"
type "positive"
value "8"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*157 (SaComponent
uid 1317,0
optionalChildren [
*158 (CptPort
uid 1327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144250,74625,145000,75375"
)
tg (CPTG
uid 1329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1330,0
va (VaSet
font "Verdana,12,0"
)
xt "146000,74300,149800,75700"
st "clock"
blo "146000,75500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*159 (CptPort
uid 1331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1332,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,53625,161750,54375"
)
tg (CPTG
uid 1333,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1334,0
va (VaSet
font "Verdana,12,0"
)
xt "153600,53300,160000,54700"
st "consigne"
ju 2
blo "160000,54500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
)
)
)
*160 (CptPort
uid 1335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,58625,161750,59375"
)
tg (CPTG
uid 1337,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1338,0
va (VaSet
font "Verdana,12,0"
)
xt "149500,58300,160000,59700"
st "newCharacter"
ju 2
blo "160000,59500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "newCharacter"
t "std_ulogic"
o 8
)
)
)
*161 (CptPort
uid 1339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144250,73625,145000,74375"
)
tg (CPTG
uid 1341,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1342,0
va (VaSet
font "Verdana,12,0"
)
xt "146000,73300,150100,74700"
st "reset"
blo "146000,74500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 2
)
)
)
*162 (CptPort
uid 1343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144250,53625,145000,54375"
)
tg (CPTG
uid 1345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1346,0
va (VaSet
font "Verdana,12,0"
)
xt "146000,53300,151000,54700"
st "rxData"
blo "146000,54500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 3
)
)
)
*163 (CptPort
uid 1347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144250,55625,145000,56375"
)
tg (CPTG
uid 1349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1350,0
va (VaSet
font "Verdana,12,0"
)
xt "146000,55300,151900,56700"
st "rxEmpty"
blo "146000,56500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 4
)
)
)
*164 (CptPort
uid 1351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1352,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144250,57625,145000,58375"
)
tg (CPTG
uid 1353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1354,0
va (VaSet
font "Verdana,12,0"
)
xt "146000,57300,149600,58700"
st "rxRd"
blo "146000,58500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rxRd"
t "std_ulogic"
o 9
)
)
)
*165 (CptPort
uid 1355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,60625,161750,61375"
)
tg (CPTG
uid 1357,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1358,0
va (VaSet
font "Verdana,12,0"
)
xt "152900,60300,160000,61700"
st "endOfMsg"
ju 2
blo "160000,61500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "endOfMsg"
t "std_ulogic"
o 7
)
)
)
*166 (CptPort
uid 1359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1360,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144250,59625,145000,60375"
)
tg (CPTG
uid 1361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1362,0
va (VaSet
font "Verdana,12,0"
)
xt "146000,59300,151000,60700"
st "txData"
blo "146000,60500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 10
)
)
)
*167 (CptPort
uid 1363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144250,61625,145000,62375"
)
tg (CPTG
uid 1365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1366,0
va (VaSet
font "Verdana,12,0"
)
xt "146000,61300,150100,62700"
st "txFull"
blo "146000,62500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "txFull"
t "std_ulogic"
o 5
)
)
)
*168 (CptPort
uid 1367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1368,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144250,63625,145000,64375"
)
tg (CPTG
uid 1369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1370,0
va (VaSet
font "Verdana,12,0"
)
xt "146000,63300,149800,64700"
st "txWr"
blo "146000,64500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "txWr"
t "std_ulogic"
o 11
)
)
)
]
shape (Rectangle
uid 1318,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "145000,51000,161000,76000"
)
oxt "94000,19000,110000,44000"
ttg (MlTextGroup
uid 1319,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
uid 1320,0
va (VaSet
font "Verdana,9,1"
)
xt "149400,60800,153200,62000"
st "Poetic"
blo "149400,61800"
tm "BdLibraryNameMgr"
)
*170 (Text
uid 1321,0
va (VaSet
font "Verdana,9,1"
)
xt "149400,62000,157600,63200"
st "uartController"
blo "149400,63000"
tm "CptNameMgr"
)
*171 (Text
uid 1322,0
va (VaSet
font "Verdana,9,1"
)
xt "149400,63200,151700,64400"
st "I22"
blo "149400,64200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1323,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1324,0
text (MLText
uid 1325,0
va (VaSet
font "Courier New,8,0"
)
xt "144000,76200,161000,77000"
st "dataBitNb = 8    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
]
)
viewicon (ZoomableIcon
uid 1326,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "145250,74250,146750,75750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*172 (SaComponent
uid 1371,0
optionalChildren [
*173 (CptPort
uid 1380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,53625,171000,54375"
)
tg (CPTG
uid 1382,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1383,0
va (VaSet
font "Verdana,12,0"
)
xt "172000,53300,178400,54700"
st "consigne"
blo "172000,54500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 143
)
)
)
*174 (CptPort
uid 1384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,60625,171000,61375"
)
tg (CPTG
uid 1386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1387,0
va (VaSet
font "Verdana,12,0"
)
xt "172000,60300,179100,61700"
st "endOfMsg"
blo "172000,61500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "endOfMsg"
t "std_ulogic"
o 145
)
)
)
*175 (CptPort
uid 1388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,58625,171000,59375"
)
tg (CPTG
uid 1390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1391,0
va (VaSet
font "Verdana,12,0"
)
xt "172000,58300,182500,59700"
st "newCharacter"
blo "172000,59500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "newCharacter"
t "std_ulogic"
o 144
)
)
)
*176 (CptPort
uid 1392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187000,54625,187750,55375"
)
tg (CPTG
uid 1394,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1395,0
va (VaSet
font "Verdana,12,0"
)
xt "181000,54300,186000,55700"
st "output"
ju 2
blo "186000,55500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "output"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 129
)
)
)
*177 (CptPort
uid 1396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,63625,171000,64375"
)
tg (CPTG
uid 1398,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1399,0
va (VaSet
font "Verdana,12,0"
)
xt "172000,63300,175800,64700"
st "clock"
blo "172000,64500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 5
)
)
)
*178 (CptPort
uid 1400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170250,64625,171000,65375"
)
tg (CPTG
uid 1402,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1403,0
va (VaSet
font "Verdana,12,0"
)
xt "172000,64300,176100,65700"
st "reset"
blo "172000,65500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 1372,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "171000,52000,187000,66000"
)
oxt "15000,6000,31000,20000"
ttg (MlTextGroup
uid 1373,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
uid 1374,0
va (VaSet
font "Verdana,9,1"
)
xt "176350,61800,180150,63000"
st "Poetic"
blo "176350,62800"
tm "BdLibraryNameMgr"
)
*180 (Text
uid 1375,0
va (VaSet
font "Verdana,9,1"
)
xt "176350,63000,186650,64200"
st "serialAsciiDecoder"
blo "176350,64000"
tm "CptNameMgr"
)
*181 (Text
uid 1376,0
va (VaSet
font "Verdana,9,1"
)
xt "176350,64200,178650,65400"
st "I23"
blo "176350,65200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1377,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1378,0
text (MLText
uid 1379,0
va (VaSet
font "Courier New,8,0"
)
xt "148000,55000,148000,55000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*182 (Net
uid 1436,0
lang 11
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 38
suid 45,0
)
declText (MLText
uid 1437,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,33200,55500,34000"
st "SIGNAL rxData         : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*183 (Net
uid 1442,0
lang 11
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 39
suid 46,0
)
declText (MLText
uid 1443,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,34000,40500,34800"
st "SIGNAL rxEmpty        : std_ulogic"
)
)
*184 (Net
uid 1448,0
lang 11
decl (Decl
n "txFull"
t "std_ulogic"
o 45
suid 47,0
)
declText (MLText
uid 1449,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,38000,40500,38800"
st "SIGNAL txFull         : std_ulogic"
)
)
*185 (SaComponent
uid 1454,0
optionalChildren [
*186 (CptPort
uid 1464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1465,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127000,68625,127750,69375"
)
tg (CPTG
uid 1466,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1467,0
va (VaSet
isHidden 1
)
xt "117500,68200,127000,69400"
st "in1 : std_uLogic"
ju 2
blo "127000,69200"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*187 (CptPort
uid 1468,0
optionalChildren [
*188 (Circle
uid 1472,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,64625,127750,65375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1469,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127750,64625,128500,65375"
)
tg (CPTG
uid 1470,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1471,0
va (VaSet
isHidden 1
)
xt "117500,64200,127000,65400"
st "in2 : std_uLogic"
ju 2
blo "127000,65200"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*189 (CptPort
uid 1473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1474,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "119300,66625,120050,67375"
)
tg (CPTG
uid 1475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1476,0
va (VaSet
isHidden 1
)
xt "120000,66250,130200,67450"
st "out1 : std_uLogic"
blo "120000,67250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
)
)
)
]
shape (And
uid 1455,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "120000,64000,127000,70000"
)
showPorts 0
oxt "33000,13000,40000,19000"
ttg (MlTextGroup
uid 1456,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
uid 1457,0
va (VaSet
font "Verdana,8,1"
)
xt "120600,69700,123700,70700"
st "Gates"
blo "120600,70500"
tm "BdLibraryNameMgr"
)
*191 (Text
uid 1458,0
va (VaSet
font "Verdana,8,1"
)
xt "120600,70700,125500,71700"
st "and2inv1"
blo "120600,71500"
tm "CptNameMgr"
)
*192 (Text
uid 1459,0
va (VaSet
font "Verdana,8,1"
)
xt "120600,71700,123700,72700"
st "U_11"
blo "120600,72500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1460,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1461,0
text (MLText
uid 1462,0
va (VaSet
font "Verdana,8,0"
)
xt "120000,72600,134100,73600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1463,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "120250,68250,121750,69750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*193 (Net
uid 1541,0
decl (Decl
n "out1"
t "std_uLogic"
o 36
suid 49,0
)
declText (MLText
uid 1542,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,31600,40500,32400"
st "SIGNAL out1           : std_uLogic"
)
)
*194 (Net
uid 1547,0
lang 11
decl (Decl
n "rxRd"
t "std_ulogic"
o 40
suid 50,0
)
declText (MLText
uid 1548,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,34800,40500,35600"
st "SIGNAL rxRd           : std_ulogic"
)
)
*195 (Net
uid 1559,0
lang 11
decl (Decl
n "newCharacter"
t "std_ulogic"
o 35
suid 52,0
)
declText (MLText
uid 1560,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,30800,40500,31600"
st "SIGNAL newCharacter   : std_ulogic"
)
)
*196 (Net
uid 1565,0
lang 11
decl (Decl
n "endOfMsg"
t "std_ulogic"
o 30
suid 53,0
)
declText (MLText
uid 1566,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26800,40500,27600"
st "SIGNAL endOfMsg       : std_ulogic"
)
)
*197 (Net
uid 1601,0
lang 11
decl (Decl
n "serialConsigne"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 41
suid 55,0
)
declText (MLText
uid 1602,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,35600,55500,36400"
st "SIGNAL serialConsigne : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*198 (Net
uid 1603,0
lang 11
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 28
suid 56,0
)
declText (MLText
uid 1604,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,25200,55000,26000"
st "SIGNAL consigne       : std_ulogic_vector(pidBitNb-1 DOWNTO 0)"
)
)
*199 (Net
uid 1613,0
decl (Decl
n "serialOut"
t "std_ulogic"
o 42
suid 58,0
)
declText (MLText
uid 1614,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,36400,40500,37200"
st "SIGNAL serialOut      : std_ulogic"
)
)
*200 (SaComponent
uid 1866,0
optionalChildren [
*201 (CptPort
uid 1876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1877,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "122625,24250,123375,25000"
)
tg (CPTG
uid 1878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1879,0
va (VaSet
isHidden 1
)
xt "122100,25000,126500,26200"
st "logic_0"
blo "122100,26000"
)
s (Text
uid 1880,0
va (VaSet
)
xt "122100,26200,122100,26200"
blo "122100,26200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
)
)
)
]
shape (Pd
uid 1867,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "120000,25000,125000,31000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1868,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
uid 1869,0
va (VaSet
font "Verdana,8,1"
)
xt "119910,30700,123010,31700"
st "Gates"
blo "119910,31500"
tm "BdLibraryNameMgr"
)
*203 (Text
uid 1870,0
va (VaSet
font "Verdana,8,1"
)
xt "119910,31700,123410,32700"
st "logic0"
blo "119910,32500"
tm "CptNameMgr"
)
*204 (Text
uid 1871,0
va (VaSet
font "Verdana,8,1"
)
xt "119910,32700,123010,33700"
st "U_14"
blo "119910,33500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1872,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1873,0
text (MLText
uid 1874,0
va (VaSet
font "Verdana,8,0"
)
xt "120000,33600,120000,33600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1875,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "120250,29250,121750,30750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*205 (SaComponent
uid 2305,0
optionalChildren [
*206 (CptPort
uid 2288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2289,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "119250,85625,120000,86375"
)
tg (CPTG
uid 2290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2291,0
va (VaSet
font "Verdana,12,0"
)
xt "121000,85300,122700,86700"
st "D"
blo "121000,86500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*207 (CptPort
uid 2292,0
optionalChildren [
*208 (FFT
pts [
"120750,90000"
"120000,90375"
"120000,89625"
]
uid 2296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,89625,120750,90375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2293,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "119250,89625,120000,90375"
)
tg (CPTG
uid 2294,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2295,0
va (VaSet
font "Verdana,12,0"
)
xt "121000,89400,124200,90800"
st "CLK"
blo "121000,90600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
suid 2,0
)
)
)
*209 (CptPort
uid 2297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2298,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "122625,92000,123375,92750"
)
tg (CPTG
uid 2299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2300,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,90600,125200,92000"
st "CLR"
blo "122000,91800"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*210 (CptPort
uid 2301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2302,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126000,85625,126750,86375"
)
tg (CPTG
uid 2303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2304,0
va (VaSet
font "Verdana,12,0"
)
xt "123200,85300,125000,86700"
st "Q"
ju 2
blo "125000,86500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 2306,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "120000,84000,126000,92000"
)
showPorts 0
oxt "23000,3000,29000,11000"
ttg (MlTextGroup
uid 2307,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*211 (Text
uid 2308,0
va (VaSet
)
xt "124600,91700,128200,92900"
st "Board"
blo "124600,92700"
tm "BdLibraryNameMgr"
)
*212 (Text
uid 2309,0
va (VaSet
)
xt "124600,92900,127300,94100"
st "DFF"
blo "124600,93900"
tm "CptNameMgr"
)
*213 (Text
uid 2310,0
va (VaSet
)
xt "124600,94100,128100,95300"
st "U_15"
blo "124600,95100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2311,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2312,0
text (MLText
uid 2313,0
va (VaSet
)
xt "127000,91400,127000,91400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2314,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "120250,90250,121750,91750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*214 (Net
uid 2331,0
lang 11
decl (Decl
n "clockOut"
t "std_ulogic"
o 27
suid 61,0
)
declText (MLText
uid 2332,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24400,40500,25200"
st "SIGNAL clockOut       : std_ulogic"
)
)
*215 (SaComponent
uid 2337,0
optionalChildren [
*216 (CptPort
uid 2347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2348,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "129250,74625,130000,75375"
)
tg (CPTG
uid 2349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2350,0
va (VaSet
isHidden 1
)
xt "130000,74600,139500,75800"
st "in1 : std_uLogic"
blo "130000,75600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*217 (CptPort
uid 2351,0
optionalChildren [
*218 (Circle
uid 2355,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129250,78625,130000,79375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2352,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "128500,78625,129250,79375"
)
tg (CPTG
uid 2353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2354,0
va (VaSet
isHidden 1
)
xt "130000,78600,139500,79800"
st "in2 : std_uLogic"
blo "130000,79600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*219 (CptPort
uid 2356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2357,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "136950,76625,137700,77375"
)
tg (CPTG
uid 2358,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2359,0
va (VaSet
isHidden 1
)
xt "126800,76550,137000,77750"
st "out1 : std_uLogic"
ju 2
blo "137000,77550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
)
)
)
]
shape (And
uid 2338,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "130000,74000,137000,80000"
)
showPorts 0
oxt "33000,13000,40000,19000"
ttg (MlTextGroup
uid 2339,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*220 (Text
uid 2340,0
va (VaSet
font "Verdana,8,1"
)
xt "130600,79700,133700,80700"
st "Gates"
blo "130600,80500"
tm "BdLibraryNameMgr"
)
*221 (Text
uid 2341,0
va (VaSet
font "Verdana,8,1"
)
xt "130600,80700,135500,81700"
st "and2inv1"
blo "130600,81500"
tm "CptNameMgr"
)
*222 (Text
uid 2342,0
va (VaSet
font "Verdana,8,1"
)
xt "130600,81700,133700,82700"
st "U_16"
blo "130600,82500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2343,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2344,0
text (MLText
uid 2345,0
va (VaSet
font "Verdana,8,0"
)
xt "130000,82600,144100,83600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 2346,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "130250,78250,131750,79750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*223 (Net
uid 2360,0
decl (Decl
n "Q"
t "std_uLogic"
o 26
suid 62,0
)
declText (MLText
uid 2361,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23600,40500,24400"
st "SIGNAL Q              : std_uLogic"
)
)
*224 (Net
uid 2380,0
decl (Decl
n "in1"
t "std_uLogic"
o 31
suid 64,0
)
declText (MLText
uid 2381,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27600,40500,28400"
st "SIGNAL in1            : std_uLogic"
)
)
*225 (PortIoOut
uid 2398,0
shape (CompositeShape
uid 2399,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2400,0
sl 0
ro 90
xt "263000,61625,264500,62375"
)
(Line
uid 2401,0
sl 0
ro 90
xt "264500,62000,265000,62000"
pts [
"265000,62000"
"264500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2402,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2403,0
va (VaSet
)
xt "255500,61400,262000,62600"
st "ADC_SCLK"
ju 2
blo "262000,62400"
tm "WireNameMgr"
)
)
)
*226 (Net
uid 2410,0
lang 11
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 13
suid 65,0
)
declText (MLText
uid 2411,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12000,37000,12800"
st "ADC_SCLK       : std_ulogic"
)
)
*227 (PortIoIn
uid 2412,0
shape (CompositeShape
uid 2413,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2414,0
sl 0
ro 270
xt "287000,71625,288500,72375"
)
(Line
uid 2415,0
sl 0
ro 270
xt "288500,72000,289000,72000"
pts [
"288500,72000"
"289000,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2416,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2417,0
va (VaSet
)
xt "279200,71500,286000,72700"
st "ADC0_SDO"
ju 2
blo "286000,72500"
tm "WireNameMgr"
)
)
)
*228 (Net
uid 2424,0
lang 11
decl (Decl
n "ADC0_SDO"
t "std_ulogic"
o 1
suid 66,0
)
declText (MLText
uid 2425,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2400,37000,3200"
st "ADC0_SDO       : std_ulogic"
)
)
*229 (PortIoOut
uid 2426,0
shape (CompositeShape
uid 2427,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2428,0
sl 0
ro 90
xt "287000,73625,288500,74375"
)
(Line
uid 2429,0
sl 0
ro 90
xt "288500,74000,289000,74000"
pts [
"289000,74000"
"288500,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2430,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2431,0
va (VaSet
)
xt "280100,73400,286000,74600"
st "ADC0_CS"
ju 2
blo "286000,74400"
tm "WireNameMgr"
)
)
)
*230 (Net
uid 2438,0
lang 11
decl (Decl
n "ADC0_CS"
t "std_ulogic"
o 12
suid 67,0
)
declText (MLText
uid 2439,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11200,37000,12000"
st "ADC0_CS        : std_ulogic"
)
)
*231 (SaComponent
uid 3040,0
optionalChildren [
*232 (CptPort
uid 3024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "255250,75625,256000,76375"
)
tg (CPTG
uid 3026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3027,0
va (VaSet
font "Verdana,12,0"
)
xt "257000,75300,260800,76700"
st "clock"
blo "257000,76500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*233 (CptPort
uid 3028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "269000,69625,269750,70375"
)
tg (CPTG
uid 3030,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3031,0
va (VaSet
font "Verdana,12,0"
)
xt "261900,69300,268000,70700"
st "clockOut"
ju 2
blo "268000,70500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clockOut"
t "std_ulogic"
o 112
suid 2,0
)
)
)
*234 (CptPort
uid 3032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3033,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "269000,66625,269750,67375"
)
tg (CPTG
uid 3034,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3035,0
va (VaSet
font "Verdana,12,0"
)
xt "262900,66300,268000,67700"
st "enable"
ju 2
blo "268000,67500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 111
suid 3,0
)
)
)
*235 (CptPort
uid 3036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "255250,76625,256000,77375"
)
tg (CPTG
uid 3038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3039,0
va (VaSet
font "Verdana,12,0"
)
xt "257000,76300,261100,77700"
st "reset"
blo "257000,77500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 3041,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "256000,65000,269000,79000"
)
oxt "15000,6000,28000,20000"
ttg (MlTextGroup
uid 3042,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*236 (Text
uid 3043,0
va (VaSet
font "Verdana,9,1"
)
xt "258650,71800,262450,73000"
st "Poetic"
blo "258650,72800"
tm "BdLibraryNameMgr"
)
*237 (Text
uid 3044,0
va (VaSet
font "Verdana,9,1"
)
xt "258650,73000,267350,74200"
st "clockGenerator"
blo "258650,74000"
tm "CptNameMgr"
)
*238 (Text
uid 3045,0
va (VaSet
font "Verdana,9,1"
)
xt "258650,74200,261750,75400"
st "U_18"
blo "258650,75200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3046,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3047,0
text (MLText
uid 3048,0
va (VaSet
font "Courier New,8,0"
)
xt "254000,79000,276500,81400"
st "counterBitNb = 30           ( integer )  
frequencyIn  = 100000000    ( integer )  
frequencyOut = 20000000     ( integer )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "integer"
value "30"
)
(GiElement
name "frequencyIn"
type "integer"
value "100000000"
)
(GiElement
name "frequencyOut"
type "integer"
value "20000000"
)
]
)
viewicon (ZoomableIcon
uid 3049,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "256250,77250,257750,78750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*239 (SaComponent
uid 3072,0
optionalChildren [
*240 (CptPort
uid 3056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3057,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,91625,101000,92375"
)
tg (CPTG
uid 3058,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3059,0
va (VaSet
font "Verdana,12,0"
)
xt "102000,91300,105800,92700"
st "clock"
blo "102000,92500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*241 (CptPort
uid 3060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3061,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,85625,114750,86375"
)
tg (CPTG
uid 3062,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3063,0
va (VaSet
font "Verdana,12,0"
)
xt "106900,85300,113000,86700"
st "clockOut"
ju 2
blo "113000,86500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clockOut"
t "std_ulogic"
o 112
suid 2,0
)
)
)
*242 (CptPort
uid 3064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3065,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,82625,114750,83375"
)
tg (CPTG
uid 3066,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3067,0
va (VaSet
font "Verdana,12,0"
)
xt "107900,82300,113000,83700"
st "enable"
ju 2
blo "113000,83500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 111
suid 3,0
)
)
)
*243 (CptPort
uid 3068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3069,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,92625,101000,93375"
)
tg (CPTG
uid 3070,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3071,0
va (VaSet
font "Verdana,12,0"
)
xt "102000,92300,106100,93700"
st "reset"
blo "102000,93500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 3073,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "101000,81000,114000,95000"
)
oxt "15000,6000,28000,20000"
ttg (MlTextGroup
uid 3074,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*244 (Text
uid 3075,0
va (VaSet
font "Verdana,9,1"
)
xt "103650,87800,107450,89000"
st "Poetic"
blo "103650,88800"
tm "BdLibraryNameMgr"
)
*245 (Text
uid 3076,0
va (VaSet
font "Verdana,9,1"
)
xt "103650,89000,112350,90200"
st "clockGenerator"
blo "103650,90000"
tm "CptNameMgr"
)
*246 (Text
uid 3077,0
va (VaSet
font "Verdana,9,1"
)
xt "103650,90200,106750,91400"
st "U_12"
blo "103650,91200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3078,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3079,0
text (MLText
uid 3080,0
va (VaSet
font "Courier New,8,0"
)
xt "99000,95000,121500,97400"
st "counterBitNb = 30           ( integer )  
frequencyIn  = 100000000    ( integer )  
frequencyOut = 1            ( integer )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "integer"
value "30"
)
(GiElement
name "frequencyIn"
type "integer"
value "100000000"
)
(GiElement
name "frequencyOut"
type "integer"
value "1"
)
]
)
viewicon (ZoomableIcon
uid 3081,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "101250,93250,102750,94750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*247 (SaComponent
uid 3098,0
optionalChildren [
*248 (CptPort
uid 3082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,21625,98000,22375"
)
tg (CPTG
uid 3084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3085,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,21300,102800,22700"
st "clock"
blo "99000,22500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*249 (CptPort
uid 3086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,15625,111750,16375"
)
tg (CPTG
uid 3088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3089,0
va (VaSet
font "Verdana,12,0"
)
xt "103900,15300,110000,16700"
st "clockOut"
ju 2
blo "110000,16500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clockOut"
t "std_ulogic"
o 112
suid 2,0
)
)
)
*250 (CptPort
uid 3090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3091,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,12625,111750,13375"
)
tg (CPTG
uid 3092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3093,0
va (VaSet
font "Verdana,12,0"
)
xt "104900,12300,110000,13700"
st "enable"
ju 2
blo "110000,13500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 111
suid 3,0
)
)
)
*251 (CptPort
uid 3094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,22625,98000,23375"
)
tg (CPTG
uid 3096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3097,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,22300,103100,23700"
st "reset"
blo "99000,23500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 3099,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,11000,111000,25000"
)
oxt "15000,6000,28000,20000"
ttg (MlTextGroup
uid 3100,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*252 (Text
uid 3101,0
va (VaSet
font "Verdana,9,1"
)
xt "100650,17800,104450,19000"
st "Poetic"
blo "100650,18800"
tm "BdLibraryNameMgr"
)
*253 (Text
uid 3102,0
va (VaSet
font "Verdana,9,1"
)
xt "100650,19000,109350,20200"
st "clockGenerator"
blo "100650,20000"
tm "CptNameMgr"
)
*254 (Text
uid 3103,0
va (VaSet
font "Verdana,9,1"
)
xt "100650,20200,103750,21400"
st "U_13"
blo "100650,21200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3104,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3105,0
text (MLText
uid 3106,0
va (VaSet
font "Courier New,8,0"
)
xt "96000,25000,118500,27400"
st "counterBitNb = 30           ( integer )  
frequencyIn  = 100000000    ( integer )  
frequencyOut = 1            ( integer )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "integer"
value "30"
)
(GiElement
name "frequencyIn"
type "integer"
value "100000000"
)
(GiElement
name "frequencyOut"
type "integer"
value "1"
)
]
)
viewicon (ZoomableIcon
uid 3107,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "98250,23250,99750,24750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*255 (SaComponent
uid 3124,0
optionalChildren [
*256 (CptPort
uid 3108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,-51375,81000,-50625"
)
tg (CPTG
uid 3110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3111,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,-51700,85800,-50300"
st "clock"
blo "82000,-50500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*257 (CptPort
uid 3112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94000,-57375,94750,-56625"
)
tg (CPTG
uid 3114,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3115,0
va (VaSet
font "Verdana,12,0"
)
xt "86900,-57700,93000,-56300"
st "clockOut"
ju 2
blo "93000,-56500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clockOut"
t "std_ulogic"
o 112
suid 2,0
)
)
)
*258 (CptPort
uid 3116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3117,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94000,-60375,94750,-59625"
)
tg (CPTG
uid 3118,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3119,0
va (VaSet
font "Verdana,12,0"
)
xt "87900,-60700,93000,-59300"
st "enable"
ju 2
blo "93000,-59500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 111
suid 3,0
)
)
)
*259 (CptPort
uid 3120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,-50375,81000,-49625"
)
tg (CPTG
uid 3122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3123,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,-50700,86100,-49300"
st "reset"
blo "82000,-49500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 3125,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "81000,-62000,94000,-48000"
)
oxt "15000,6000,28000,20000"
ttg (MlTextGroup
uid 3126,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*260 (Text
uid 3127,0
va (VaSet
font "Verdana,9,1"
)
xt "83650,-55200,87450,-54000"
st "Poetic"
blo "83650,-54200"
tm "BdLibraryNameMgr"
)
*261 (Text
uid 3128,0
va (VaSet
font "Verdana,9,1"
)
xt "83650,-54000,92350,-52800"
st "clockGenerator"
blo "83650,-53000"
tm "CptNameMgr"
)
*262 (Text
uid 3129,0
va (VaSet
font "Verdana,9,1"
)
xt "83650,-52800,86150,-51600"
st "U_3"
blo "83650,-51800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3130,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3131,0
text (MLText
uid 3132,0
va (VaSet
font "Courier New,8,0"
)
xt "79000,-48000,101500,-45600"
st "counterBitNb = 10           ( integer )  
frequencyIn  = 100000000    ( integer )  
frequencyOut = 20000000     ( integer )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "integer"
value "10"
)
(GiElement
name "frequencyIn"
type "integer"
value "100000000"
)
(GiElement
name "frequencyOut"
type "integer"
value "20000000"
)
]
)
viewicon (ZoomableIcon
uid 3133,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "81250,-49750,82750,-48250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*263 (SaComponent
uid 3420,0
optionalChildren [
*264 (CptPort
uid 3392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "301250,81625,302000,82375"
)
tg (CPTG
uid 3394,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3395,0
va (VaSet
font "Verdana,12,0"
)
xt "303000,81300,306800,82700"
st "clock"
blo "303000,82500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*265 (CptPort
uid 3396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3397,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "301250,73625,302000,74375"
)
tg (CPTG
uid 3398,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3399,0
va (VaSet
font "Verdana,12,0"
)
xt "303000,73300,307100,74700"
st "CS_n"
blo "303000,74500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
suid 2,0
)
)
)
*266 (CptPort
uid 3400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "301250,82625,302000,83375"
)
tg (CPTG
uid 3402,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3403,0
va (VaSet
font "Verdana,12,0"
)
xt "303000,82300,307100,83700"
st "reset"
blo "303000,83500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 3,0
)
)
)
*267 (CptPort
uid 3404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "301250,69625,302000,70375"
)
tg (CPTG
uid 3406,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3407,0
va (VaSet
font "Verdana,12,0"
)
xt "303000,69300,307000,70700"
st "SCLK"
blo "303000,70500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
suid 4,0
)
)
)
*268 (CptPort
uid 3408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "301250,71625,302000,72375"
)
tg (CPTG
uid 3410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3411,0
va (VaSet
font "Verdana,12,0"
)
xt "303000,71300,306500,72700"
st "SDO"
blo "303000,72500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
suid 5,0
)
)
)
*269 (CptPort
uid 3412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "301250,64625,302000,65375"
)
tg (CPTG
uid 3414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3415,0
va (VaSet
font "Verdana,12,0"
)
xt "303000,64300,308100,65700"
st "enable"
blo "303000,65500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*270 (CptPort
uid 3416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "315000,70625,315750,71375"
)
tg (CPTG
uid 3418,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3419,0
va (VaSet
font "Verdana,12,0"
)
xt "310200,70300,314000,71700"
st "Data"
ju 2
blo "314000,71500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 3421,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "302000,64000,315000,84000"
)
oxt "15000,6000,28000,26000"
ttg (MlTextGroup
uid 3422,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*271 (Text
uid 3423,0
va (VaSet
font "Verdana,9,1"
)
xt "309600,65300,313400,66500"
st "Poetic"
blo "309600,66300"
tm "BdLibraryNameMgr"
)
*272 (Text
uid 3424,0
va (VaSet
font "Verdana,9,1"
)
xt "309600,66500,312300,67700"
st "ADC"
blo "309600,67500"
tm "CptNameMgr"
)
*273 (Text
uid 3425,0
va (VaSet
font "Verdana,9,1"
)
xt "309600,67700,312700,68900"
st "U_17"
blo "309600,68700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3426,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3427,0
text (MLText
uid 3428,0
va (VaSet
font "Courier New,8,0"
)
xt "302000,84600,320000,86200"
st "adcBitNb    = 12    ( integer )  
highSpeedEn = 0     ( natural )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
(GiElement
name "highSpeedEn"
type "natural"
value "0"
)
]
)
viewicon (ZoomableIcon
uid 3429,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "302250,82250,303750,83750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*274 (Wire
uid 362,0
shape (OrthoPolyLine
uid 363,0
va (VaSet
vasetType 3
)
xt "15000,40000,25000,40000"
pts [
"15000,40000"
"25000,40000"
]
)
start &12
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 367,0
va (VaSet
isHidden 1
)
xt "17000,38800,20400,40000"
st "clock"
blo "17000,39800"
tm "WireNameMgr"
)
)
on &13
)
*275 (Wire
uid 376,0
shape (OrthoPolyLine
uid 377,0
va (VaSet
vasetType 3
)
xt "186000,-3000,187250,-3000"
pts [
"186000,-3000"
"187250,-3000"
]
)
start &14
end &122
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 381,0
va (VaSet
isHidden 1
)
xt "186000,-4200,187500,-3000"
st "D"
blo "186000,-3200"
tm "WireNameMgr"
)
)
on &15
)
*276 (Wire
uid 390,0
optionalChildren [
*277 (BdJunction
uid 959,0
ps "OnConnectorStrategy"
shape (Circle
uid 960,0
va (VaSet
vasetType 1
)
xt "119600,-57400,120400,-56600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 391,0
va (VaSet
vasetType 3
)
xt "94750,-71000,146000,-57000"
pts [
"94750,-57000"
"120000,-57000"
"120000,-71000"
"146000,-71000"
]
)
start &257
end &16
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 395,0
ro 270
va (VaSet
isHidden 1
)
xt "95550,-64200,96750,-57000"
st "DAC0_SCLK"
blo "96550,-57000"
tm "WireNameMgr"
)
)
on &17
)
*278 (Wire
uid 404,0
shape (OrthoPolyLine
uid 405,0
va (VaSet
vasetType 3
)
xt "139750,-60000,146000,-60000"
pts [
"139750,-60000"
"146000,-60000"
]
)
start &63
end &18
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 409,0
va (VaSet
isHidden 1
)
xt "138000,-61200,144800,-60000"
st "DAC0_SDO"
blo "138000,-60200"
tm "WireNameMgr"
)
)
on &19
)
*279 (Wire
uid 418,0
shape (OrthoPolyLine
uid 419,0
va (VaSet
vasetType 3
)
xt "139750,-58000,146000,-58000"
pts [
"139750,-58000"
"146000,-58000"
]
)
start &64
end &20
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 423,0
va (VaSet
isHidden 1
)
xt "140000,-59200,147400,-58000"
st "DAC0_SYNC"
blo "140000,-58200"
tm "WireNameMgr"
)
)
on &21
)
*280 (Wire
uid 432,0
shape (OrthoPolyLine
uid 433,0
va (VaSet
vasetType 3
)
xt "186000,-9000,187250,-9000"
pts [
"186000,-9000"
"187250,-9000"
]
)
start &22
end &125
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 437,0
va (VaSet
isHidden 1
)
xt "186000,-10200,190000,-9000"
st "enable"
blo "186000,-9200"
tm "WireNameMgr"
)
)
on &23
)
*281 (Wire
uid 446,0
optionalChildren [
*282 (BdJunction
uid 1141,0
ps "OnConnectorStrategy"
shape (Circle
uid 1142,0
va (VaSet
vasetType 1
)
xt "224600,25600,225400,26400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 447,0
va (VaSet
vasetType 3
)
xt "218000,26000,228000,26000"
pts [
"218000,26000"
"228000,26000"
]
)
start &24
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 451,0
va (VaSet
isHidden 1
)
xt "220000,24800,224100,26000"
st "Hall_A"
blo "220000,25800"
tm "WireNameMgr"
)
)
on &25
)
*283 (Wire
uid 460,0
optionalChildren [
*284 (BdJunction
uid 1153,0
ps "OnConnectorStrategy"
shape (Circle
uid 1154,0
va (VaSet
vasetType 1
)
xt "222600,29600,223400,30400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 461,0
va (VaSet
vasetType 3
)
xt "218000,30000,228000,30000"
pts [
"218000,30000"
"228000,30000"
]
)
start &26
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 465,0
va (VaSet
isHidden 1
)
xt "220000,28800,224000,30000"
st "Hall_B"
blo "220000,29800"
tm "WireNameMgr"
)
)
on &27
)
*285 (Wire
uid 474,0
optionalChildren [
*286 (BdJunction
uid 1165,0
ps "OnConnectorStrategy"
shape (Circle
uid 1166,0
va (VaSet
vasetType 1
)
xt "220600,33600,221400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 475,0
va (VaSet
vasetType 3
)
xt "218000,34000,228000,34000"
pts [
"218000,34000"
"228000,34000"
]
)
start &28
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 479,0
va (VaSet
isHidden 1
)
xt "220000,32800,224100,34000"
st "Hall_C"
blo "220000,33800"
tm "WireNameMgr"
)
)
on &29
)
*287 (Wire
uid 488,0
shape (OrthoPolyLine
uid 489,0
va (VaSet
vasetType 3
)
xt "186000,-5000,187250,-5000"
pts [
"186000,-5000"
"187250,-5000"
]
)
start &30
end &123
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 493,0
va (VaSet
isHidden 1
)
xt "186000,-6200,187200,-5000"
st "I"
blo "186000,-5200"
tm "WireNameMgr"
)
)
on &31
)
*288 (Wire
uid 502,0
shape (OrthoPolyLine
uid 503,0
va (VaSet
vasetType 3
)
xt "123000,21000,129000,25000"
pts [
"123000,25000"
"123000,21000"
"129000,21000"
]
)
start &201
end &32
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 507,0
ro 270
va (VaSet
isHidden 1
)
xt "121800,17100,123000,24000"
st "ledState_0"
blo "122800,24000"
tm "WireNameMgr"
)
)
on &33
)
*289 (Wire
uid 516,0
shape (OrthoPolyLine
uid 517,0
va (VaSet
vasetType 3
)
xt "111750,16000,129000,16000"
pts [
"111750,16000"
"129000,16000"
]
)
start &249
end &34
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 520,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 521,0
va (VaSet
isHidden 1
)
xt "121000,14800,127900,16000"
st "ledState_1"
blo "121000,15800"
tm "WireNameMgr"
)
)
on &35
)
*290 (Wire
uid 530,0
shape (OrthoPolyLine
uid 531,0
va (VaSet
vasetType 3
)
xt "186000,-7000,187250,-7000"
pts [
"186000,-7000"
"187250,-7000"
]
)
start &36
end &124
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 535,0
va (VaSet
isHidden 1
)
xt "185000,-8200,186400,-7000"
st "P"
blo "185000,-7200"
tm "WireNameMgr"
)
)
on &37
)
*291 (Wire
uid 544,0
shape (OrthoPolyLine
uid 545,0
va (VaSet
vasetType 3
)
xt "15000,42000,25000,42000"
pts [
"15000,42000"
"25000,42000"
]
)
start &38
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 549,0
va (VaSet
isHidden 1
)
xt "17000,40800,20300,42000"
st "reset"
blo "17000,41800"
tm "WireNameMgr"
)
)
on &39
)
*292 (Wire
uid 558,0
shape (OrthoPolyLine
uid 559,0
va (VaSet
vasetType 3
)
xt "254750,1000,257000,1000"
pts [
"254750,1000"
"257000,1000"
]
)
start &110
end &40
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 563,0
va (VaSet
isHidden 1
)
xt "257000,-200,261200,1000"
st "Sa_bot"
blo "257000,800"
tm "WireNameMgr"
)
)
on &41
)
*293 (Wire
uid 572,0
shape (OrthoPolyLine
uid 573,0
va (VaSet
vasetType 3
)
xt "254750,-1000,257000,-1000"
pts [
"254750,-1000"
"257000,-1000"
]
)
start &111
end &42
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 577,0
va (VaSet
isHidden 1
)
xt "257000,-2200,261200,-1000"
st "Sa_top"
blo "257000,-1200"
tm "WireNameMgr"
)
)
on &43
)
*294 (Wire
uid 586,0
shape (OrthoPolyLine
uid 587,0
va (VaSet
vasetType 3
)
xt "254750,5000,257000,5000"
pts [
"254750,5000"
"257000,5000"
]
)
start &112
end &44
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 591,0
va (VaSet
isHidden 1
)
xt "257000,3800,261200,5000"
st "Sb_bot"
blo "257000,4800"
tm "WireNameMgr"
)
)
on &45
)
*295 (Wire
uid 600,0
shape (OrthoPolyLine
uid 601,0
va (VaSet
vasetType 3
)
xt "254750,3000,257000,3000"
pts [
"254750,3000"
"257000,3000"
]
)
start &113
end &46
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 604,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 605,0
va (VaSet
isHidden 1
)
xt "257000,1800,261200,3000"
st "Sb_top"
blo "257000,2800"
tm "WireNameMgr"
)
)
on &47
)
*296 (Wire
uid 614,0
shape (OrthoPolyLine
uid 615,0
va (VaSet
vasetType 3
)
xt "254750,9000,257000,9000"
pts [
"254750,9000"
"257000,9000"
]
)
start &114
end &48
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 619,0
va (VaSet
isHidden 1
)
xt "257000,7800,261200,9000"
st "Sc_bot"
blo "257000,8800"
tm "WireNameMgr"
)
)
on &49
)
*297 (Wire
uid 628,0
shape (OrthoPolyLine
uid 629,0
va (VaSet
vasetType 3
)
xt "254750,7000,257000,7000"
pts [
"254750,7000"
"257000,7000"
]
)
start &115
end &50
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 633,0
va (VaSet
isHidden 1
)
xt "257000,5800,261200,7000"
st "Sc_top"
blo "257000,6800"
tm "WireNameMgr"
)
)
on &51
)
*298 (Wire
uid 642,0
shape (OrthoPolyLine
uid 643,0
va (VaSet
vasetType 3
)
xt "99000,60000,100250,60000"
pts [
"100250,60000"
"99000,60000"
]
)
start &147
end &52
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 647,0
va (VaSet
isHidden 1
)
xt "102000,58800,106900,60000"
st "USB_RX"
blo "102000,59800"
tm "WireNameMgr"
)
)
on &53
)
*299 (Wire
uid 656,0
shape (OrthoPolyLine
uid 657,0
va (VaSet
vasetType 3
)
xt "99000,54000,100250,54000"
pts [
"99000,54000"
"100250,54000"
]
)
start &54
end &144
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 661,0
va (VaSet
isHidden 1
)
xt "101000,52800,105900,54000"
st "USB_TX"
blo "101000,53800"
tm "WireNameMgr"
)
)
on &55
)
*300 (Wire
uid 768,0
shape (OrthoPolyLine
uid 769,0
va (VaSet
vasetType 3
)
xt "36000,-59000,45000,-57000"
pts [
"36000,-57000"
"36000,-59000"
"45000,-59000"
]
)
start &75
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 772,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 773,0
ro 270
va (VaSet
)
xt "34800,-62400,36000,-58000"
st "logic_0"
blo "35800,-58000"
tm "WireNameMgr"
)
s (Text
uid 1748,0
ro 270
va (VaSet
isHidden 1
)
xt "36000,-58000,36000,-58000"
blo "36000,-58000"
tm "SignalTypeMgr"
)
)
on &79
)
*301 (Wire
uid 776,0
shape (OrthoPolyLine
uid 777,0
va (VaSet
vasetType 3
)
xt "36000,-65000,45000,-62000"
pts [
"36000,-65000"
"36000,-62000"
"45000,-62000"
]
)
start &70
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 780,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 781,0
ro 270
va (VaSet
)
xt "34800,-67400,36000,-63000"
st "logic_1"
blo "35800,-63000"
tm "WireNameMgr"
)
s (Text
uid 1751,0
ro 270
va (VaSet
isHidden 1
)
xt "36000,-63000,36000,-63000"
blo "36000,-63000"
tm "SignalTypeMgr"
)
)
on &80
)
*302 (Wire
uid 793,0
shape (OrthoPolyLine
uid 794,0
va (VaSet
vasetType 3
)
xt "94750,-60000,98000,-60000"
pts [
"98000,-60000"
"94750,-60000"
]
)
end &258
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 798,0
va (VaSet
)
xt "95000,-61200,99400,-60000"
st "logic_1"
blo "95000,-60200"
tm "WireNameMgr"
)
)
on &80
)
*303 (Wire
uid 807,0
shape (OrthoPolyLine
uid 808,0
va (VaSet
vasetType 3
)
xt "77000,-51000,80250,-51000"
pts [
"77000,-51000"
"80250,-51000"
]
)
end &256
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 812,0
va (VaSet
)
xt "78000,-52200,81400,-51000"
st "clock"
blo "78000,-51200"
tm "WireNameMgr"
)
)
on &13
)
*304 (Wire
uid 815,0
shape (OrthoPolyLine
uid 816,0
va (VaSet
vasetType 3
)
xt "77000,-50000,80250,-50000"
pts [
"77000,-50000"
"80250,-50000"
]
)
end &259
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 820,0
va (VaSet
)
xt "78000,-51200,81300,-50000"
st "reset"
blo "78000,-50200"
tm "WireNameMgr"
)
)
on &39
)
*305 (Wire
uid 829,0
shape (OrthoPolyLine
uid 830,0
va (VaSet
vasetType 3
)
xt "120000,-40000,125250,-40000"
pts [
"120000,-40000"
"125250,-40000"
]
)
end &61
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 836,0
va (VaSet
)
xt "123000,-41200,126400,-40000"
st "clock"
blo "123000,-40200"
tm "WireNameMgr"
)
)
on &13
)
*306 (Wire
uid 837,0
shape (OrthoPolyLine
uid 838,0
va (VaSet
vasetType 3
)
xt "120000,-38000,125250,-38000"
pts [
"120000,-38000"
"125250,-38000"
]
)
end &62
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 844,0
va (VaSet
)
xt "123000,-39200,126300,-38000"
st "reset"
blo "123000,-38200"
tm "WireNameMgr"
)
)
on &39
)
*307 (Wire
uid 847,0
optionalChildren [
*308 (Ripper
uid 895,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"115000,-29000"
"114000,-28000"
]
uid 896,0
va (VaSet
vasetType 3
)
xt "114000,-29000,115000,-28000"
)
)
*309 (Ripper
uid 901,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"115000,-32000"
"114000,-31000"
]
uid 902,0
va (VaSet
vasetType 3
)
xt "114000,-32000,115000,-31000"
)
)
]
shape (OrthoPolyLine
uid 848,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "115000,-48000,125250,-13000"
pts [
"125250,-48000"
"115000,-48000"
"115000,-13000"
]
)
start &57
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 852,0
va (VaSet
)
xt "120250,-49200,124350,-48000"
st "dacSel"
blo "120250,-48200"
tm "WireNameMgr"
)
)
on &81
)
*310 (Wire
uid 855,0
optionalChildren [
*311 (Ripper
uid 943,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"117000,-20000"
"118000,-19000"
]
uid 944,0
va (VaSet
vasetType 3
)
xt "117000,-20000,118000,-19000"
)
)
*312 (Ripper
uid 949,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"117000,-18000"
"118000,-17000"
]
uid 950,0
va (VaSet
vasetType 3
)
xt "117000,-18000,118000,-17000"
)
)
]
shape (OrthoPolyLine
uid 856,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117000,-46000,125250,-13000"
pts [
"125250,-46000"
"117000,-46000"
"117000,-13000"
]
)
start &60
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 860,0
va (VaSet
)
xt "121250,-47200,124650,-46000"
st "mode"
blo "121250,-46200"
tm "WireNameMgr"
)
)
on &82
)
*313 (Wire
uid 891,0
shape (OrthoPolyLine
uid 892,0
va (VaSet
vasetType 3
)
xt "106000,-28000,114000,-20000"
pts [
"114000,-28000"
"106000,-28000"
"106000,-20000"
]
)
start &308
end &89
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 894,0
ro 270
va (VaSet
)
xt "104800,-27000,106000,-21400"
st "dacSel(0)"
blo "105800,-21400"
tm "WireNameMgr"
)
)
on &81
)
*314 (Wire
uid 897,0
shape (OrthoPolyLine
uid 898,0
va (VaSet
vasetType 3
)
xt "100000,-31000,114000,-20000"
pts [
"114000,-31000"
"100000,-31000"
"100000,-20000"
]
)
start &309
end &84
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 900,0
ro 270
va (VaSet
)
xt "98800,-27000,100000,-21400"
st "dacSel(1)"
blo "99800,-21400"
tm "WireNameMgr"
)
)
on &81
)
*315 (Wire
uid 939,0
shape (OrthoPolyLine
uid 940,0
va (VaSet
vasetType 3
)
xt "118000,-24000,123000,-19000"
pts [
"118000,-19000"
"123000,-19000"
"123000,-24000"
]
)
start &311
end &99
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 942,0
ro 270
va (VaSet
)
xt "123800,-26900,125000,-22000"
st "mode(1)"
blo "124800,-22000"
tm "WireNameMgr"
)
)
on &82
)
*316 (Wire
uid 945,0
shape (OrthoPolyLine
uid 946,0
va (VaSet
vasetType 3
)
xt "118000,-17000,123000,-12000"
pts [
"118000,-17000"
"123000,-17000"
"123000,-12000"
]
)
start &312
end &94
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 948,0
ro 270
va (VaSet
)
xt "123800,-16900,125000,-12000"
st "mode(0)"
blo "124800,-12000"
tm "WireNameMgr"
)
)
on &82
)
*317 (Wire
uid 955,0
shape (OrthoPolyLine
uid 956,0
va (VaSet
vasetType 3
)
xt "120000,-57000,125250,-57000"
pts [
"125250,-57000"
"120000,-57000"
]
)
start &65
end &277
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 958,0
va (VaSet
)
xt "117250,-58200,124450,-57000"
st "DAC0_SCLK"
blo "117250,-57200"
tm "WireNameMgr"
)
)
on &17
)
*318 (Wire
uid 1137,0
shape (OrthoPolyLine
uid 1138,0
va (VaSet
vasetType 3
)
xt "225000,9000,238250,26000"
pts [
"225000,26000"
"225000,9000"
"238250,9000"
]
)
start &282
end &105
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1140,0
va (VaSet
)
xt "233250,7800,237350,9000"
st "Hall_A"
blo "233250,8800"
tm "WireNameMgr"
)
)
on &25
)
*319 (Wire
uid 1149,0
shape (OrthoPolyLine
uid 1150,0
va (VaSet
vasetType 3
)
xt "223000,11000,238250,30000"
pts [
"238250,11000"
"223000,11000"
"223000,30000"
]
)
start &106
end &284
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1152,0
va (VaSet
)
xt "233250,9800,237250,11000"
st "Hall_B"
blo "233250,10800"
tm "WireNameMgr"
)
)
on &27
)
*320 (Wire
uid 1161,0
shape (OrthoPolyLine
uid 1162,0
va (VaSet
vasetType 3
)
xt "221000,13000,238250,34000"
pts [
"238250,13000"
"221000,13000"
"221000,34000"
]
)
start &107
end &286
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1164,0
va (VaSet
)
xt "233250,11800,237350,13000"
st "Hall_C"
blo "233250,12800"
tm "WireNameMgr"
)
)
on &29
)
*321 (Wire
uid 1198,0
shape (OrthoPolyLine
uid 1199,0
va (VaSet
vasetType 3
)
xt "210000,0,213250,0"
pts [
"210000,0"
"213250,0"
]
)
end &134
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1205,0
va (VaSet
)
xt "211000,-1200,214400,0"
st "clock"
blo "211000,-200"
tm "WireNameMgr"
)
)
on &13
)
*322 (Wire
uid 1206,0
shape (OrthoPolyLine
uid 1207,0
va (VaSet
vasetType 3
)
xt "210000,2000,213250,2000"
pts [
"210000,2000"
"213250,2000"
]
)
end &135
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1213,0
va (VaSet
)
xt "211000,800,214300,2000"
st "reset"
blo "211000,1800"
tm "WireNameMgr"
)
)
on &39
)
*323 (Wire
uid 1214,0
shape (OrthoPolyLine
uid 1215,0
va (VaSet
vasetType 3
)
xt "184000,19000,187250,19000"
pts [
"184000,19000"
"187250,19000"
]
)
end &121
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1221,0
va (VaSet
)
xt "185000,17800,188400,19000"
st "clock"
blo "185000,18800"
tm "WireNameMgr"
)
)
on &13
)
*324 (Wire
uid 1222,0
shape (OrthoPolyLine
uid 1223,0
va (VaSet
vasetType 3
)
xt "184000,21000,187250,21000"
pts [
"184000,21000"
"187250,21000"
]
)
end &127
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1229,0
va (VaSet
)
xt "185000,19800,188300,21000"
st "reset"
blo "185000,20800"
tm "WireNameMgr"
)
)
on &39
)
*325 (Wire
uid 1232,0
shape (OrthoPolyLine
uid 1233,0
va (VaSet
vasetType 3
)
xt "184000,9000,187250,9000"
pts [
"184000,9000"
"187250,9000"
]
)
end &129
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1237,0
va (VaSet
)
xt "184000,7800,188400,9000"
st "logic_0"
blo "184000,8800"
tm "WireNameMgr"
)
)
on &79
)
*326 (Wire
uid 1248,0
shape (OrthoPolyLine
uid 1249,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "208750,-4000,213250,-4000"
pts [
"208750,-4000"
"213250,-4000"
]
)
start &126
end &136
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1250,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1251,0
va (VaSet
)
xt "210750,-5200,214650,-4000"
st "output"
blo "210750,-4200"
tm "WireNameMgr"
)
)
on &141
)
*327 (Wire
uid 1262,0
shape (OrthoPolyLine
uid 1263,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184000,4000,187250,4000"
pts [
"184000,4000"
"187250,4000"
]
)
end &120
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1267,0
va (VaSet
)
xt "184000,2800,187700,4000"
st "speed"
blo "184000,3800"
tm "WireNameMgr"
)
)
on &142
)
*328 (Wire
uid 1404,0
shape (OrthoPolyLine
uid 1405,0
va (VaSet
vasetType 3
)
xt "98000,66000,100250,66000"
pts [
"98000,66000"
"100250,66000"
]
)
end &146
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1411,0
va (VaSet
)
xt "98000,64800,101300,66000"
st "reset"
blo "98000,65800"
tm "WireNameMgr"
)
)
on &39
)
*329 (Wire
uid 1412,0
shape (OrthoPolyLine
uid 1413,0
va (VaSet
vasetType 3
)
xt "98000,64000,100250,64000"
pts [
"98000,64000"
"100250,64000"
]
)
end &145
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1419,0
va (VaSet
)
xt "98000,62800,101400,64000"
st "clock"
blo "98000,63800"
tm "WireNameMgr"
)
)
on &13
)
*330 (Wire
uid 1420,0
shape (OrthoPolyLine
uid 1421,0
va (VaSet
vasetType 3
)
xt "141000,74000,144250,74000"
pts [
"141000,74000"
"144250,74000"
]
)
end &161
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1427,0
va (VaSet
)
xt "142000,72800,145300,74000"
st "reset"
blo "142000,73800"
tm "WireNameMgr"
)
)
on &39
)
*331 (Wire
uid 1428,0
shape (OrthoPolyLine
uid 1429,0
va (VaSet
vasetType 3
)
xt "141000,75000,144250,75000"
pts [
"141000,75000"
"144250,75000"
]
)
end &158
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1435,0
va (VaSet
)
xt "142000,73800,145400,75000"
st "clock"
blo "142000,74800"
tm "WireNameMgr"
)
)
on &13
)
*332 (Wire
uid 1438,0
shape (OrthoPolyLine
uid 1439,0
va (VaSet
vasetType 3
)
xt "117750,54000,144250,54000"
pts [
"144250,54000"
"117750,54000"
]
)
start &162
end &152
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1440,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1441,0
va (VaSet
)
xt "139250,52800,143350,54000"
st "rxData"
blo "139250,53800"
tm "WireNameMgr"
)
)
on &182
)
*333 (Wire
uid 1444,0
shape (OrthoPolyLine
uid 1445,0
va (VaSet
vasetType 3
)
xt "117750,56000,144250,56000"
pts [
"144250,56000"
"117750,56000"
]
)
start &163
end &148
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1447,0
va (VaSet
)
xt "138250,54800,143150,56000"
st "rxEmpty"
blo "138250,55800"
tm "WireNameMgr"
)
)
on &183
)
*334 (Wire
uid 1450,0
optionalChildren [
*335 (BdJunction
uid 1481,0
ps "OnConnectorStrategy"
shape (Circle
uid 1482,0
va (VaSet
vasetType 1
)
xt "132600,61600,133400,62400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1451,0
va (VaSet
vasetType 3
)
xt "117750,62000,144250,62000"
pts [
"144250,62000"
"117750,62000"
]
)
start &167
end &149
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1453,0
va (VaSet
)
xt "139250,60800,142750,62000"
st "txFull"
blo "139250,61800"
tm "WireNameMgr"
)
)
on &184
)
*336 (Wire
uid 1477,0
shape (OrthoPolyLine
uid 1478,0
va (VaSet
vasetType 3
)
xt "127750,62000,133000,65000"
pts [
"127750,65000"
"133000,65000"
"133000,62000"
]
)
start &187
end &335
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1480,0
va (VaSet
)
xt "129750,63800,133250,65000"
st "txFull"
blo "129750,64800"
tm "WireNameMgr"
)
)
on &184
)
*337 (Wire
uid 1517,0
shape (OrthoPolyLine
uid 1518,0
va (VaSet
vasetType 3
)
xt "114750,83000,117000,83000"
pts [
"117000,83000"
"114750,83000"
]
)
end &242
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1522,0
va (VaSet
)
xt "114000,81800,118400,83000"
st "logic_1"
blo "114000,82800"
tm "WireNameMgr"
)
)
on &80
)
*338 (Wire
uid 1523,0
shape (OrthoPolyLine
uid 1524,0
va (VaSet
vasetType 3
)
xt "97000,92000,100250,92000"
pts [
"97000,92000"
"100250,92000"
]
)
end &240
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1528,0
va (VaSet
)
xt "98000,90800,101400,92000"
st "clock"
blo "98000,91800"
tm "WireNameMgr"
)
)
on &13
)
*339 (Wire
uid 1529,0
shape (OrthoPolyLine
uid 1530,0
va (VaSet
vasetType 3
)
xt "97000,93000,100250,93000"
pts [
"97000,93000"
"100250,93000"
]
)
end &243
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1534,0
va (VaSet
)
xt "98000,91800,101300,93000"
st "reset"
blo "98000,92800"
tm "WireNameMgr"
)
)
on &39
)
*340 (Wire
uid 1543,0
shape (OrthoPolyLine
uid 1544,0
va (VaSet
vasetType 3
)
xt "117750,64000,120050,67000"
pts [
"120050,67000"
"119000,67000"
"119000,64000"
"117750,64000"
]
)
start &189
end &151
sat 32
eat 32
sf 1
si 0
tg (WTG
uid 1545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1546,0
va (VaSet
isHidden 1
)
xt "119050,65800,129250,67000"
st "out1 : std_uLogic"
blo "119050,66800"
tm "WireNameMgr"
)
)
on &193
)
*341 (Wire
uid 1549,0
shape (OrthoPolyLine
uid 1550,0
va (VaSet
vasetType 3
)
xt "117750,58000,144250,58000"
pts [
"144250,58000"
"117750,58000"
]
)
start &164
end &150
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1552,0
va (VaSet
)
xt "140250,56800,143250,58000"
st "rxRd"
blo "140250,57800"
tm "WireNameMgr"
)
)
on &194
)
*342 (Wire
uid 1555,0
shape (OrthoPolyLine
uid 1556,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161750,54000,170250,54000"
pts [
"161750,54000"
"170250,54000"
]
)
start &159
end &173
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1558,0
va (VaSet
)
xt "161750,52800,170650,54000"
st "serialConsigne"
blo "161750,53800"
tm "WireNameMgr"
)
)
on &197
)
*343 (Wire
uid 1561,0
shape (OrthoPolyLine
uid 1562,0
va (VaSet
vasetType 3
)
xt "161750,59000,170250,59000"
pts [
"161750,59000"
"170250,59000"
]
)
start &160
end &175
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1564,0
va (VaSet
)
xt "161750,57800,170050,59000"
st "newCharacter"
blo "161750,58800"
tm "WireNameMgr"
)
)
on &195
)
*344 (Wire
uid 1567,0
shape (OrthoPolyLine
uid 1568,0
va (VaSet
vasetType 3
)
xt "161750,61000,170250,61000"
pts [
"161750,61000"
"170250,61000"
]
)
start &165
end &174
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1570,0
va (VaSet
)
xt "163750,59800,169550,61000"
st "endOfMsg"
blo "163750,60800"
tm "WireNameMgr"
)
)
on &196
)
*345 (Wire
uid 1571,0
shape (OrthoPolyLine
uid 1572,0
va (VaSet
vasetType 3
)
xt "165000,64000,170250,64000"
pts [
"165000,64000"
"170250,64000"
]
)
end &177
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1578,0
va (VaSet
)
xt "168000,62800,171400,64000"
st "clock"
blo "168000,63800"
tm "WireNameMgr"
)
)
on &13
)
*346 (Wire
uid 1579,0
shape (OrthoPolyLine
uid 1580,0
va (VaSet
vasetType 3
)
xt "165000,65000,170250,65000"
pts [
"165000,65000"
"170250,65000"
]
)
end &178
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1586,0
va (VaSet
)
xt "168000,63800,171300,65000"
st "reset"
blo "168000,64800"
tm "WireNameMgr"
)
)
on &39
)
*347 (Wire
uid 1589,0
optionalChildren [
*348 (Ripper
uid 1599,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"130000,44000"
"129000,45000"
]
uid 1600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,44000,130000,45000"
)
)
]
shape (OrthoPolyLine
uid 1590,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "127000,44000,189000,55000"
pts [
"187750,55000"
"189000,55000"
"189000,44000"
"127000,44000"
]
)
start &176
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1594,0
va (VaSet
)
xt "189750,53800,194950,55000"
st "consigne"
blo "189750,54800"
tm "WireNameMgr"
)
)
on &198
)
*349 (Wire
uid 1595,0
shape (OrthoPolyLine
uid 1596,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,45000,129000,60000"
pts [
"129000,45000"
"129000,60000"
"117750,60000"
]
)
start &348
end &153
es 0
sat 32
eat 32
sty 1
sl "(11 DOWNTO 4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1598,0
va (VaSet
)
xt "119750,58800,128950,60000"
st "consigne(11:4)"
blo "119750,59800"
tm "WireNameMgr"
)
)
on &198
)
*350 (Wire
uid 1607,0
shape (OrthoPolyLine
uid 1608,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184000,2000,187250,2000"
pts [
"184000,2000"
"187250,2000"
]
)
end &128
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1612,0
va (VaSet
)
xt "184000,800,189200,2000"
st "consigne"
blo "184000,1800"
tm "WireNameMgr"
)
)
on &198
)
*351 (Wire
uid 1615,0
shape (OrthoPolyLine
uid 1616,0
va (VaSet
vasetType 3
)
xt "230750,-4000,238250,-4000"
pts [
"230750,-4000"
"238250,-4000"
]
)
start &137
end &108
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1618,0
va (VaSet
)
xt "232750,-5200,238150,-4000"
st "serialOut"
blo "232750,-4200"
tm "WireNameMgr"
)
)
on &199
)
*352 (Wire
uid 1653,0
shape (OrthoPolyLine
uid 1654,0
va (VaSet
vasetType 3
)
xt "234000,21000,238250,21000"
pts [
"234000,21000"
"238250,21000"
]
)
end &109
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1660,0
va (VaSet
)
xt "236000,19800,239300,21000"
st "reset"
blo "236000,20800"
tm "WireNameMgr"
)
)
on &39
)
*353 (Wire
uid 1661,0
shape (OrthoPolyLine
uid 1662,0
va (VaSet
vasetType 3
)
xt "234000,20000,238250,20000"
pts [
"234000,20000"
"238250,20000"
]
)
end &104
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1668,0
va (VaSet
)
xt "236000,18800,239400,20000"
st "clock"
blo "236000,19800"
tm "WireNameMgr"
)
)
on &13
)
*354 (Wire
uid 1685,0
optionalChildren [
*355 (Ripper
uid 1697,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"105875,-53000"
"106875,-52000"
]
uid 1698,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "105875,-53000,106875,-52000"
)
)
]
shape (OrthoPolyLine
uid 1686,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "102750,-53000,109000,-53000"
pts [
"102750,-53000"
"109000,-53000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1691,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1692,0
va (VaSet
)
xt "104750,-54200,108450,-53000"
st "speed"
blo "104750,-53200"
tm "WireNameMgr"
)
)
on &142
)
*356 (Wire
uid 1693,0
shape (OrthoPolyLine
uid 1694,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106875,-52000,125250,-50000"
pts [
"106875,-52000"
"106875,-50000"
"125250,-50000"
]
)
start &355
end &58
sat 32
eat 32
sty 1
sl "(11 DOWNTO 4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1696,0
va (VaSet
)
xt "116250,-51200,123950,-50000"
st "speed(11:4)"
blo "116250,-50200"
tm "WireNameMgr"
)
)
on &142
)
*357 (Wire
uid 1842,0
shape (OrthoPolyLine
uid 1843,0
va (VaSet
vasetType 3
)
xt "111750,13000,115000,13000"
pts [
"115000,13000"
"111750,13000"
]
)
end &250
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1847,0
va (VaSet
)
xt "112000,11800,116400,13000"
st "logic_1"
blo "112000,12800"
tm "WireNameMgr"
)
)
on &80
)
*358 (Wire
uid 1848,0
shape (OrthoPolyLine
uid 1849,0
va (VaSet
vasetType 3
)
xt "94000,23000,97250,23000"
pts [
"94000,23000"
"97250,23000"
]
)
end &251
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1853,0
va (VaSet
)
xt "95000,21800,98300,23000"
st "reset"
blo "95000,22800"
tm "WireNameMgr"
)
)
on &39
)
*359 (Wire
uid 1860,0
shape (OrthoPolyLine
uid 1861,0
va (VaSet
vasetType 3
)
xt "94000,22000,97250,22000"
pts [
"94000,22000"
"97250,22000"
]
)
end &248
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1865,0
va (VaSet
)
xt "95000,20800,98400,22000"
st "clock"
blo "95000,21800"
tm "WireNameMgr"
)
)
on &13
)
*360 (Wire
uid 2157,0
shape (OrthoPolyLine
uid 2158,0
va (VaSet
vasetType 3
)
xt "122000,-61000,125250,-61000"
pts [
"125250,-61000"
"122000,-61000"
]
)
start &59
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2164,0
va (VaSet
)
xt "122000,-62200,126400,-61000"
st "logic_1"
blo "122000,-61200"
tm "WireNameMgr"
)
)
on &80
)
*361 (Wire
uid 2315,0
shape (OrthoPolyLine
uid 2316,0
va (VaSet
vasetType 3
)
xt "118000,90000,120000,90000"
pts [
"118000,90000"
"120000,90000"
]
)
end &207
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2322,0
va (VaSet
)
xt "118000,88800,121400,90000"
st "clock"
blo "118000,89800"
tm "WireNameMgr"
)
)
on &13
)
*362 (Wire
uid 2323,0
shape (OrthoPolyLine
uid 2324,0
va (VaSet
vasetType 3
)
xt "123000,92000,123000,95000"
pts [
"123000,95000"
"123000,92000"
]
)
end &209
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2330,0
va (VaSet
)
xt "121000,96800,124300,98000"
st "reset"
blo "121000,97800"
tm "WireNameMgr"
)
)
on &39
)
*363 (Wire
uid 2333,0
optionalChildren [
*364 (BdJunction
uid 2370,0
ps "OnConnectorStrategy"
shape (Circle
uid 2371,0
va (VaSet
vasetType 1
)
xt "117600,85600,118400,86400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2334,0
va (VaSet
vasetType 3
)
xt "114750,86000,120000,86000"
pts [
"114750,86000"
"120000,86000"
]
)
start &241
end &206
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2336,0
va (VaSet
)
xt "114750,84800,120050,86000"
st "clockOut"
blo "114750,85800"
tm "WireNameMgr"
)
)
on &214
)
*365 (Wire
uid 2362,0
shape (OrthoPolyLine
uid 2363,0
va (VaSet
vasetType 3
)
xt "126000,79000,129250,86000"
pts [
"126000,86000"
"128000,86000"
"128000,79000"
"129250,79000"
]
)
start &210
end &217
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 2364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2365,0
va (VaSet
)
xt "128000,84800,129600,86000"
st "Q"
blo "128000,85800"
tm "WireNameMgr"
)
)
on &223
)
*366 (Wire
uid 2366,0
shape (OrthoPolyLine
uid 2367,0
va (VaSet
vasetType 3
)
xt "118000,75000,130000,86000"
pts [
"130000,75000"
"118000,75000"
"118000,86000"
]
)
start &216
end &364
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2369,0
va (VaSet
)
xt "124000,73800,129300,75000"
st "clockOut"
blo "124000,74800"
tm "WireNameMgr"
)
)
on &214
)
*367 (Wire
uid 2382,0
shape (OrthoPolyLine
uid 2383,0
va (VaSet
vasetType 3
)
xt "127000,69000,138000,77000"
pts [
"127000,69000"
"138000,69000"
"138000,77000"
"136950,77000"
]
)
start &186
end &219
sat 32
eat 32
sf 1
si 0
tg (WTG
uid 2384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2385,0
va (VaSet
isHidden 1
)
xt "129000,67800,138500,69000"
st "in1 : std_uLogic"
blo "129000,68800"
tm "WireNameMgr"
)
)
on &224
)
*368 (Wire
uid 2404,0
optionalChildren [
*369 (BdJunction
uid 3054,0
ps "OnConnectorStrategy"
shape (Circle
uid 3055,0
va (VaSet
vasetType 1
)
xt "277600,69600,278400,70400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2405,0
va (VaSet
vasetType 3
)
xt "265000,62000,301250,70000"
pts [
"301250,70000"
"278000,70000"
"278000,62000"
"265000,62000"
]
)
start &267
end &225
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2409,0
va (VaSet
isHidden 1
)
xt "302750,68800,309250,70000"
st "ADC_SCLK"
blo "302750,69800"
tm "WireNameMgr"
)
)
on &226
)
*370 (Wire
uid 2418,0
shape (OrthoPolyLine
uid 2419,0
va (VaSet
vasetType 3
)
xt "289000,72000,301250,72000"
pts [
"289000,72000"
"301250,72000"
]
)
start &227
end &268
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2423,0
va (VaSet
isHidden 1
)
xt "293000,70800,299800,72000"
st "ADC0_SDO"
blo "293000,71800"
tm "WireNameMgr"
)
)
on &228
)
*371 (Wire
uid 2432,0
shape (OrthoPolyLine
uid 2433,0
va (VaSet
vasetType 3
)
xt "289000,74000,301250,74000"
pts [
"301250,74000"
"289000,74000"
]
)
start &265
end &229
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2437,0
va (VaSet
isHidden 1
)
xt "303000,72800,308900,74000"
st "ADC0_CS"
blo "303000,73800"
tm "WireNameMgr"
)
)
on &230
)
*372 (Wire
uid 2534,0
shape (OrthoPolyLine
uid 2535,0
va (VaSet
vasetType 3
)
xt "294750,65000,301250,65000"
pts [
"301250,65000"
"294750,65000"
]
)
start &269
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2541,0
va (VaSet
)
xt "298000,63800,302400,65000"
st "logic_1"
blo "298000,64800"
tm "WireNameMgr"
)
)
on &80
)
*373 (Wire
uid 2544,0
shape (OrthoPolyLine
uid 2545,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "315750,71000,325000,71000"
pts [
"315750,71000"
"325000,71000"
]
)
start &270
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2549,0
va (VaSet
)
xt "317750,69800,321450,71000"
st "speed"
blo "317750,70800"
tm "WireNameMgr"
)
)
on &142
)
*374 (Wire
uid 2562,0
shape (OrthoPolyLine
uid 2563,0
va (VaSet
vasetType 3
)
xt "293000,83000,301250,83000"
pts [
"293000,83000"
"301250,83000"
]
)
end &266
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2568,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2569,0
va (VaSet
)
xt "298000,81800,301300,83000"
st "reset"
blo "298000,82800"
tm "WireNameMgr"
)
)
on &39
)
*375 (Wire
uid 2570,0
shape (OrthoPolyLine
uid 2571,0
va (VaSet
vasetType 3
)
xt "293000,82000,301250,82000"
pts [
"293000,82000"
"301250,82000"
]
)
end &264
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2577,0
va (VaSet
)
xt "299000,80800,302400,82000"
st "clock"
blo "299000,81800"
tm "WireNameMgr"
)
)
on &13
)
*376 (Wire
uid 2942,0
shape (OrthoPolyLine
uid 2943,0
va (VaSet
vasetType 3
)
xt "269750,67000,273000,67000"
pts [
"273000,67000"
"269750,67000"
]
)
end &234
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2946,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2947,0
va (VaSet
)
xt "270000,65800,274400,67000"
st "logic_1"
blo "270000,66800"
tm "WireNameMgr"
)
)
on &80
)
*377 (Wire
uid 2948,0
shape (OrthoPolyLine
uid 2949,0
va (VaSet
vasetType 3
)
xt "252000,76000,255250,76000"
pts [
"252000,76000"
"255250,76000"
]
)
end &232
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2953,0
va (VaSet
)
xt "253000,74800,256400,76000"
st "clock"
blo "253000,75800"
tm "WireNameMgr"
)
)
on &13
)
*378 (Wire
uid 2954,0
shape (OrthoPolyLine
uid 2955,0
va (VaSet
vasetType 3
)
xt "252000,77000,255250,77000"
pts [
"252000,77000"
"255250,77000"
]
)
end &235
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2959,0
va (VaSet
)
xt "253000,75800,256300,77000"
st "reset"
blo "253000,76800"
tm "WireNameMgr"
)
)
on &39
)
*379 (Wire
uid 3050,0
shape (OrthoPolyLine
uid 3051,0
va (VaSet
vasetType 3
)
xt "269750,70000,278000,70000"
pts [
"269750,70000"
"278000,70000"
]
)
start &233
end &369
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3053,0
va (VaSet
)
xt "271750,68800,278250,70000"
st "ADC_SCLK"
blo "271750,69800"
tm "WireNameMgr"
)
)
on &226
)
*380 (Wire
uid 3801,0
shape (OrthoPolyLine
uid 3802,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "119000,48000,125000,48000"
pts [
"125000,48000"
"119000,48000"
]
)
sat 16
eat 16
sty 1
sl "(11 DOWNTO 4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3806,0
va (VaSet
)
xt "116000,46800,123700,48000"
st "speed(11:4)"
blo "116000,47800"
tm "WireNameMgr"
)
)
on &142
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *381 (PackageList
uid 201,0
stg "VerticalLayoutStrategy"
textVec [
*382 (Text
uid 202,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*383 (MLText
uid 203,0
va (VaSet
)
xt "0,1200,17500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 204,0
stg "VerticalLayoutStrategy"
textVec [
*384 (Text
uid 205,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*385 (Text
uid 206,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*386 (MLText
uid 207,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*387 (Text
uid 208,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*388 (MLText
uid 209,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*389 (Text
uid 210,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*390 (MLText
uid 211,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,14,1921,1080"
viewArea "45500,26719,199563,112077"
cachedDiagramExtent "0,-71600,325400,98000"
hasePageBreakOrigin 1
pageBreakOrigin "-17000,-98000"
lastUid 4052,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*391 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*392 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*393 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*394 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*395 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*396 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*397 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*398 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*399 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*400 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*401 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*402 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*403 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*404 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*405 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*406 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*407 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*408 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*409 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*410 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*411 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,0,27400,1200"
st "Declarations"
blo "20000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,1200,23700,2400"
st "Ports:"
blo "20000,2200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,25200,1200"
st "Pre User:"
blo "20000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,22400,29500,23600"
st "Diagram Signals:"
blo "20000,23400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,26400,1200"
st "Post User:"
blo "20000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 71,0
usingSuid 1
emptyRow *412 (LEmptyRow
)
uid 214,0
optionalChildren [
*413 (RefLabelRowHdr
)
*414 (TitleRowHdr
)
*415 (FilterRowHdr
)
*416 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*417 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*418 (GroupColHdr
tm "GroupColHdrMgr"
)
*419 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*420 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*421 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*422 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*423 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*424 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*425 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 11,0
)
)
uid 313,0
)
*426 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 2
suid 12,0
)
)
uid 315,0
)
*427 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SCLK"
t "std_ulogic"
o 14
suid 13,0
)
)
uid 317,0
)
*428 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SDO"
t "std_ulogic"
o 15
suid 14,0
)
)
uid 319,0
)
*429 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SYNC"
t "std_ulogic"
o 16
suid 15,0
)
)
uid 321,0
)
*430 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 10
suid 16,0
)
)
uid 323,0
)
*431 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "Hall_A"
t "std_ulogic"
o 3
suid 17,0
)
)
uid 325,0
)
*432 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "Hall_B"
t "std_ulogic"
o 4
suid 18,0
)
)
uid 327,0
)
*433 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "Hall_C"
t "std_ulogic"
o 5
suid 19,0
)
)
uid 329,0
)
*434 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 6
suid 20,0
)
)
uid 331,0
)
*435 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ledState_0"
t "std_ulogic"
o 24
suid 21,0
)
)
uid 333,0
)
*436 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ledState_1"
t "std_ulogic"
o 25
suid 22,0
)
)
uid 335,0
)
*437 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 7
suid 23,0
)
)
uid 337,0
)
*438 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 11
suid 24,0
)
)
uid 339,0
)
*439 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Sa_bot"
t "std_ulogic"
o 17
suid 25,0
)
)
uid 341,0
)
*440 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Sa_top"
t "std_ulogic"
o 18
suid 26,0
)
)
uid 343,0
)
*441 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Sb_bot"
t "std_ulogic"
o 19
suid 27,0
)
)
uid 345,0
)
*442 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Sb_top"
t "std_ulogic"
o 20
suid 28,0
)
)
uid 347,0
)
*443 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Sc_bot"
t "std_ulogic"
o 21
suid 29,0
)
)
uid 349,0
)
*444 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Sc_top"
t "std_ulogic"
o 22
suid 30,0
)
)
uid 351,0
)
*445 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 23
suid 31,0
)
)
uid 353,0
)
*446 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 8
suid 32,0
)
)
uid 355,0
)
*447 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_0"
t "std_uLogic"
o 32
suid 33,0
)
)
uid 1619,0
)
*448 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 33
suid 34,0
)
)
uid 1621,0
)
*449 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dacSel"
t "std_ulogic_vector"
b "(dacChBitNb-1 DOWNTO 0)"
o 29
suid 39,0
)
)
uid 1623,0
)
*450 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mode"
t "std_ulogic_vector"
b "(dacOpBitNb-1 DOWNTO 0)"
o 34
suid 40,0
)
)
uid 1625,0
)
*451 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "output"
t "unsigned"
b "(pidBitNb-1 DOWNTO 0)"
o 37
suid 42,0
)
)
uid 1627,0
)
*452 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "speed"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 43
suid 43,0
)
)
uid 1629,0
)
*453 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 38
suid 45,0
)
)
uid 1631,0
)
*454 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 39
suid 46,0
)
)
uid 1633,0
)
*455 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "txFull"
t "std_ulogic"
o 45
suid 47,0
)
)
uid 1635,0
)
*456 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 36
suid 49,0
)
)
uid 1639,0
)
*457 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rxRd"
t "std_ulogic"
o 40
suid 50,0
)
)
uid 1641,0
)
*458 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "newCharacter"
t "std_ulogic"
o 35
suid 52,0
)
)
uid 1643,0
)
*459 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "endOfMsg"
t "std_ulogic"
o 30
suid 53,0
)
)
uid 1645,0
)
*460 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "serialConsigne"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 41
suid 55,0
)
)
uid 1647,0
)
*461 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 28
suid 56,0
)
)
uid 1649,0
)
*462 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "serialOut"
t "std_ulogic"
o 42
suid 58,0
)
)
uid 1651,0
)
*463 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clockOut"
t "std_ulogic"
o 27
suid 61,0
)
)
uid 2386,0
)
*464 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Q"
t "std_uLogic"
o 26
suid 62,0
)
)
uid 2388,0
)
*465 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "in1"
t "std_uLogic"
o 31
suid 64,0
)
)
uid 2390,0
)
*466 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 13
suid 65,0
)
)
uid 2393,0
)
*467 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC0_SDO"
t "std_ulogic"
o 1
suid 66,0
)
)
uid 2395,0
)
*468 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC0_CS"
t "std_ulogic"
o 12
suid 67,0
)
)
uid 2397,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 227,0
optionalChildren [
*469 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *470 (MRCItem
litem &412
pos 44
dimension 20
)
uid 229,0
optionalChildren [
*471 (MRCItem
litem &413
pos 0
dimension 20
uid 230,0
)
*472 (MRCItem
litem &414
pos 1
dimension 23
uid 231,0
)
*473 (MRCItem
litem &415
pos 2
hidden 1
dimension 20
uid 232,0
)
*474 (MRCItem
litem &425
pos 0
dimension 20
uid 312,0
)
*475 (MRCItem
litem &426
pos 1
dimension 20
uid 314,0
)
*476 (MRCItem
litem &427
pos 2
dimension 20
uid 316,0
)
*477 (MRCItem
litem &428
pos 3
dimension 20
uid 318,0
)
*478 (MRCItem
litem &429
pos 4
dimension 20
uid 320,0
)
*479 (MRCItem
litem &430
pos 5
dimension 20
uid 322,0
)
*480 (MRCItem
litem &431
pos 6
dimension 20
uid 324,0
)
*481 (MRCItem
litem &432
pos 7
dimension 20
uid 326,0
)
*482 (MRCItem
litem &433
pos 8
dimension 20
uid 328,0
)
*483 (MRCItem
litem &434
pos 9
dimension 20
uid 330,0
)
*484 (MRCItem
litem &435
pos 10
dimension 20
uid 332,0
)
*485 (MRCItem
litem &436
pos 11
dimension 20
uid 334,0
)
*486 (MRCItem
litem &437
pos 12
dimension 20
uid 336,0
)
*487 (MRCItem
litem &438
pos 13
dimension 20
uid 338,0
)
*488 (MRCItem
litem &439
pos 14
dimension 20
uid 340,0
)
*489 (MRCItem
litem &440
pos 15
dimension 20
uid 342,0
)
*490 (MRCItem
litem &441
pos 16
dimension 20
uid 344,0
)
*491 (MRCItem
litem &442
pos 17
dimension 20
uid 346,0
)
*492 (MRCItem
litem &443
pos 18
dimension 20
uid 348,0
)
*493 (MRCItem
litem &444
pos 19
dimension 20
uid 350,0
)
*494 (MRCItem
litem &445
pos 20
dimension 20
uid 352,0
)
*495 (MRCItem
litem &446
pos 21
dimension 20
uid 354,0
)
*496 (MRCItem
litem &447
pos 25
dimension 20
uid 1620,0
)
*497 (MRCItem
litem &448
pos 26
dimension 20
uid 1622,0
)
*498 (MRCItem
litem &449
pos 27
dimension 20
uid 1624,0
)
*499 (MRCItem
litem &450
pos 28
dimension 20
uid 1626,0
)
*500 (MRCItem
litem &451
pos 29
dimension 20
uid 1628,0
)
*501 (MRCItem
litem &452
pos 30
dimension 20
uid 1630,0
)
*502 (MRCItem
litem &453
pos 31
dimension 20
uid 1632,0
)
*503 (MRCItem
litem &454
pos 32
dimension 20
uid 1634,0
)
*504 (MRCItem
litem &455
pos 33
dimension 20
uid 1636,0
)
*505 (MRCItem
litem &456
pos 34
dimension 20
uid 1640,0
)
*506 (MRCItem
litem &457
pos 35
dimension 20
uid 1642,0
)
*507 (MRCItem
litem &458
pos 36
dimension 20
uid 1644,0
)
*508 (MRCItem
litem &459
pos 37
dimension 20
uid 1646,0
)
*509 (MRCItem
litem &460
pos 38
dimension 20
uid 1648,0
)
*510 (MRCItem
litem &461
pos 39
dimension 20
uid 1650,0
)
*511 (MRCItem
litem &462
pos 40
dimension 20
uid 1652,0
)
*512 (MRCItem
litem &463
pos 41
dimension 20
uid 2387,0
)
*513 (MRCItem
litem &464
pos 42
dimension 20
uid 2389,0
)
*514 (MRCItem
litem &465
pos 43
dimension 20
uid 2391,0
)
*515 (MRCItem
litem &466
pos 22
dimension 20
uid 2392,0
)
*516 (MRCItem
litem &467
pos 23
dimension 20
uid 2394,0
)
*517 (MRCItem
litem &468
pos 24
dimension 20
uid 2396,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 233,0
optionalChildren [
*518 (MRCItem
litem &416
pos 0
dimension 20
uid 234,0
)
*519 (MRCItem
litem &418
pos 1
dimension 50
uid 235,0
)
*520 (MRCItem
litem &419
pos 2
dimension 100
uid 236,0
)
*521 (MRCItem
litem &420
pos 3
dimension 50
uid 237,0
)
*522 (MRCItem
litem &421
pos 4
dimension 100
uid 238,0
)
*523 (MRCItem
litem &422
pos 5
dimension 100
uid 239,0
)
*524 (MRCItem
litem &423
pos 6
dimension 50
uid 240,0
)
*525 (MRCItem
litem &424
pos 7
dimension 80
uid 241,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 228,0
vaOverrides [
]
)
]
)
uid 213,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *526 (LEmptyRow
)
uid 243,0
optionalChildren [
*527 (RefLabelRowHdr
)
*528 (TitleRowHdr
)
*529 (FilterRowHdr
)
*530 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*531 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*532 (GroupColHdr
tm "GroupColHdrMgr"
)
*533 (NameColHdr
tm "GenericNameColHdrMgr"
)
*534 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*535 (InitColHdr
tm "GenericValueColHdrMgr"
)
*536 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*537 (EolColHdr
tm "GenericEolColHdrMgr"
)
*538 (LogGeneric
generic (GiElement
name "pidBitNb"
type "positive"
value "12"
)
uid 1699,0
)
*539 (LogGeneric
generic (GiElement
name "dacBitNb"
type "positive"
value "8"
)
uid 1701,0
)
*540 (LogGeneric
generic (GiElement
name "dacopBitNb"
type "positive"
value "2"
)
uid 1703,0
)
*541 (LogGeneric
generic (GiElement
name "dacchBitNb"
type "positive"
value "2"
)
uid 1705,0
)
*542 (LogGeneric
generic (GiElement
name "dataBitNb"
type "positive"
value "8"
)
uid 1707,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 255,0
optionalChildren [
*543 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *544 (MRCItem
litem &526
pos 5
dimension 20
)
uid 257,0
optionalChildren [
*545 (MRCItem
litem &527
pos 0
dimension 20
uid 258,0
)
*546 (MRCItem
litem &528
pos 1
dimension 23
uid 259,0
)
*547 (MRCItem
litem &529
pos 2
hidden 1
dimension 20
uid 260,0
)
*548 (MRCItem
litem &538
pos 0
dimension 20
uid 1700,0
)
*549 (MRCItem
litem &539
pos 1
dimension 20
uid 1702,0
)
*550 (MRCItem
litem &540
pos 2
dimension 20
uid 1704,0
)
*551 (MRCItem
litem &541
pos 3
dimension 20
uid 1706,0
)
*552 (MRCItem
litem &542
pos 4
dimension 20
uid 1708,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 261,0
optionalChildren [
*553 (MRCItem
litem &530
pos 0
dimension 20
uid 262,0
)
*554 (MRCItem
litem &532
pos 1
dimension 50
uid 263,0
)
*555 (MRCItem
litem &533
pos 2
dimension 100
uid 264,0
)
*556 (MRCItem
litem &534
pos 3
dimension 100
uid 265,0
)
*557 (MRCItem
litem &535
pos 4
dimension 50
uid 266,0
)
*558 (MRCItem
litem &536
pos 5
dimension 50
uid 267,0
)
*559 (MRCItem
litem &537
pos 6
dimension 80
uid 268,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 256,0
vaOverrides [
]
)
]
)
uid 242,0
type 1
)
activeModelName "BlockDiag"
)
