/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az163-602
+ date
Fri Mar 24 21:45:05 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1679694305
+ CACTUS_STARTTIME=1679694305
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Mar 24 2023 (21:38:39)
Run date:          Mar 24 2023 (21:45:06+0000)
Run host:          fv-az163-602 (pid=103737)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az163-602
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110652KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=5b701453-bf71-e745-8579-f057f3583b76, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1034-azure, OSVersion="#41~20.04.1-Ubuntu SMP Sat Feb 11 17:02:42 UTC 2023", HostName=fv-az163-602, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110652KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=106, CPUModel="Intel(R) Xeon(R) Platinum 8370C CPU @ 2.80GHz", CPUStepping=6)
    L3Cache L#0: (P#-1, size=49152KB, linesize=64, ways=12, Inclusive=0)
      L2Cache L#0: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#0: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#1: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 49152 linesize 64 associativity 12 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1310720 linesize 64 associativity 20 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 50331648 linesize 64 associativity 12 stride 4194304, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0017251 sec
      iterations=10000000... time=0.0170323 sec
      iterations=100000000... time=0.169699 sec
      iterations=600000000... time=1.01828 sec
      iterations=600000000... time=1.03916 sec
      result: -57.4737 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0036097 sec
      iterations=10000000... time=0.0360808 sec
      iterations=100000000... time=0.360842 sec
      iterations=300000000... time=1.08234 sec
      result: 8.86965 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0019996 sec
      iterations=10000000... time=0.0199064 sec
      iterations=100000000... time=0.199033 sec
      iterations=600000000... time=1.19434 sec
      result: 8.03793 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=0.0002023 sec
      iterations=10000... time=0.0020065 sec
      iterations=100000... time=0.0200925 sec
      iterations=1000000... time=0.200857 sec
      iterations=5000000... time=1.00424 sec
      result: 2.00848 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=0.000585 sec
      iterations=10000... time=0.0058209 sec
      iterations=100000... time=0.058155 sec
      iterations=1000000... time=0.580321 sec
      iterations=2000000... time=1.16093 sec
      result: 5.80464 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=5.6e-06 sec
      iterations=100... time=5.43e-05 sec
      iterations=1000... time=0.0005406 sec
      iterations=10000... time=0.0054109 sec
      iterations=100000... time=0.0541162 sec
      iterations=1000000... time=0.541211 sec
      iterations=2000000... time=1.08251 sec
      result: 68.1084 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.26e-05 sec
      iterations=10... time=0.0002178 sec
      iterations=100... time=0.0021575 sec
      iterations=1000... time=0.0215935 sec
      iterations=10000... time=0.215786 sec
      iterations=50000... time=1.07931 sec
      result: 45.5404 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=3.26e-05 sec
      iterations=100000... time=0.0003214 sec
      iterations=1000000... time=0.0032082 sec
      iterations=10000000... time=0.0321422 sec
      iterations=100000000... time=0.321439 sec
      iterations=300000000... time=0.964201 sec
      iterations=600000000... time=1.92812 sec
      result: 0.401692 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=1.53e-05 sec
      iterations=10000... time=0.0001833 sec
      iterations=100000... time=0.0018449 sec
      iterations=1000000... time=0.0181577 sec
      iterations=10000000... time=0.182721 sec
      iterations=60000000... time=1.09749 sec
      result: 2.28644 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=5.6e-06 sec
      iterations=100... time=4.0303e-05 sec
      iterations=1000... time=0.00024192 sec
      iterations=10000... time=0.00242469 sec
      iterations=100000... time=0.024241 sec
      iterations=1000000... time=0.242386 sec
      iterations=5000000... time=1.21187 sec
      result: 152.095 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.4e-05 sec
      iterations=10... time=0.0002078 sec
      iterations=100... time=0.0020637 sec
      iterations=1000... time=0.0206015 sec
      iterations=10000... time=0.206009 sec
      iterations=50000... time=1.03023 sec
      result: 47.7098 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=1.31e-05 sec
      iterations=10... time=0.0001289 sec
      iterations=100... time=0.0013002 sec
      iterations=1000... time=0.0131984 sec
      iterations=10000... time=0.131169 sec
      iterations=80000... time=1.04837 sec
      result: 0.16765 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=0.0003957 sec
      iterations=10... time=0.0021832 sec
      iterations=100... time=0.0218921 sec
      iterations=1000... time=0.219595 sec
      iterations=5000... time=1.09707 sec
      result: 0.270351 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0449642 sec
      iterations=10... time=0.432829 sec
      iterations=30... time=1.42709 sec
      result: 0.0494568 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.001695 sec
      iterations=10000000... time=0.0170351 sec
      iterations=100000000... time=0.169696 sec
      iterations=600000000... time=1.0296 sec
      iterations=600000000... time=1.04324 sec
      result: -87.9957 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00362146 sec
      iterations=10000000... time=0.0360911 sec
      iterations=100000000... time=0.363508 sec
      iterations=300000000... time=1.08437 sec
      result: 8.85303 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0020098 sec
      iterations=10000000... time=0.0199178 sec
      iterations=100000000... time=0.199367 sec
      iterations=600000000... time=1.19738 sec
      result: 8.01749 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=0.000200901 sec
      iterations=10000... time=0.00200525 sec
      iterations=100000... time=0.0201097 sec
      iterations=1000000... time=0.200992 sec
      iterations=5000000... time=1.007 sec
      result: 2.01399 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=0.000577951 sec
      iterations=10000... time=0.00578376 sec
      iterations=100000... time=0.0578374 sec
      iterations=1000000... time=0.576562 sec
      iterations=2000000... time=1.15601 sec
      result: 5.78005 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=5.55e-06 sec
      iterations=100... time=5.415e-05 sec
      iterations=1000... time=0.000562002 sec
      iterations=10000... time=0.00542287 sec
      iterations=100000... time=0.0541342 sec
      iterations=1000000... time=0.544249 sec
      iterations=2000000... time=1.08468 sec
      result: 67.9724 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.23e-05 sec
      iterations=10... time=0.000219301 sec
      iterations=100... time=0.00219361 sec
      iterations=1000... time=0.0214954 sec
      iterations=10000... time=0.215214 sec
      iterations=50000... time=1.07597 sec
      result: 45.6818 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=3.45e-06 sec
      iterations=10000... time=3.235e-05 sec
      iterations=100000... time=0.000321001 sec
      iterations=1000000... time=0.00322976 sec
      iterations=10000000... time=0.0321345 sec
      iterations=100000000... time=0.322183 sec
      iterations=300000000... time=0.968274 sec
      iterations=600000000... time=1.93168 sec
      result: 0.402433 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=1.695e-05 sec
      iterations=10000... time=0.000183851 sec
      iterations=100000... time=0.00175156 sec
      iterations=1000000... time=0.0181605 sec
      iterations=10000000... time=0.181669 sec
      iterations=60000000... time=1.09934 sec
      result: 2.29029 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=5.5e-07 sec
      iterations=10... time=5.6e-06 sec
      iterations=100... time=5.435e-05 sec
      iterations=1000... time=0.0002443 sec
      iterations=10000... time=0.00246225 sec
      iterations=100000... time=0.0290044 sec
      iterations=1000000... time=0.244556 sec
      iterations=4000000... time=0.978575 sec
      iterations=8000000... time=1.95704 sec
      result: 150.693 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.54e-05 sec
      iterations=10... time=0.000206101 sec
      iterations=100... time=0.0020487 sec
      iterations=1000... time=0.0205854 sec
      iterations=10000... time=0.205391 sec
      iterations=50000... time=1.02656 sec
      result: 47.8804 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*10^3 grid points, 2*16000 bytes):
      iterations=1... time=4e-06 sec
      iterations=10... time=3.49e-05 sec
      iterations=100... time=0.000371501 sec
      iterations=1000... time=0.00365066 sec
      iterations=10000... time=0.0365242 sec
      iterations=100000... time=0.369642 sec
      iterations=300000... time=1.10239 sec
      result: 0.272135 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*31^3 grid points, 2*476656 bytes):
      iterations=1... time=0.000170551 sec
      iterations=10... time=0.000787351 sec
      iterations=100... time=0.00791667 sec
      iterations=1000... time=0.0790886 sec
      iterations=10000... time=0.789955 sec
      iterations=20000... time=1.5902 sec
      result: 0.374682 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0013239 sec
      iterations=10... time=0.0125106 sec
      iterations=100... time=0.124718 sec
      iterations=900... time=1.13517 sec
      result: 1.86525 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Mar 24 21:46:00 UTC 2023
+ echo Done.
Done.
  Elapsed time: 54.5 s
