// Seed: 2564411529
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7 = id_6;
  assign id_4 = 1;
  assign id_4 = (id_7 ^ id_2);
endmodule
module module_1 #(
    parameter id_2  = 32'd6,
    parameter id_28 = 32'd40,
    parameter id_32 = 32'd4,
    parameter id_36 = 32'd18,
    parameter id_55 = 32'd28,
    parameter id_60 = 32'd88,
    parameter id_8  = 32'd69
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8[id_55 :-1],
    id_9[1'b0 : id_28],
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    _id_28,
    id_29,
    id_30,
    id_31,
    _id_32,
    id_33,
    id_34,
    id_35,
    _id_36,
    id_37,
    id_38[1 :-1],
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46[-1'b0 : id_36],
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    _id_55[-1 : 1],
    id_56,
    id_57,
    id_58,
    id_59,
    _id_60,
    id_61,
    id_62[-1 : 1],
    id_63,
    id_64,
    id_65,
    id_66,
    id_67
);
  inout wire id_67;
  inout wire id_66;
  input wire id_65;
  inout wire id_64;
  output wire id_63;
  output logic [7:0] id_62;
  inout wire id_61;
  input wire _id_60;
  input wire id_59;
  output wire id_58;
  output wire id_57;
  output wire id_56;
  output logic [7:0] _id_55;
  output wire id_54;
  input wire id_53;
  input wire id_52;
  output wire id_51;
  output wire id_50;
  output wire id_49;
  output wire id_48;
  inout wire id_47;
  input logic [7:0] id_46;
  output wire id_45;
  input wire id_44;
  inout wire id_43;
  input wire id_42;
  input wire id_41;
  input wire id_40;
  inout wire id_39;
  inout logic [7:0] id_38;
  module_0 modCall_1 (
      id_44,
      id_22,
      id_63,
      id_49,
      id_59,
      id_47
  );
  inout wire id_37;
  inout wire _id_36;
  inout wire id_35;
  inout wire id_34;
  output wire id_33;
  input wire _id_32;
  inout wire id_31;
  output wire id_30;
  input wire id_29;
  input wire _id_28;
  input wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout logic [7:0] id_9;
  inout logic [7:0] _id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  input wire id_1;
  logic id_68;
  ;
  assign id_49 = id_10;
  wire id_69;
  wire id_70;
  wire [id_8 : id_32  .  id_2  &&  -1] id_71[~  id_60 : -1];
endmodule
