

================================================================
== Vivado HLS Report for 'mlp'
================================================================
* Date:           Sun Oct 27 17:46:14 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       medium_throughput
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.374|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  2864|  2867|  1275|  1275| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+------+------+------+------+---------------------------------------------+
        |                           |                        |   Latency   |   Interval  |                   Pipeline                  |
        |          Instance         |         Module         |  min |  max |  min |  max |                     Type                    |
        +---------------------------+------------------------+------+------+------+------+---------------------------------------------+
        |mvprod_layer_1_U0          |mvprod_layer_1          |  1429|  1430|  1275|  1275| loop rewind(delay=0 initiation interval(s)) |
        |mvprod_layer_2_U0          |mvprod_layer_2          |   263|   264|   260|   260| loop rewind(delay=0 initiation interval(s)) |
        |add_bias_pre_L1_U0         |add_bias_pre_L1         |   811|   812|   800|   800| loop rewind(delay=0 initiation interval(s)) |
        |sigmoid_activation_L_1_U0  |sigmoid_activation_L_1  |   201|   201|   201|   201|                     none                    |
        |sigmoid_activation_L_U0    |sigmoid_activation_L    |    81|    81|    81|    81|                     none                    |
        |classify_U0                |classify                |    22|    22|    22|    22|                     none                    |
        |add_bias_pre_L2_U0         |add_bias_pre_L2         |    51|    51|    51|    51|                     none                    |
        |Block_arrayctor_loop_U0    |Block_arrayctor_loop    |     0|     0|     0|     0|                     none                    |
        |p_src_mlp_cpp_lin_U0       |p_src_mlp_cpp_lin       |     0|     0|     0|     0|                     none                    |
        +---------------------------+------------------------+------+------+------+------+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      80|
|FIFO             |        0|      -|      10|      88|
|Instance         |        0|     12|   42529|   35528|
|Memory           |        0|      -|     468|     148|
|Multiplexer      |        -|      -|       -|     126|
|Register         |        -|      -|      17|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     12|   43024|   35970|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|      10|      17|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+-------+-------+
    |          Instance         |         Module         | BRAM_18K| DSP48E|   FF  |  LUT  |
    +---------------------------+------------------------+---------+-------+-------+-------+
    |Block_arrayctor_loop_U0    |Block_arrayctor_loop    |        0|      0|     34|     20|
    |add_bias_pre_L1_U0         |add_bias_pre_L1         |        0|      1|    869|    573|
    |add_bias_pre_L2_U0         |add_bias_pre_L2         |        0|      0|     14|     89|
    |classify_U0                |classify                |        0|      0|     63|    162|
    |mvprod_layer_1_U0          |mvprod_layer_1          |        0|      8|  39915|  31876|
    |mvprod_layer_2_U0          |mvprod_layer_2          |        0|      1|   1319|   2240|
    |p_src_mlp_cpp_lin_U0       |p_src_mlp_cpp_lin       |        0|      0|     34|     20|
    |sigmoid_activation_L_U0    |sigmoid_activation_L    |        0|      1|    141|    273|
    |sigmoid_activation_L_1_U0  |sigmoid_activation_L_1  |        0|      1|    140|    275|
    +---------------------------+------------------------+---------+-------+-------+-------+
    |Total                      |                        |        0|     12|  42529|  35528|
    +---------------------------+------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+---------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |        Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------+---------+----+----+------+-----+------+-------------+
    |L1_no_activ_V_U    |mlp_L1_no_activ_V    |        0|  36|   8|    25|   18|     2|          900|
    |L1_activ_V_U       |mlp_L1_no_activ_V    |        0|  36|   8|    25|   18|     2|          900|
    |L2_bias_added_V_U  |mlp_L2_bias_added_V  |        0|  36|   8|    26|   18|     2|          936|
    |L2_out_V_U         |mlp_L2_out_V         |        0|  36|   3|    10|   18|     2|          360|
    |L2_out_activ_V_U   |mlp_L2_out_V         |        0|  36|   3|    10|   18|     2|          360|
    |bias_added_0_V_U   |mlp_bias_added_0_V   |        0|  36|  15|    51|   18|     2|         1836|
    |bias_added_1_V_U   |mlp_bias_added_0_V   |        0|  36|  15|    51|   18|     2|         1836|
    |bias_added_2_V_U   |mlp_bias_added_0_V   |        0|  36|  15|    51|   18|     2|         1836|
    |bias_added_3_V_U   |mlp_bias_added_0_V   |        0|  36|  15|    51|   18|     2|         1836|
    |bias_added_4_V_U   |mlp_bias_added_0_V   |        0|  36|  15|    51|   18|     2|         1836|
    |bias_added_5_V_U   |mlp_bias_added_0_V   |        0|  36|  15|    51|   18|     2|         1836|
    |bias_added_6_V_U   |mlp_bias_added_0_V   |        0|  36|  15|    51|   18|     2|         1836|
    |bias_added_7_V_U   |mlp_bias_added_7_V   |        0|  36|  13|    44|   18|     2|         1584|
    +-------------------+---------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                     |        0| 468| 148|   497|  234|    26|        17892|
    +-------------------+---------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |digit_U                 |        0|  5|  44|     2|   32|       64|
    |digit_load_loc_chann_U  |        0|  5|  44|     2|   32|       64|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0| 10|  88|     4|   64|      128|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |add_bias_pre_L1_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |mvprod_layer_1_U0_ap_ready_count      |     +    |      0|  0|  10|           2|           1|
    |mvprod_layer_2_U0_ap_ready_count      |     +    |      0|  0|  10|           2|           1|
    |add_bias_pre_L1_U0_ap_continue        |    and   |      0|  0|   2|           1|           1|
    |add_bias_pre_L1_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_bias_added_0_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_bias_added_1_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_bias_added_2_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_bias_added_3_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_bias_added_4_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_bias_added_5_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_bias_added_6_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_bias_added_7_V        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                               |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                         |    and   |      0|  0|   2|           1|           1|
    |mvprod_layer_1_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |mvprod_layer_2_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_add_bias_pre_L1_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_bias_added_0_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_bias_added_1_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_bias_added_2_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_bias_added_3_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_bias_added_4_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_bias_added_5_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_bias_added_6_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_bias_added_7_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_mvprod_layer_1_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_mvprod_layer_2_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0|  80|          31|          28|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |add_bias_pre_L1_U0_ap_ready_count         |   9|          2|    2|          4|
    |ap_sync_reg_add_bias_pre_L1_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bias_added_0_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bias_added_1_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bias_added_2_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bias_added_3_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bias_added_4_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bias_added_5_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bias_added_6_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bias_added_7_V  |   9|          2|    1|          2|
    |ap_sync_reg_mvprod_layer_1_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_mvprod_layer_2_U0_ap_ready    |   9|          2|    1|          2|
    |mvprod_layer_1_U0_ap_ready_count          |   9|          2|    2|          4|
    |mvprod_layer_2_U0_ap_ready_count          |   9|          2|    2|          4|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 126|         28|   17|         34|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |add_bias_pre_L1_U0_ap_ready_count         |  2|   0|    2|          0|
    |ap_sync_reg_add_bias_pre_L1_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bias_added_0_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bias_added_1_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bias_added_2_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bias_added_3_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bias_added_4_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bias_added_5_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bias_added_6_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bias_added_7_V  |  1|   0|    1|          0|
    |ap_sync_reg_mvprod_layer_1_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_mvprod_layer_2_U0_ap_ready    |  1|   0|    1|          0|
    |mvprod_layer_1_U0_ap_ready_count          |  2|   0|    2|          0|
    |mvprod_layer_2_U0_ap_ready_count          |  2|   0|    2|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     | 17|   0|   17|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |       mlp      | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |       mlp      | return value |
|ap_return                | out |   32| ap_ctrl_hs |       mlp      | return value |
|ap_done                  | out |    1| ap_ctrl_hs |       mlp      | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |       mlp      | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |       mlp      | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |       mlp      | return value |
|weights_L1_0_V_address0  | out |   11|  ap_memory | weights_L1_0_V |     array    |
|weights_L1_0_V_ce0       | out |    1|  ap_memory | weights_L1_0_V |     array    |
|weights_L1_0_V_d0        | out |   18|  ap_memory | weights_L1_0_V |     array    |
|weights_L1_0_V_q0        |  in |   18|  ap_memory | weights_L1_0_V |     array    |
|weights_L1_0_V_we0       | out |    1|  ap_memory | weights_L1_0_V |     array    |
|weights_L1_0_V_address1  | out |   11|  ap_memory | weights_L1_0_V |     array    |
|weights_L1_0_V_ce1       | out |    1|  ap_memory | weights_L1_0_V |     array    |
|weights_L1_0_V_d1        | out |   18|  ap_memory | weights_L1_0_V |     array    |
|weights_L1_0_V_q1        |  in |   18|  ap_memory | weights_L1_0_V |     array    |
|weights_L1_0_V_we1       | out |    1|  ap_memory | weights_L1_0_V |     array    |
|weights_L1_1_V_address0  | out |   11|  ap_memory | weights_L1_1_V |     array    |
|weights_L1_1_V_ce0       | out |    1|  ap_memory | weights_L1_1_V |     array    |
|weights_L1_1_V_d0        | out |   18|  ap_memory | weights_L1_1_V |     array    |
|weights_L1_1_V_q0        |  in |   18|  ap_memory | weights_L1_1_V |     array    |
|weights_L1_1_V_we0       | out |    1|  ap_memory | weights_L1_1_V |     array    |
|weights_L1_1_V_address1  | out |   11|  ap_memory | weights_L1_1_V |     array    |
|weights_L1_1_V_ce1       | out |    1|  ap_memory | weights_L1_1_V |     array    |
|weights_L1_1_V_d1        | out |   18|  ap_memory | weights_L1_1_V |     array    |
|weights_L1_1_V_q1        |  in |   18|  ap_memory | weights_L1_1_V |     array    |
|weights_L1_1_V_we1       | out |    1|  ap_memory | weights_L1_1_V |     array    |
|weights_L1_2_V_address0  | out |   11|  ap_memory | weights_L1_2_V |     array    |
|weights_L1_2_V_ce0       | out |    1|  ap_memory | weights_L1_2_V |     array    |
|weights_L1_2_V_d0        | out |   18|  ap_memory | weights_L1_2_V |     array    |
|weights_L1_2_V_q0        |  in |   18|  ap_memory | weights_L1_2_V |     array    |
|weights_L1_2_V_we0       | out |    1|  ap_memory | weights_L1_2_V |     array    |
|weights_L1_2_V_address1  | out |   11|  ap_memory | weights_L1_2_V |     array    |
|weights_L1_2_V_ce1       | out |    1|  ap_memory | weights_L1_2_V |     array    |
|weights_L1_2_V_d1        | out |   18|  ap_memory | weights_L1_2_V |     array    |
|weights_L1_2_V_q1        |  in |   18|  ap_memory | weights_L1_2_V |     array    |
|weights_L1_2_V_we1       | out |    1|  ap_memory | weights_L1_2_V |     array    |
|weights_L1_3_V_address0  | out |   11|  ap_memory | weights_L1_3_V |     array    |
|weights_L1_3_V_ce0       | out |    1|  ap_memory | weights_L1_3_V |     array    |
|weights_L1_3_V_d0        | out |   18|  ap_memory | weights_L1_3_V |     array    |
|weights_L1_3_V_q0        |  in |   18|  ap_memory | weights_L1_3_V |     array    |
|weights_L1_3_V_we0       | out |    1|  ap_memory | weights_L1_3_V |     array    |
|weights_L1_3_V_address1  | out |   11|  ap_memory | weights_L1_3_V |     array    |
|weights_L1_3_V_ce1       | out |    1|  ap_memory | weights_L1_3_V |     array    |
|weights_L1_3_V_d1        | out |   18|  ap_memory | weights_L1_3_V |     array    |
|weights_L1_3_V_q1        |  in |   18|  ap_memory | weights_L1_3_V |     array    |
|weights_L1_3_V_we1       | out |    1|  ap_memory | weights_L1_3_V |     array    |
|weights_L1_4_V_address0  | out |   11|  ap_memory | weights_L1_4_V |     array    |
|weights_L1_4_V_ce0       | out |    1|  ap_memory | weights_L1_4_V |     array    |
|weights_L1_4_V_d0        | out |   18|  ap_memory | weights_L1_4_V |     array    |
|weights_L1_4_V_q0        |  in |   18|  ap_memory | weights_L1_4_V |     array    |
|weights_L1_4_V_we0       | out |    1|  ap_memory | weights_L1_4_V |     array    |
|weights_L1_4_V_address1  | out |   11|  ap_memory | weights_L1_4_V |     array    |
|weights_L1_4_V_ce1       | out |    1|  ap_memory | weights_L1_4_V |     array    |
|weights_L1_4_V_d1        | out |   18|  ap_memory | weights_L1_4_V |     array    |
|weights_L1_4_V_q1        |  in |   18|  ap_memory | weights_L1_4_V |     array    |
|weights_L1_4_V_we1       | out |    1|  ap_memory | weights_L1_4_V |     array    |
|weights_L1_5_V_address0  | out |   11|  ap_memory | weights_L1_5_V |     array    |
|weights_L1_5_V_ce0       | out |    1|  ap_memory | weights_L1_5_V |     array    |
|weights_L1_5_V_d0        | out |   18|  ap_memory | weights_L1_5_V |     array    |
|weights_L1_5_V_q0        |  in |   18|  ap_memory | weights_L1_5_V |     array    |
|weights_L1_5_V_we0       | out |    1|  ap_memory | weights_L1_5_V |     array    |
|weights_L1_5_V_address1  | out |   11|  ap_memory | weights_L1_5_V |     array    |
|weights_L1_5_V_ce1       | out |    1|  ap_memory | weights_L1_5_V |     array    |
|weights_L1_5_V_d1        | out |   18|  ap_memory | weights_L1_5_V |     array    |
|weights_L1_5_V_q1        |  in |   18|  ap_memory | weights_L1_5_V |     array    |
|weights_L1_5_V_we1       | out |    1|  ap_memory | weights_L1_5_V |     array    |
|weights_L1_6_V_address0  | out |   11|  ap_memory | weights_L1_6_V |     array    |
|weights_L1_6_V_ce0       | out |    1|  ap_memory | weights_L1_6_V |     array    |
|weights_L1_6_V_d0        | out |   18|  ap_memory | weights_L1_6_V |     array    |
|weights_L1_6_V_q0        |  in |   18|  ap_memory | weights_L1_6_V |     array    |
|weights_L1_6_V_we0       | out |    1|  ap_memory | weights_L1_6_V |     array    |
|weights_L1_6_V_address1  | out |   11|  ap_memory | weights_L1_6_V |     array    |
|weights_L1_6_V_ce1       | out |    1|  ap_memory | weights_L1_6_V |     array    |
|weights_L1_6_V_d1        | out |   18|  ap_memory | weights_L1_6_V |     array    |
|weights_L1_6_V_q1        |  in |   18|  ap_memory | weights_L1_6_V |     array    |
|weights_L1_6_V_we1       | out |    1|  ap_memory | weights_L1_6_V |     array    |
|weights_L1_7_V_address0  | out |   11|  ap_memory | weights_L1_7_V |     array    |
|weights_L1_7_V_ce0       | out |    1|  ap_memory | weights_L1_7_V |     array    |
|weights_L1_7_V_d0        | out |   18|  ap_memory | weights_L1_7_V |     array    |
|weights_L1_7_V_q0        |  in |   18|  ap_memory | weights_L1_7_V |     array    |
|weights_L1_7_V_we0       | out |    1|  ap_memory | weights_L1_7_V |     array    |
|weights_L1_7_V_address1  | out |   11|  ap_memory | weights_L1_7_V |     array    |
|weights_L1_7_V_ce1       | out |    1|  ap_memory | weights_L1_7_V |     array    |
|weights_L1_7_V_d1        | out |   18|  ap_memory | weights_L1_7_V |     array    |
|weights_L1_7_V_q1        |  in |   18|  ap_memory | weights_L1_7_V |     array    |
|weights_L1_7_V_we1       | out |    1|  ap_memory | weights_L1_7_V |     array    |
|weights_L2_V_address0    | out |    9|  ap_memory |  weights_L2_V  |     array    |
|weights_L2_V_ce0         | out |    1|  ap_memory |  weights_L2_V  |     array    |
|weights_L2_V_d0          | out |   18|  ap_memory |  weights_L2_V  |     array    |
|weights_L2_V_q0          |  in |   18|  ap_memory |  weights_L2_V  |     array    |
|weights_L2_V_we0         | out |    1|  ap_memory |  weights_L2_V  |     array    |
|weights_L2_V_address1    | out |    9|  ap_memory |  weights_L2_V  |     array    |
|weights_L2_V_ce1         | out |    1|  ap_memory |  weights_L2_V  |     array    |
|weights_L2_V_d1          | out |   18|  ap_memory |  weights_L2_V  |     array    |
|weights_L2_V_q1          |  in |   18|  ap_memory |  weights_L2_V  |     array    |
|weights_L2_V_we1         | out |    1|  ap_memory |  weights_L2_V  |     array    |
|input_0_V_address0       | out |    6|  ap_memory |    input_0_V   |     array    |
|input_0_V_ce0            | out |    1|  ap_memory |    input_0_V   |     array    |
|input_0_V_d0             | out |   18|  ap_memory |    input_0_V   |     array    |
|input_0_V_q0             |  in |   18|  ap_memory |    input_0_V   |     array    |
|input_0_V_we0            | out |    1|  ap_memory |    input_0_V   |     array    |
|input_0_V_address1       | out |    6|  ap_memory |    input_0_V   |     array    |
|input_0_V_ce1            | out |    1|  ap_memory |    input_0_V   |     array    |
|input_0_V_d1             | out |   18|  ap_memory |    input_0_V   |     array    |
|input_0_V_q1             |  in |   18|  ap_memory |    input_0_V   |     array    |
|input_0_V_we1            | out |    1|  ap_memory |    input_0_V   |     array    |
|input_1_V_address0       | out |    6|  ap_memory |    input_1_V   |     array    |
|input_1_V_ce0            | out |    1|  ap_memory |    input_1_V   |     array    |
|input_1_V_d0             | out |   18|  ap_memory |    input_1_V   |     array    |
|input_1_V_q0             |  in |   18|  ap_memory |    input_1_V   |     array    |
|input_1_V_we0            | out |    1|  ap_memory |    input_1_V   |     array    |
|input_1_V_address1       | out |    6|  ap_memory |    input_1_V   |     array    |
|input_1_V_ce1            | out |    1|  ap_memory |    input_1_V   |     array    |
|input_1_V_d1             | out |   18|  ap_memory |    input_1_V   |     array    |
|input_1_V_q1             |  in |   18|  ap_memory |    input_1_V   |     array    |
|input_1_V_we1            | out |    1|  ap_memory |    input_1_V   |     array    |
|input_2_V_address0       | out |    6|  ap_memory |    input_2_V   |     array    |
|input_2_V_ce0            | out |    1|  ap_memory |    input_2_V   |     array    |
|input_2_V_d0             | out |   18|  ap_memory |    input_2_V   |     array    |
|input_2_V_q0             |  in |   18|  ap_memory |    input_2_V   |     array    |
|input_2_V_we0            | out |    1|  ap_memory |    input_2_V   |     array    |
|input_2_V_address1       | out |    6|  ap_memory |    input_2_V   |     array    |
|input_2_V_ce1            | out |    1|  ap_memory |    input_2_V   |     array    |
|input_2_V_d1             | out |   18|  ap_memory |    input_2_V   |     array    |
|input_2_V_q1             |  in |   18|  ap_memory |    input_2_V   |     array    |
|input_2_V_we1            | out |    1|  ap_memory |    input_2_V   |     array    |
|input_3_V_address0       | out |    6|  ap_memory |    input_3_V   |     array    |
|input_3_V_ce0            | out |    1|  ap_memory |    input_3_V   |     array    |
|input_3_V_d0             | out |   18|  ap_memory |    input_3_V   |     array    |
|input_3_V_q0             |  in |   18|  ap_memory |    input_3_V   |     array    |
|input_3_V_we0            | out |    1|  ap_memory |    input_3_V   |     array    |
|input_3_V_address1       | out |    6|  ap_memory |    input_3_V   |     array    |
|input_3_V_ce1            | out |    1|  ap_memory |    input_3_V   |     array    |
|input_3_V_d1             | out |   18|  ap_memory |    input_3_V   |     array    |
|input_3_V_q1             |  in |   18|  ap_memory |    input_3_V   |     array    |
|input_3_V_we1            | out |    1|  ap_memory |    input_3_V   |     array    |
|input_4_V_address0       | out |    6|  ap_memory |    input_4_V   |     array    |
|input_4_V_ce0            | out |    1|  ap_memory |    input_4_V   |     array    |
|input_4_V_d0             | out |   18|  ap_memory |    input_4_V   |     array    |
|input_4_V_q0             |  in |   18|  ap_memory |    input_4_V   |     array    |
|input_4_V_we0            | out |    1|  ap_memory |    input_4_V   |     array    |
|input_4_V_address1       | out |    6|  ap_memory |    input_4_V   |     array    |
|input_4_V_ce1            | out |    1|  ap_memory |    input_4_V   |     array    |
|input_4_V_d1             | out |   18|  ap_memory |    input_4_V   |     array    |
|input_4_V_q1             |  in |   18|  ap_memory |    input_4_V   |     array    |
|input_4_V_we1            | out |    1|  ap_memory |    input_4_V   |     array    |
|input_5_V_address0       | out |    6|  ap_memory |    input_5_V   |     array    |
|input_5_V_ce0            | out |    1|  ap_memory |    input_5_V   |     array    |
|input_5_V_d0             | out |   18|  ap_memory |    input_5_V   |     array    |
|input_5_V_q0             |  in |   18|  ap_memory |    input_5_V   |     array    |
|input_5_V_we0            | out |    1|  ap_memory |    input_5_V   |     array    |
|input_5_V_address1       | out |    6|  ap_memory |    input_5_V   |     array    |
|input_5_V_ce1            | out |    1|  ap_memory |    input_5_V   |     array    |
|input_5_V_d1             | out |   18|  ap_memory |    input_5_V   |     array    |
|input_5_V_q1             |  in |   18|  ap_memory |    input_5_V   |     array    |
|input_5_V_we1            | out |    1|  ap_memory |    input_5_V   |     array    |
|input_6_V_address0       | out |    6|  ap_memory |    input_6_V   |     array    |
|input_6_V_ce0            | out |    1|  ap_memory |    input_6_V   |     array    |
|input_6_V_d0             | out |   18|  ap_memory |    input_6_V   |     array    |
|input_6_V_q0             |  in |   18|  ap_memory |    input_6_V   |     array    |
|input_6_V_we0            | out |    1|  ap_memory |    input_6_V   |     array    |
|input_6_V_address1       | out |    6|  ap_memory |    input_6_V   |     array    |
|input_6_V_ce1            | out |    1|  ap_memory |    input_6_V   |     array    |
|input_6_V_d1             | out |   18|  ap_memory |    input_6_V   |     array    |
|input_6_V_q1             |  in |   18|  ap_memory |    input_6_V   |     array    |
|input_6_V_we1            | out |    1|  ap_memory |    input_6_V   |     array    |
|input_7_V_address0       | out |    6|  ap_memory |    input_7_V   |     array    |
|input_7_V_ce0            | out |    1|  ap_memory |    input_7_V   |     array    |
|input_7_V_d0             | out |   18|  ap_memory |    input_7_V   |     array    |
|input_7_V_q0             |  in |   18|  ap_memory |    input_7_V   |     array    |
|input_7_V_we0            | out |    1|  ap_memory |    input_7_V   |     array    |
|input_7_V_address1       | out |    6|  ap_memory |    input_7_V   |     array    |
|input_7_V_ce1            | out |    1|  ap_memory |    input_7_V   |     array    |
|input_7_V_d1             | out |   18|  ap_memory |    input_7_V   |     array    |
|input_7_V_q1             |  in |   18|  ap_memory |    input_7_V   |     array    |
|input_7_V_we1            | out |    1|  ap_memory |    input_7_V   |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

