

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Mon Apr 12 20:52:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.272 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   26|   26|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_4" [dfg_199.c:16]   --->   Operation 27 'read' 'p_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [20/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 28 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 29 [19/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 29 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 30 [18/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 30 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 31 [17/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 31 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 32 [16/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 32 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 33 [15/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 33 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 34 [14/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 34 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 35 [13/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 35 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.64>
ST_9 : Operation 36 [12/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 36 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.64>
ST_10 : Operation 37 [11/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 37 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 38 [10/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 38 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.64>
ST_12 : Operation 39 [9/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 39 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 40 [8/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 40 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.64>
ST_14 : Operation 41 [7/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 41 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.64>
ST_15 : Operation 42 [6/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 42 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 43 [5/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 43 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.64>
ST_17 : Operation 44 [4/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 44 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.64>
ST_18 : Operation 45 [3/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 45 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.64>
ST_19 : Operation 46 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i8 %p, i64 0, i64 8" [dfg_199.c:16]   --->   Operation 46 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 47 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr i8 %p, i64 0, i64 6" [dfg_199.c:16]   --->   Operation 47 'getelementptr' 'p_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 48 [2/2] (2.32ns)   --->   "%p_load = load i4 %p_addr" [dfg_199.c:16]   --->   Operation 48 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_19 : Operation 49 [2/2] (2.32ns)   --->   "%p_load_1 = load i4 %p_addr_1" [dfg_199.c:16]   --->   Operation 49 'load' 'p_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_19 : Operation 50 [2/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 50 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.59>
ST_20 : Operation 51 [1/2] (2.32ns)   --->   "%p_load = load i4 %p_addr" [dfg_199.c:16]   --->   Operation 51 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_20 : Operation 52 [1/2] (2.32ns)   --->   "%p_load_1 = load i4 %p_addr_1" [dfg_199.c:16]   --->   Operation 52 'load' 'p_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_20 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%xor_ln16 = xor i8 %p_load_1, i8 %p_load" [dfg_199.c:16]   --->   Operation 53 'xor' 'xor_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%xor_ln16_1 = xor i8 %xor_ln16, i8 114" [dfg_199.c:16]   --->   Operation 54 'xor' 'xor_ln16_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%sext_ln17 = sext i8 %xor_ln16_1" [dfg_199.c:17]   --->   Operation 55 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 56 [1/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 56 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%trunc_ln16 = trunc i14 %urem_ln17" [dfg_199.c:16]   --->   Operation 57 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%zext_ln16 = zext i14 %trunc_ln16" [dfg_199.c:16]   --->   Operation 58 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%xor_ln16_2 = xor i15 %zext_ln16, i15 32767" [dfg_199.c:16]   --->   Operation 59 'xor' 'xor_ln16_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%sext_ln16 = sext i15 %xor_ln16_2" [dfg_199.c:16]   --->   Operation 60 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 61 [1/1] (1.94ns) (out node of the LUT)   --->   "%sub_ln16 = sub i16 %sext_ln17, i16 %sext_ln16" [dfg_199.c:16]   --->   Operation 61 'sub' 'sub_ln16' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.27>
ST_21 : Operation 62 [1/1] (0.99ns)   --->   "%xor_ln17 = xor i16 %sub_ln16, i16 12750" [dfg_199.c:17]   --->   Operation 62 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i16 %xor_ln17" [dfg_199.c:16]   --->   Operation 63 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 64 [6/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 64 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.28>
ST_22 : Operation 65 [5/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 65 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.28>
ST_23 : Operation 66 [4/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 66 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.28>
ST_24 : Operation 67 [3/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 67 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.28>
ST_25 : Operation 68 [2/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 68 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.28>
ST_26 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 70 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 70 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_4"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 75 [1/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 75 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i64 %result" [dfg_199.c:18]   --->   Operation 76 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_4_read          (read         ) [ 001111111111111111111000000]
p_addr            (getelementptr) [ 000000000000000000001000000]
p_addr_1          (getelementptr) [ 000000000000000000001000000]
p_load            (load         ) [ 000000000000000000000000000]
p_load_1          (load         ) [ 000000000000000000000000000]
xor_ln16          (xor          ) [ 000000000000000000000000000]
xor_ln16_1        (xor          ) [ 000000000000000000000000000]
sext_ln17         (sext         ) [ 000000000000000000000000000]
urem_ln17         (urem         ) [ 000000000000000000000000000]
trunc_ln16        (trunc        ) [ 000000000000000000000000000]
zext_ln16         (zext         ) [ 000000000000000000000000000]
xor_ln16_2        (xor          ) [ 000000000000000000000000000]
sext_ln16         (sext         ) [ 000000000000000000000000000]
sub_ln16          (sub          ) [ 000000000000000000000100000]
xor_ln17          (xor          ) [ 000000000000000000000000000]
sext_ln16_1       (sext         ) [ 000000000000000000000011111]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000]
result            (sitodp       ) [ 000000000000000000000000000]
ret_ln18          (ret          ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="p_4_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_4_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/19 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_addr_1_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_1/19 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="0"/>
<pin id="67" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="68" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="69" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
<pin id="70" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/19 p_load_1/19 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="result/21 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="15" slack="0"/>
<pin id="79" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln17/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="xor_ln16_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/20 "/>
</bind>
</comp>

<comp id="88" class="1004" name="xor_ln16_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16_1/20 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln17_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/20 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln16_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="14" slack="0"/>
<pin id="100" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/20 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln16_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="14" slack="0"/>
<pin id="104" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/20 "/>
</bind>
</comp>

<comp id="106" class="1004" name="xor_ln16_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16_2/20 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sext_ln16_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="15" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/20 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sub_ln16_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="15" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/20 "/>
</bind>
</comp>

<comp id="122" class="1004" name="xor_ln17_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="1"/>
<pin id="124" dir="0" index="1" bw="15" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/21 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sext_ln16_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_1/21 "/>
</bind>
</comp>

<comp id="132" class="1005" name="p_4_read_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="1"/>
<pin id="134" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_4_read "/>
</bind>
</comp>

<comp id="137" class="1005" name="p_addr_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="142" class="1005" name="p_addr_1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_1 "/>
</bind>
</comp>

<comp id="147" class="1005" name="sub_ln16_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="1"/>
<pin id="149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16 "/>
</bind>
</comp>

<comp id="152" class="1005" name="sext_ln16_1_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="71"><net_src comp="46" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="72"><net_src comp="54" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="80"><net_src comp="40" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="62" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="62" pin="7"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="76" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="94" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="112" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="122" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="135"><net_src comp="40" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="140"><net_src comp="46" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="145"><net_src comp="54" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="150"><net_src comp="116" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="155"><net_src comp="127" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {19 20 }
	Port: fn1 : p_4 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		p_load : 1
		p_load_1 : 1
	State 20
		xor_ln16 : 1
		xor_ln16_1 : 1
		sext_ln17 : 1
		trunc_ln16 : 1
		zext_ln16 : 2
		xor_ln16_2 : 3
		sext_ln16 : 3
		sub_ln16 : 4
	State 21
		result : 1
	State 22
	State 23
	State 24
	State 25
	State 26
		ret_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   urem   |      grp_fu_76      |   202   |   123   |
|----------|---------------------|---------|---------|
|          |    xor_ln16_fu_82   |    0    |    8    |
|    xor   |   xor_ln16_1_fu_88  |    0    |    8    |
|          |  xor_ln16_2_fu_106  |    0    |    14   |
|          |   xor_ln17_fu_122   |    0    |    16   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln16_fu_116   |    0    |    20   |
|----------|---------------------|---------|---------|
|   read   | p_4_read_read_fu_40 |    0    |    0    |
|----------|---------------------|---------|---------|
|  sitodp  |      grp_fu_73      |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   sext_ln17_fu_94   |    0    |    0    |
|   sext   |   sext_ln16_fu_112  |    0    |    0    |
|          |  sext_ln16_1_fu_127 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |   trunc_ln16_fu_98  |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln16_fu_102  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |   202   |   189   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  p_4_read_reg_132 |   16   |
|  p_addr_1_reg_142 |    4   |
|   p_addr_reg_137  |    4   |
|sext_ln16_1_reg_152|   32   |
|  sub_ln16_reg_147 |   16   |
+-------------------+--------+
|       Total       |   72   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_62 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_73    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_76    |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   72   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   202  |   189  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   274  |   225  |
+-----------+--------+--------+--------+
