s1(05Jun2020:11:35:15):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s2(05Jun2020:11:35:16):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" 
s3(05Jun2020:11:35:17):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/student/s1260054/CadenceComparch2020/Ex05_run1/.simTmpNCCmd " +mpssession+virtuoso11940 +mpshost+cadsv192 
s4(05Jun2020:11:43:30):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s5(05Jun2020:11:43:31):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" 
s6(05Jun2020:11:43:31):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/student/s1260054/CadenceComparch2020/Ex05_run1/.simTmpNCCmd " +mpssession+virtuoso11940 +mpshost+cadsv192 
s7(05Jun2020:12:51:24):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s8(05Jun2020:12:51:25):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" 
s9(05Jun2020:12:51:27):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/student/s1260054/CadenceComparch2020/Ex05_run1/.simTmpNCCmd " +mpssession+virtuoso25893 +mpshost+cadsv192 
s10(08Jun2020:21:20:24):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s11(08Jun2020:21:20:25):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" 
s12(08Jun2020:21:20:26):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/student/s1260054/CadenceComparch2020/Ex05_run1/.simTmpNCCmd " +mpssession+virtuoso3209 +mpshost+cadsv192 
s13(08Jun2020:22:39:12):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s14(08Jun2020:22:39:13):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" 
s15(08Jun2020:22:39:15):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/student/s1260054/CadenceComparch2020/Ex05_run1/.simTmpNCCmd " +mpssession+virtuoso18036 +mpshost+cadsv192 
s16(08Jun2020:22:43:05):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s17(08Jun2020:22:46:38):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s18(08Jun2020:22:53:14):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s19(08Jun2020:23:32:34):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s20(08Jun2020:23:32:35):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" 
s21(08Jun2020:23:32:37):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/student/s1260054/CadenceComparch2020/Ex05_run1/.simTmpNCCmd " +mpssession+virtuoso24831 +mpshost+cadsv192 
s22(08Jun2020:23:58:20):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s23(08Jun2020:23:58:21):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" 
s24(08Jun2020:23:58:22):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/student/s1260054/CadenceComparch2020/Ex05_run1/.simTmpNCCmd " +mpssession+virtuoso24831 +mpshost+cadsv192 
s25(09Jun2020:00:20:50):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s26(09Jun2020:00:20:51):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" 
s27(09Jun2020:00:20:53):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/student/s1260054/CadenceComparch2020/Ex05_run1/.simTmpNCCmd " +mpssession+virtuoso24831 +mpshost+cadsv192 
s28(09Jun2020:00:37:13):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s29(09Jun2020:00:37:14):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" 
s30(09Jun2020:00:37:15):  xmxlmode +delay_mode_path +typdelays -y /home/course/logictut/lib/xc4000/verilog +libext+.v -l simout.tmp /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template -f /home/student/s1260054/CadenceComparch2020/Ex05_run1/verilog.inpfiles +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/student/s1260054/CadenceComparch2020/Ex05_run1/.simTmpNCCmd " +mpssession+virtuoso24831 +mpshost+cadsv192 
