// Seed: 1717100725
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd81,
    parameter id_7 = 32'd14
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  input wire _id_3;
  output wire id_2;
  output tri0 id_1;
  parameter [id_3 : id_3] id_5 = 1;
  parameter id_6 = (-1 ? id_5 : -1'd0 - -1);
  parameter id_7 = id_6 + 1;
  assign id_1 = 1'b0 ? !id_6 !=? id_3 : -1;
  logic id_8[1 'b0 <<  (  id_7  ==  1  ) : -1] = 1;
  not primCall (id_1, id_9);
  wire id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_1,
      id_6
  );
endmodule
