# system info REVERB32k on 2023.04.13.14:26:35
system_info:
name,value
DEVICE,10M50DAF484C7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1681409297
#
#
# Files generated for REVERB32k on 2023.04.13.14:26:35
files:
filepath,kind,attributes,module,is_top
simulation/REVERB32k.vhd,VHDL,,REVERB32k,true
simulation/submodules/dspba_library_package.vhd,VHDL,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/dspba_library.vhd,VHDL,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_math_pkg_hpfir.vhd,VHDL,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd,VHDL,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd,VHDL,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd,VHDL,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd,VHDL,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_roundsat_hpfir.vhd,VHDL,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm100_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm101_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm102_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm103_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm104_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm105_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm106_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm107_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm108_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm109_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm110_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm111_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm112_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm113_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm114_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm115_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm116_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm117_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm118_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm119_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm120_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm121_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm122_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm123_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm124_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm125_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm126_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm127_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm128_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm129_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm130_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm131_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm132_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm134_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm16_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm17_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm18_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm19_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm20_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm21_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm22_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm23_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm24_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm25_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm26_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm27_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm28_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm29_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm30_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm31_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm32_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm33_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm34_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm35_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm36_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm37_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm38_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm39_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm40_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm41_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm42_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm43_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm44_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm45_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm46_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm47_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm48_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm49_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm50_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm51_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm52_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm53_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm54_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm55_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm56_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm57_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm58_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm59_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm60_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm61_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm62_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm63_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm64_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm65_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm66_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm67_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm68_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm69_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm70_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm71_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm72_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm73_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm74_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm75_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm76_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm77_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm78_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm79_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm80_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm81_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm82_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm83_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm84_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm85_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm86_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm87_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm88_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm89_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm90_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm91_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm92_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm93_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm94_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm95_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm96_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm97_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm98_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm99_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core_u0_m0_wo0_wi0_r0_ra163_count1_lut_lutmem.hex,HEX,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_rtl_core.vhd,VHDL,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_ast.vhd,VHDL,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0.vhd,VHDL,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_nativelink.tcl,OTHER,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_msim.tcl,OTHER,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_tb.vhd,VHDL,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_mlab.m,OTHER,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_model.m,OTHER,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_coef_int.txt,OTHER,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_input.txt,OTHER,,REVERB32k_fir_compiler_ii_0,false
simulation/submodules/REVERB32k_fir_compiler_ii_0_param.txt,OTHER,,REVERB32k_fir_compiler_ii_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
REVERB32k.fir_compiler_ii_0,REVERB32k_fir_compiler_ii_0
