Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39d40fe95abb4bc9a50cece18ddc0790 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_behav xil_defaultlib.reg_file -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port a0 does not match with type std_logic_vector of component port [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:46]
ERROR: [VRFC 10-619] entity port a1 does not match with type std_logic_vector of component port [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:47]
ERROR: [VRFC 10-619] entity port z does not match with type std_logic_vector of component port [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit reg_file in library work failed.
