// Seed: 1713696356
module module_0;
  wor   id_1;
  wire  id_2;
  logic id_3;
  assign id_1 = -1;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    output supply1 id_2
);
  assign id_2 = 1;
  logic id_4 = -1;
  module_0 modCall_1 ();
  assign id_4 = id_4;
  wire id_5;
  assign id_1 = $clog2(38);
  ;
  tri1 id_6 = 1;
  initial begin : LABEL_0
    id_1 <= 1;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_2 = id_3 !== id_3 ? id_3[1 : $realtime] : id_3;
  wire id_4;
endmodule
