// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "04/02/2019 21:53:39"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Memory (
	clk,
	address,
	in,
	wren,
	width,
	sign,
	out);
input 	clk;
input 	[9:0] address;
input 	[31:0] in;
input 	wren;
input 	[1:0] width;
input 	sign;
output 	[31:0] out;

// Design Ports Information
// address[8]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[16]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[17]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[18]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[19]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[20]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[21]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[22]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[23]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[24]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[25]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[26]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[27]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[28]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[29]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[30]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[31]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// width[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// width[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[0]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[8]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[16]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[24]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[9]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[17]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[25]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[10]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[18]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[26]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[11]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[3]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[19]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[27]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[12]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[20]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[28]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[13]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[5]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[21]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[29]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[6]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[14]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[22]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[30]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[15]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[23]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[31]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Processor_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \address[8]~input_o ;
wire \address[9]~input_o ;
wire \out[0]~output_o ;
wire \out[1]~output_o ;
wire \out[2]~output_o ;
wire \out[3]~output_o ;
wire \out[4]~output_o ;
wire \out[5]~output_o ;
wire \out[6]~output_o ;
wire \out[7]~output_o ;
wire \out[8]~output_o ;
wire \out[9]~output_o ;
wire \out[10]~output_o ;
wire \out[11]~output_o ;
wire \out[12]~output_o ;
wire \out[13]~output_o ;
wire \out[14]~output_o ;
wire \out[15]~output_o ;
wire \out[16]~output_o ;
wire \out[17]~output_o ;
wire \out[18]~output_o ;
wire \out[19]~output_o ;
wire \out[20]~output_o ;
wire \out[21]~output_o ;
wire \out[22]~output_o ;
wire \out[23]~output_o ;
wire \out[24]~output_o ;
wire \out[25]~output_o ;
wire \out[26]~output_o ;
wire \out[27]~output_o ;
wire \out[28]~output_o ;
wire \out[29]~output_o ;
wire \out[30]~output_o ;
wire \out[31]~output_o ;
wire \address[0]~input_o ;
wire \width[0]~input_o ;
wire \out~105_combout ;
wire \wren~input_o ;
wire \width[1]~input_o ;
wire \address[1]~input_o ;
wire \mem3wren~0_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \in[0]~input_o ;
wire \Add5~8_combout ;
wire \address[2]~input_o ;
wire \Add22~0_combout ;
wire \Add5~0_combout ;
wire \Add5~2_cout ;
wire \Add5~4_cout ;
wire \Add5~5_combout ;
wire \Add5~7_combout ;
wire \Add5~9_combout ;
wire \address[3]~input_o ;
wire \Add5~6 ;
wire \Add5~10_combout ;
wire \Add5~12_combout ;
wire \address[4]~input_o ;
wire \Add5~11 ;
wire \Add5~13_combout ;
wire \Add5~15_combout ;
wire \address[5]~input_o ;
wire \Add5~14 ;
wire \Add5~16_combout ;
wire \Add5~18_combout ;
wire \address[6]~input_o ;
wire \Add5~17 ;
wire \Add5~19_combout ;
wire \Add5~21_combout ;
wire \address[7]~input_o ;
wire \Add5~20 ;
wire \Add5~22_combout ;
wire \Add5~24_combout ;
wire \in[1]~input_o ;
wire \in[2]~input_o ;
wire \in[3]~input_o ;
wire \in[4]~input_o ;
wire \in[5]~input_o ;
wire \in[6]~input_o ;
wire \in[7]~input_o ;
wire \mem0wren~0_combout ;
wire \mem0wren~1_combout ;
wire \in[24]~input_o ;
wire \Add6~1_cout ;
wire \Add6~3_cout ;
wire \Add6~4_combout ;
wire \Add6~6_combout ;
wire \address0[4]~0_combout ;
wire \Add0~33_combout ;
wire \Add22~1 ;
wire \Add22~2_combout ;
wire \Add13~1_cout ;
wire \Add13~2_combout ;
wire \Add0~0_combout ;
wire \address0[0]~1_combout ;
wire \Add22~3 ;
wire \Add22~4_combout ;
wire \Add13~3 ;
wire \Add13~4_combout ;
wire \Add0~7_combout ;
wire \Add6~5 ;
wire \Add6~7_combout ;
wire \Add6~9_combout ;
wire \Add7~0_combout ;
wire \out~52_combout ;
wire \address0[1]~2_combout ;
wire \Add6~8 ;
wire \Add6~10_combout ;
wire \Add22~5 ;
wire \Add22~6_combout ;
wire \Add13~5 ;
wire \Add13~6_combout ;
wire \Add0~12_combout ;
wire \Add6~12_combout ;
wire \Add7~1_combout ;
wire \Add0~34_combout ;
wire \address0[2]~3_combout ;
wire \Add22~7 ;
wire \Add22~8_combout ;
wire \Add13~7 ;
wire \Add13~8_combout ;
wire \Add0~17_combout ;
wire \Add6~11 ;
wire \Add6~13_combout ;
wire \Add6~15_combout ;
wire \Add7~2_combout ;
wire \address0[3]~4_combout ;
wire \Equal0~0_combout ;
wire \Add6~14 ;
wire \Add6~16_combout ;
wire \Add7~3_combout ;
wire \Add22~9 ;
wire \Add22~10_combout ;
wire \Add13~9 ;
wire \Add13~10_combout ;
wire \Add0~22_combout ;
wire \Add7~4_combout ;
wire \address0[4]~5_combout ;
wire \Add6~17 ;
wire \Add6~18_combout ;
wire \Add22~11 ;
wire \Add22~12_combout ;
wire \Add13~11 ;
wire \Add13~12_combout ;
wire \address0[5]~8_combout ;
wire \address0[5]~9_combout ;
wire \address0[5]~6_combout ;
wire \address0[5]~7_combout ;
wire \address0[5]~10_combout ;
wire \Add0~27_combout ;
wire \address0[5]~11_combout ;
wire \in[25]~input_o ;
wire \in[26]~input_o ;
wire \in[27]~input_o ;
wire \in[28]~input_o ;
wire \in[29]~input_o ;
wire \in[30]~input_o ;
wire \in[31]~input_o ;
wire \out~0_combout ;
wire \out~1_combout ;
wire \mem1wren~0_combout ;
wire \in[16]~input_o ;
wire \address1[0]~0_combout ;
wire \Add0~1_combout ;
wire \Add0~3_cout ;
wire \Add0~4_combout ;
wire \Add0~6_combout ;
wire \Add0~8_combout ;
wire \Add0~5 ;
wire \Add0~9_combout ;
wire \Add0~11_combout ;
wire \Add0~13_combout ;
wire \Add0~10 ;
wire \Add0~14_combout ;
wire \Add0~16_combout ;
wire \Add0~18_combout ;
wire \Add0~15 ;
wire \Add0~19_combout ;
wire \Add0~21_combout ;
wire \Add0~23_combout ;
wire \Add0~20 ;
wire \Add0~24_combout ;
wire \Add0~26_combout ;
wire \Add0~28_combout ;
wire \Add0~29_combout ;
wire \Add0~25 ;
wire \Add0~30_combout ;
wire \Add0~32_combout ;
wire \in[17]~input_o ;
wire \in[18]~input_o ;
wire \in[19]~input_o ;
wire \in[20]~input_o ;
wire \in[21]~input_o ;
wire \in[22]~input_o ;
wire \in[23]~input_o ;
wire \mem2wren~0_combout ;
wire \mem2wren~1_combout ;
wire \in[8]~input_o ;
wire \address2[1]~0_combout ;
wire \Add2~0_combout ;
wire \Add2~1_combout ;
wire \Add2~3_cout ;
wire \Add2~5_cout ;
wire \Add2~6_combout ;
wire \address2[0]~1_combout ;
wire \Add2~8_combout ;
wire \Add2~7 ;
wire \Add2~9_combout ;
wire \address2[1]~2_combout ;
wire \Add2~11_combout ;
wire \Add2~10 ;
wire \Add2~12_combout ;
wire \address2[2]~3_combout ;
wire \Add2~14_combout ;
wire \Add2~13 ;
wire \Add2~15_combout ;
wire \address2[3]~4_combout ;
wire \Add2~17_combout ;
wire \Add2~16 ;
wire \Add2~18_combout ;
wire \address2[4]~5_combout ;
wire \Add2~20_combout ;
wire \Add2~19 ;
wire \Add2~21_combout ;
wire \address2[5]~6_combout ;
wire \in[9]~input_o ;
wire \in[10]~input_o ;
wire \in[11]~input_o ;
wire \in[12]~input_o ;
wire \in[13]~input_o ;
wire \in[14]~input_o ;
wire \in[15]~input_o ;
wire \out~2_combout ;
wire \out~3_combout ;
wire \out~4_combout ;
wire \out~5_combout ;
wire \out~6_combout ;
wire \out~7_combout ;
wire \out~8_combout ;
wire \out~9_combout ;
wire \out~10_combout ;
wire \out~11_combout ;
wire \out~12_combout ;
wire \out~13_combout ;
wire \out~14_combout ;
wire \out~15_combout ;
wire \out~16_combout ;
wire \out~17_combout ;
wire \out~28_combout ;
wire \out~18_combout ;
wire \out~19_combout ;
wire \sign~input_o ;
wire \out~22_combout ;
wire \out~21_combout ;
wire \out~23_combout ;
wire \out~24_combout ;
wire \out~20_combout ;
wire \out~25_combout ;
wire \out~26_combout ;
wire \out~27_combout ;
wire \out~29_combout ;
wire \out~30_combout ;
wire \out~31_combout ;
wire \out~32_combout ;
wire \out~33_combout ;
wire \out~34_combout ;
wire \out~35_combout ;
wire \out~36_combout ;
wire \out~37_combout ;
wire \out~38_combout ;
wire \out~39_combout ;
wire \out~40_combout ;
wire \out~41_combout ;
wire \out~42_combout ;
wire \out~43_combout ;
wire \out~44_combout ;
wire \out~45_combout ;
wire \out~46_combout ;
wire \out~47_combout ;
wire \out~48_combout ;
wire \out~49_combout ;
wire \out~50_combout ;
wire \out~54_combout ;
wire \out~55_combout ;
wire \out~56_combout ;
wire \out~57_combout ;
wire \out~58_combout ;
wire \out~51_combout ;
wire \out~53_combout ;
wire \out~59_combout ;
wire \out~60_combout ;
wire \out~61_combout ;
wire \out~62_combout ;
wire \out~63_combout ;
wire \out~64_combout ;
wire \out~65_combout ;
wire \out~66_combout ;
wire \out~67_combout ;
wire \out~68_combout ;
wire \out~69_combout ;
wire \out~70_combout ;
wire \out~71_combout ;
wire \out~72_combout ;
wire \out~73_combout ;
wire \out~74_combout ;
wire \out~75_combout ;
wire \out~76_combout ;
wire \out~77_combout ;
wire \out~78_combout ;
wire \out~79_combout ;
wire \out~80_combout ;
wire \out~81_combout ;
wire \out~82_combout ;
wire \out~83_combout ;
wire \out~84_combout ;
wire \out~85_combout ;
wire \out~86_combout ;
wire \out~87_combout ;
wire \out~88_combout ;
wire \out~89_combout ;
wire \out~90_combout ;
wire \out~91_combout ;
wire \out~92_combout ;
wire \out~93_combout ;
wire \out~94_combout ;
wire \out~95_combout ;
wire \out~96_combout ;
wire \out~97_combout ;
wire \out~98_combout ;
wire \out~99_combout ;
wire \out~100_combout ;
wire \out~101_combout ;
wire \out~102_combout ;
wire \out~103_combout ;
wire \out~104_combout ;
wire [7:0] \mem3|altsyncram_component|auto_generated|q_a ;
wire [7:0] \mem2|altsyncram_component|auto_generated|q_a ;
wire [7:0] \mem1|altsyncram_component|auto_generated|q_a ;
wire [7:0] \mem0|altsyncram_component|auto_generated|q_a ;

wire [17:0] \mem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \mem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \mem3|altsyncram_component|auto_generated|q_a [0] = \mem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem3|altsyncram_component|auto_generated|q_a [1] = \mem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem3|altsyncram_component|auto_generated|q_a [2] = \mem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem3|altsyncram_component|auto_generated|q_a [3] = \mem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem3|altsyncram_component|auto_generated|q_a [4] = \mem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem3|altsyncram_component|auto_generated|q_a [5] = \mem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem3|altsyncram_component|auto_generated|q_a [6] = \mem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem3|altsyncram_component|auto_generated|q_a [7] = \mem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \mem2|altsyncram_component|auto_generated|q_a [0] = \mem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem2|altsyncram_component|auto_generated|q_a [1] = \mem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem2|altsyncram_component|auto_generated|q_a [2] = \mem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem2|altsyncram_component|auto_generated|q_a [3] = \mem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem2|altsyncram_component|auto_generated|q_a [4] = \mem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem2|altsyncram_component|auto_generated|q_a [5] = \mem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem2|altsyncram_component|auto_generated|q_a [6] = \mem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem2|altsyncram_component|auto_generated|q_a [7] = \mem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \mem1|altsyncram_component|auto_generated|q_a [0] = \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem1|altsyncram_component|auto_generated|q_a [1] = \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem1|altsyncram_component|auto_generated|q_a [2] = \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem1|altsyncram_component|auto_generated|q_a [3] = \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem1|altsyncram_component|auto_generated|q_a [4] = \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem1|altsyncram_component|auto_generated|q_a [5] = \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem1|altsyncram_component|auto_generated|q_a [6] = \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem1|altsyncram_component|auto_generated|q_a [7] = \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \mem0|altsyncram_component|auto_generated|q_a [0] = \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem0|altsyncram_component|auto_generated|q_a [1] = \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem0|altsyncram_component|auto_generated|q_a [2] = \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem0|altsyncram_component|auto_generated|q_a [3] = \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem0|altsyncram_component|auto_generated|q_a [4] = \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem0|altsyncram_component|auto_generated|q_a [5] = \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem0|altsyncram_component|auto_generated|q_a [6] = \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem0|altsyncram_component|auto_generated|q_a [7] = \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \out[0]~output (
	.i(\out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \out[1]~output (
	.i(\out~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \out[2]~output (
	.i(\out~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \out[3]~output (
	.i(\out~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \out[4]~output (
	.i(\out~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \out[5]~output (
	.i(\out~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \out[6]~output (
	.i(\out~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \out[7]~output (
	.i(\out~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \out[8]~output (
	.i(\out~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \out[9]~output (
	.i(\out~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \out[10]~output (
	.i(\out~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \out[11]~output (
	.i(\out~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \out[12]~output (
	.i(\out~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \out[13]~output (
	.i(\out~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \out[14]~output (
	.i(\out~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \out[15]~output (
	.i(\out~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \out[16]~output (
	.i(\out~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[16]~output .bus_hold = "false";
defparam \out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \out[17]~output (
	.i(\out~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[17]~output .bus_hold = "false";
defparam \out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \out[18]~output (
	.i(\out~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[18]~output .bus_hold = "false";
defparam \out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \out[19]~output (
	.i(\out~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[19]~output .bus_hold = "false";
defparam \out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \out[20]~output (
	.i(\out~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[20]~output .bus_hold = "false";
defparam \out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \out[21]~output (
	.i(\out~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[21]~output .bus_hold = "false";
defparam \out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \out[22]~output (
	.i(\out~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[22]~output .bus_hold = "false";
defparam \out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \out[23]~output (
	.i(\out~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[23]~output .bus_hold = "false";
defparam \out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \out[24]~output (
	.i(\out~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[24]~output .bus_hold = "false";
defparam \out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \out[25]~output (
	.i(\out~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[25]~output .bus_hold = "false";
defparam \out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \out[26]~output (
	.i(\out~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[26]~output .bus_hold = "false";
defparam \out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \out[27]~output (
	.i(\out~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[27]~output .bus_hold = "false";
defparam \out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \out[28]~output (
	.i(\out~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[28]~output .bus_hold = "false";
defparam \out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \out[29]~output (
	.i(\out~98_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[29]~output .bus_hold = "false";
defparam \out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \out[30]~output (
	.i(\out~101_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[30]~output .bus_hold = "false";
defparam \out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \out[31]~output (
	.i(\out~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[31]~output .bus_hold = "false";
defparam \out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \width[0]~input (
	.i(width[0]),
	.ibar(gnd),
	.o(\width[0]~input_o ));
// synopsys translate_off
defparam \width[0]~input .bus_hold = "false";
defparam \width[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N22
cycloneive_lcell_comb \out~105 (
// Equation(s):
// \out~105_combout  = (!\address[0]~input_o  & !\width[0]~input_o )

	.dataa(\address[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\width[0]~input_o ),
	.cin(gnd),
	.combout(\out~105_combout ),
	.cout());
// synopsys translate_off
defparam \out~105 .lut_mask = 16'h0055;
defparam \out~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \width[1]~input (
	.i(width[1]),
	.ibar(gnd),
	.o(\width[1]~input_o ));
// synopsys translate_off
defparam \width[1]~input .bus_hold = "false";
defparam \width[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N20
cycloneive_lcell_comb \mem3wren~0 (
// Equation(s):
// \mem3wren~0_combout  = (\wren~input_o  & ((\width[1]~input_o ) # ((!\out~105_combout  & \address[1]~input_o ))))

	.dataa(\out~105_combout ),
	.datab(\wren~input_o ),
	.datac(\width[1]~input_o ),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\mem3wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem3wren~0 .lut_mask = 16'hC4C0;
defparam \mem3wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \in[0]~input (
	.i(in[0]),
	.ibar(gnd),
	.o(\in[0]~input_o ));
// synopsys translate_off
defparam \in[0]~input .bus_hold = "false";
defparam \in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N26
cycloneive_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = (\width[1]~input_o  & (!\address[1]~input_o  & !\address[0]~input_o ))

	.dataa(\width[1]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\address[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'h0202;
defparam \Add5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N0
cycloneive_lcell_comb \Add22~0 (
// Equation(s):
// \Add22~0_combout  = (\address[1]~input_o  & (\address[0]~input_o  $ (VCC))) # (!\address[1]~input_o  & (\address[0]~input_o  & VCC))
// \Add22~1  = CARRY((\address[1]~input_o  & \address[0]~input_o ))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add22~0_combout ),
	.cout(\Add22~1 ));
// synopsys translate_off
defparam \Add22~0 .lut_mask = 16'h6688;
defparam \Add22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N24
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = (\Add22~0_combout ) # (\address[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add22~0_combout ),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'hFFF0;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N12
cycloneive_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_cout  = CARRY((\address[0]~input_o  & !\address[1]~input_o ))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add5~2_cout ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h0022;
defparam \Add5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N14
cycloneive_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_cout  = CARRY((\Add5~0_combout  & (!\address[1]~input_o  & !\Add5~2_cout )) # (!\Add5~0_combout  & ((!\Add5~2_cout ) # (!\address[1]~input_o ))))

	.dataa(\Add5~0_combout ),
	.datab(\address[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~2_cout ),
	.combout(),
	.cout(\Add5~4_cout ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'h0017;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N16
cycloneive_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_combout  = (\address[2]~input_o  & ((GND) # (!\Add5~4_cout ))) # (!\address[2]~input_o  & (\Add5~4_cout  $ (GND)))
// \Add5~6  = CARRY((\address[2]~input_o ) # (!\Add5~4_cout ))

	.dataa(\address[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~4_cout ),
	.combout(\Add5~5_combout ),
	.cout(\Add5~6 ));
// synopsys translate_off
defparam \Add5~5 .lut_mask = 16'h5AAF;
defparam \Add5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N18
cycloneive_lcell_comb \Add5~7 (
// Equation(s):
// \Add5~7_combout  = (\address[0]~input_o  & ((\address[1]~input_o ) # ((\width[1]~input_o )))) # (!\address[0]~input_o  & (\address[1]~input_o  & ((\width[1]~input_o ) # (\width[0]~input_o ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\width[1]~input_o ),
	.datad(\width[0]~input_o ),
	.cin(gnd),
	.combout(\Add5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~7 .lut_mask = 16'hECE8;
defparam \Add5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N4
cycloneive_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_combout  = (\Add5~8_combout  & ((\address[2]~input_o ) # ((\Add5~5_combout  & \Add5~7_combout )))) # (!\Add5~8_combout  & (\Add5~5_combout  & (\Add5~7_combout )))

	.dataa(\Add5~8_combout ),
	.datab(\Add5~5_combout ),
	.datac(\Add5~7_combout ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\Add5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~9 .lut_mask = 16'hEAC0;
defparam \Add5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N18
cycloneive_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (\address[3]~input_o  & (\Add5~6  & VCC)) # (!\address[3]~input_o  & (!\Add5~6 ))
// \Add5~11  = CARRY((!\address[3]~input_o  & !\Add5~6 ))

	.dataa(\address[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~6 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'hA505;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N10
cycloneive_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = (\Add5~8_combout  & ((\address[3]~input_o ) # ((\Add5~10_combout  & \Add5~7_combout )))) # (!\Add5~8_combout  & (\Add5~10_combout  & ((\Add5~7_combout ))))

	.dataa(\Add5~8_combout ),
	.datab(\Add5~10_combout ),
	.datac(\address[3]~input_o ),
	.datad(\Add5~7_combout ),
	.cin(gnd),
	.combout(\Add5~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'hECA0;
defparam \Add5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N22
cycloneive_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N20
cycloneive_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_combout  = (\address[4]~input_o  & ((GND) # (!\Add5~11 ))) # (!\address[4]~input_o  & (\Add5~11  $ (GND)))
// \Add5~14  = CARRY((\address[4]~input_o ) # (!\Add5~11 ))

	.dataa(\address[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~13_combout ),
	.cout(\Add5~14 ));
// synopsys translate_off
defparam \Add5~13 .lut_mask = 16'h5AAF;
defparam \Add5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N0
cycloneive_lcell_comb \Add5~15 (
// Equation(s):
// \Add5~15_combout  = (\Add5~8_combout  & ((\address[4]~input_o ) # ((\Add5~13_combout  & \Add5~7_combout )))) # (!\Add5~8_combout  & (\Add5~13_combout  & (\Add5~7_combout )))

	.dataa(\Add5~8_combout ),
	.datab(\Add5~13_combout ),
	.datac(\Add5~7_combout ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\Add5~15_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~15 .lut_mask = 16'hEAC0;
defparam \Add5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N22
cycloneive_lcell_comb \Add5~16 (
// Equation(s):
// \Add5~16_combout  = (\address[5]~input_o  & (\Add5~14  & VCC)) # (!\address[5]~input_o  & (!\Add5~14 ))
// \Add5~17  = CARRY((!\address[5]~input_o  & !\Add5~14 ))

	.dataa(gnd),
	.datab(\address[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~14 ),
	.combout(\Add5~16_combout ),
	.cout(\Add5~17 ));
// synopsys translate_off
defparam \Add5~16 .lut_mask = 16'hC303;
defparam \Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N2
cycloneive_lcell_comb \Add5~18 (
// Equation(s):
// \Add5~18_combout  = (\Add5~7_combout  & ((\Add5~16_combout ) # ((\address[5]~input_o  & \Add5~8_combout )))) # (!\Add5~7_combout  & (\address[5]~input_o  & (\Add5~8_combout )))

	.dataa(\Add5~7_combout ),
	.datab(\address[5]~input_o ),
	.datac(\Add5~8_combout ),
	.datad(\Add5~16_combout ),
	.cin(gnd),
	.combout(\Add5~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~18 .lut_mask = 16'hEAC0;
defparam \Add5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N24
cycloneive_lcell_comb \Add5~19 (
// Equation(s):
// \Add5~19_combout  = (\address[6]~input_o  & ((GND) # (!\Add5~17 ))) # (!\address[6]~input_o  & (\Add5~17  $ (GND)))
// \Add5~20  = CARRY((\address[6]~input_o ) # (!\Add5~17 ))

	.dataa(gnd),
	.datab(\address[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~17 ),
	.combout(\Add5~19_combout ),
	.cout(\Add5~20 ));
// synopsys translate_off
defparam \Add5~19 .lut_mask = 16'h3CCF;
defparam \Add5~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N28
cycloneive_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_combout  = (\Add5~7_combout  & ((\Add5~19_combout ) # ((\address[6]~input_o  & \Add5~8_combout )))) # (!\Add5~7_combout  & (\address[6]~input_o  & (\Add5~8_combout )))

	.dataa(\Add5~7_combout ),
	.datab(\address[6]~input_o ),
	.datac(\Add5~8_combout ),
	.datad(\Add5~19_combout ),
	.cin(gnd),
	.combout(\Add5~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~21 .lut_mask = 16'hEAC0;
defparam \Add5~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N26
cycloneive_lcell_comb \Add5~22 (
// Equation(s):
// \Add5~22_combout  = \Add5~20  $ (!\address[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\address[7]~input_o ),
	.cin(\Add5~20 ),
	.combout(\Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~22 .lut_mask = 16'hF00F;
defparam \Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N6
cycloneive_lcell_comb \Add5~24 (
// Equation(s):
// \Add5~24_combout  = (\Add5~8_combout  & ((\address[7]~input_o ) # ((\Add5~7_combout  & \Add5~22_combout )))) # (!\Add5~8_combout  & (\Add5~7_combout  & (\Add5~22_combout )))

	.dataa(\Add5~8_combout ),
	.datab(\Add5~7_combout ),
	.datac(\Add5~22_combout ),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\Add5~24_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~24 .lut_mask = 16'hEAC0;
defparam \Add5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \in[1]~input (
	.i(in[1]),
	.ibar(gnd),
	.o(\in[1]~input_o ));
// synopsys translate_off
defparam \in[1]~input .bus_hold = "false";
defparam \in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \in[2]~input (
	.i(in[2]),
	.ibar(gnd),
	.o(\in[2]~input_o ));
// synopsys translate_off
defparam \in[2]~input .bus_hold = "false";
defparam \in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \in[3]~input (
	.i(in[3]),
	.ibar(gnd),
	.o(\in[3]~input_o ));
// synopsys translate_off
defparam \in[3]~input .bus_hold = "false";
defparam \in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \in[4]~input (
	.i(in[4]),
	.ibar(gnd),
	.o(\in[4]~input_o ));
// synopsys translate_off
defparam \in[4]~input .bus_hold = "false";
defparam \in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \in[5]~input (
	.i(in[5]),
	.ibar(gnd),
	.o(\in[5]~input_o ));
// synopsys translate_off
defparam \in[5]~input .bus_hold = "false";
defparam \in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \in[6]~input (
	.i(in[6]),
	.ibar(gnd),
	.o(\in[6]~input_o ));
// synopsys translate_off
defparam \in[6]~input .bus_hold = "false";
defparam \in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \in[7]~input (
	.i(in[7]),
	.ibar(gnd),
	.o(\in[7]~input_o ));
// synopsys translate_off
defparam \in[7]~input .bus_hold = "false";
defparam \in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y70_N0
cycloneive_ram_block \mem3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\mem3wren~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\in[7]~input_o ,\in[6]~input_o ,\in[5]~input_o ,\in[4]~input_o ,\in[3]~input_o ,\in[2]~input_o ,\in[1]~input_o ,\in[0]~input_o }),
	.portaaddr({\Add5~24_combout ,\Add5~21_combout ,\Add5~18_combout ,\Add5~15_combout ,\Add5~12_combout ,\Add5~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MemoryModule3.mif";
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemoryModule3:mem3|altsyncram:altsyncram_component|altsyncram_d5i1:auto_generated|ALTSYNCRAM";
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mem3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1152'h003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF;
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N16
cycloneive_lcell_comb \mem0wren~0 (
// Equation(s):
// \mem0wren~0_combout  = (\width[1]~input_o ) # ((\address[0]~input_o  & (\address[1]~input_o  & \width[0]~input_o )) # (!\address[0]~input_o  & (!\address[1]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\width[1]~input_o ),
	.datad(\width[0]~input_o ),
	.cin(gnd),
	.combout(\mem0wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0wren~0 .lut_mask = 16'hF9F1;
defparam \mem0wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N26
cycloneive_lcell_comb \mem0wren~1 (
// Equation(s):
// \mem0wren~1_combout  = (\wren~input_o  & \mem0wren~0_combout )

	.dataa(gnd),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\mem0wren~0_combout ),
	.cin(gnd),
	.combout(\mem0wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0wren~1 .lut_mask = 16'hCC00;
defparam \mem0wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \in[24]~input (
	.i(in[24]),
	.ibar(gnd),
	.o(\in[24]~input_o ));
// synopsys translate_off
defparam \in[24]~input .bus_hold = "false";
defparam \in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N16
cycloneive_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~1_cout  = CARRY(\address[0]~input_o )

	.dataa(gnd),
	.datab(\address[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add6~1_cout ));
// synopsys translate_off
defparam \Add6~1 .lut_mask = 16'h00CC;
defparam \Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N18
cycloneive_lcell_comb \Add6~3 (
// Equation(s):
// \Add6~3_cout  = CARRY((!\address[1]~input_o  & !\Add6~1_cout ))

	.dataa(\address[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~1_cout ),
	.combout(),
	.cout(\Add6~3_cout ));
// synopsys translate_off
defparam \Add6~3 .lut_mask = 16'h0005;
defparam \Add6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N20
cycloneive_lcell_comb \Add6~4 (
// Equation(s):
// \Add6~4_combout  = (\address[2]~input_o  & ((GND) # (!\Add6~3_cout ))) # (!\address[2]~input_o  & (\Add6~3_cout  $ (GND)))
// \Add6~5  = CARRY((\address[2]~input_o ) # (!\Add6~3_cout ))

	.dataa(\address[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~3_cout ),
	.combout(\Add6~4_combout ),
	.cout(\Add6~5 ));
// synopsys translate_off
defparam \Add6~4 .lut_mask = 16'h5AAF;
defparam \Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N12
cycloneive_lcell_comb \Add6~6 (
// Equation(s):
// \Add6~6_combout  = (!\address[1]~input_o  & (\address[0]~input_o  & \Add6~4_combout ))

	.dataa(\address[1]~input_o ),
	.datab(gnd),
	.datac(\address[0]~input_o ),
	.datad(\Add6~4_combout ),
	.cin(gnd),
	.combout(\Add6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~6 .lut_mask = 16'h5000;
defparam \Add6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N24
cycloneive_lcell_comb \address0[4]~0 (
// Equation(s):
// \address0[4]~0_combout  = (\address[0]~input_o  & ((\width[1]~input_o ) # ((\address[1]~input_o  & \width[0]~input_o )))) # (!\address[0]~input_o  & (\address[1]~input_o  & (\width[1]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\width[1]~input_o ),
	.datad(\width[0]~input_o ),
	.cin(gnd),
	.combout(\address0[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \address0[4]~0 .lut_mask = 16'hE8E0;
defparam \address0[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N30
cycloneive_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_combout  = (!\address[0]~input_o  & (!\address[1]~input_o  & \address[2]~input_o ))

	.dataa(\address[0]~input_o ),
	.datab(gnd),
	.datac(\address[1]~input_o ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~33 .lut_mask = 16'h0500;
defparam \Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N2
cycloneive_lcell_comb \Add22~2 (
// Equation(s):
// \Add22~2_combout  = (\address[2]~input_o  & (\Add22~1  & VCC)) # (!\address[2]~input_o  & (!\Add22~1 ))
// \Add22~3  = CARRY((!\address[2]~input_o  & !\Add22~1 ))

	.dataa(\address[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add22~1 ),
	.combout(\Add22~2_combout ),
	.cout(\Add22~3 ));
// synopsys translate_off
defparam \Add22~2 .lut_mask = 16'hA505;
defparam \Add22~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N8
cycloneive_lcell_comb \Add13~1 (
// Equation(s):
// \Add13~1_cout  = CARRY(\address[1]~input_o )

	.dataa(\address[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add13~1_cout ));
// synopsys translate_off
defparam \Add13~1 .lut_mask = 16'h00AA;
defparam \Add13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N10
cycloneive_lcell_comb \Add13~2 (
// Equation(s):
// \Add13~2_combout  = (\address[2]~input_o  & (\Add13~1_cout  & VCC)) # (!\address[2]~input_o  & (!\Add13~1_cout ))
// \Add13~3  = CARRY((!\address[2]~input_o  & !\Add13~1_cout ))

	.dataa(\address[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~1_cout ),
	.combout(\Add13~2_combout ),
	.cout(\Add13~3 ));
// synopsys translate_off
defparam \Add13~2 .lut_mask = 16'hA505;
defparam \Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N28
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\address[1]~input_o  & ((\address[0]~input_o  & (!\Add22~2_combout )) # (!\address[0]~input_o  & ((!\Add13~2_combout ))))) # (!\address[1]~input_o  & ((\address[0]~input_o ) # ((!\Add22~2_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\Add22~2_combout ),
	.datad(\Add13~2_combout ),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h4D6F;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N14
cycloneive_lcell_comb \address0[0]~1 (
// Equation(s):
// \address0[0]~1_combout  = (\Add0~33_combout ) # ((!\Add6~6_combout  & (\address0[4]~0_combout  & \Add0~0_combout )))

	.dataa(\Add6~6_combout ),
	.datab(\address0[4]~0_combout ),
	.datac(\Add0~33_combout ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\address0[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \address0[0]~1 .lut_mask = 16'hF4F0;
defparam \address0[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N4
cycloneive_lcell_comb \Add22~4 (
// Equation(s):
// \Add22~4_combout  = (\address[3]~input_o  & ((GND) # (!\Add22~3 ))) # (!\address[3]~input_o  & (\Add22~3  $ (GND)))
// \Add22~5  = CARRY((\address[3]~input_o ) # (!\Add22~3 ))

	.dataa(gnd),
	.datab(\address[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add22~3 ),
	.combout(\Add22~4_combout ),
	.cout(\Add22~5 ));
// synopsys translate_off
defparam \Add22~4 .lut_mask = 16'h3CCF;
defparam \Add22~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N12
cycloneive_lcell_comb \Add13~4 (
// Equation(s):
// \Add13~4_combout  = (\address[3]~input_o  & ((GND) # (!\Add13~3 ))) # (!\address[3]~input_o  & (\Add13~3  $ (GND)))
// \Add13~5  = CARRY((\address[3]~input_o ) # (!\Add13~3 ))

	.dataa(\address[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~3 ),
	.combout(\Add13~4_combout ),
	.cout(\Add13~5 ));
// synopsys translate_off
defparam \Add13~4 .lut_mask = 16'h5AAF;
defparam \Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N4
cycloneive_lcell_comb \Add0~7 (
// Equation(s):
// \Add0~7_combout  = (\address[1]~input_o  & ((\address[0]~input_o  & (!\Add22~4_combout )) # (!\address[0]~input_o  & ((!\Add13~4_combout ))))) # (!\address[1]~input_o  & ((\address[0]~input_o ) # ((!\Add22~4_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\Add22~4_combout ),
	.datad(\Add13~4_combout ),
	.cin(gnd),
	.combout(\Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~7 .lut_mask = 16'h4D6F;
defparam \Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N22
cycloneive_lcell_comb \Add6~7 (
// Equation(s):
// \Add6~7_combout  = (\address[3]~input_o  & (\Add6~5  & VCC)) # (!\address[3]~input_o  & (!\Add6~5 ))
// \Add6~8  = CARRY((!\address[3]~input_o  & !\Add6~5 ))

	.dataa(gnd),
	.datab(\address[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~5 ),
	.combout(\Add6~7_combout ),
	.cout(\Add6~8 ));
// synopsys translate_off
defparam \Add6~7 .lut_mask = 16'hC303;
defparam \Add6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N20
cycloneive_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_combout  = (\address[0]~input_o  & (\Add6~7_combout  & !\address[1]~input_o ))

	.dataa(\address[0]~input_o ),
	.datab(\Add6~7_combout ),
	.datac(\address[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~9 .lut_mask = 16'h0808;
defparam \Add6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N6
cycloneive_lcell_comb \Add7~0 (
// Equation(s):
// \Add7~0_combout  = (\Add0~7_combout  & (\Add6~9_combout  $ (((\Add6~6_combout ) # (!\Add0~0_combout ))))) # (!\Add0~7_combout  & (((\Add0~0_combout  & !\Add6~6_combout ))))

	.dataa(\Add0~7_combout ),
	.datab(\Add6~9_combout ),
	.datac(\Add0~0_combout ),
	.datad(\Add6~6_combout ),
	.cin(gnd),
	.combout(\Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add7~0 .lut_mask = 16'h22D2;
defparam \Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N28
cycloneive_lcell_comb \out~52 (
// Equation(s):
// \out~52_combout  = (\address[1]~input_o ) # (\address[0]~input_o )

	.dataa(gnd),
	.datab(\address[1]~input_o ),
	.datac(\address[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out~52_combout ),
	.cout());
// synopsys translate_off
defparam \out~52 .lut_mask = 16'hFCFC;
defparam \out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N4
cycloneive_lcell_comb \address0[1]~2 (
// Equation(s):
// \address0[1]~2_combout  = (\Add7~0_combout  & ((\address0[4]~0_combout ) # ((\address[3]~input_o  & !\out~52_combout )))) # (!\Add7~0_combout  & (((\address[3]~input_o  & !\out~52_combout ))))

	.dataa(\Add7~0_combout ),
	.datab(\address0[4]~0_combout ),
	.datac(\address[3]~input_o ),
	.datad(\out~52_combout ),
	.cin(gnd),
	.combout(\address0[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \address0[1]~2 .lut_mask = 16'h88F8;
defparam \address0[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N24
cycloneive_lcell_comb \Add6~10 (
// Equation(s):
// \Add6~10_combout  = (\address[4]~input_o  & ((GND) # (!\Add6~8 ))) # (!\address[4]~input_o  & (\Add6~8  $ (GND)))
// \Add6~11  = CARRY((\address[4]~input_o ) # (!\Add6~8 ))

	.dataa(\address[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~8 ),
	.combout(\Add6~10_combout ),
	.cout(\Add6~11 ));
// synopsys translate_off
defparam \Add6~10 .lut_mask = 16'h5AAF;
defparam \Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N6
cycloneive_lcell_comb \Add22~6 (
// Equation(s):
// \Add22~6_combout  = (\address[4]~input_o  & (\Add22~5  & VCC)) # (!\address[4]~input_o  & (!\Add22~5 ))
// \Add22~7  = CARRY((!\address[4]~input_o  & !\Add22~5 ))

	.dataa(\address[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add22~5 ),
	.combout(\Add22~6_combout ),
	.cout(\Add22~7 ));
// synopsys translate_off
defparam \Add22~6 .lut_mask = 16'hA505;
defparam \Add22~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N14
cycloneive_lcell_comb \Add13~6 (
// Equation(s):
// \Add13~6_combout  = (\address[4]~input_o  & (\Add13~5  & VCC)) # (!\address[4]~input_o  & (!\Add13~5 ))
// \Add13~7  = CARRY((!\address[4]~input_o  & !\Add13~5 ))

	.dataa(\address[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~5 ),
	.combout(\Add13~6_combout ),
	.cout(\Add13~7 ));
// synopsys translate_off
defparam \Add13~6 .lut_mask = 16'hA505;
defparam \Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N28
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\address[1]~input_o  & ((\address[0]~input_o  & (!\Add22~6_combout )) # (!\address[0]~input_o  & ((!\Add13~6_combout ))))) # (!\address[1]~input_o  & (((\address[0]~input_o )) # (!\Add22~6_combout )))

	.dataa(\address[1]~input_o ),
	.datab(\Add22~6_combout ),
	.datac(\address[0]~input_o ),
	.datad(\Add13~6_combout ),
	.cin(gnd),
	.combout(\Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h717B;
defparam \Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N10
cycloneive_lcell_comb \Add6~12 (
// Equation(s):
// \Add6~12_combout  = ((!\address[1]~input_o  & (\Add6~10_combout  & \address[0]~input_o ))) # (!\Add0~12_combout )

	.dataa(\address[1]~input_o ),
	.datab(\Add6~10_combout ),
	.datac(\address[0]~input_o ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\Add6~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~12 .lut_mask = 16'h40FF;
defparam \Add6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N0
cycloneive_lcell_comb \Add7~1 (
// Equation(s):
// \Add7~1_combout  = (\Add0~7_combout  & (\Add6~9_combout  & ((\Add6~6_combout ) # (!\Add0~0_combout )))) # (!\Add0~7_combout  & (((\Add6~6_combout ) # (!\Add0~0_combout ))))

	.dataa(\Add0~7_combout ),
	.datab(\Add6~9_combout ),
	.datac(\Add0~0_combout ),
	.datad(\Add6~6_combout ),
	.cin(gnd),
	.combout(\Add7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add7~1 .lut_mask = 16'hDD0D;
defparam \Add7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N26
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (!\address[0]~input_o  & (!\address[1]~input_o  & \address[4]~input_o ))

	.dataa(\address[0]~input_o ),
	.datab(gnd),
	.datac(\address[1]~input_o ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h0500;
defparam \Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N16
cycloneive_lcell_comb \address0[2]~3 (
// Equation(s):
// \address0[2]~3_combout  = (\Add0~34_combout ) # ((\address0[4]~0_combout  & (\Add6~12_combout  $ (\Add7~1_combout ))))

	.dataa(\Add6~12_combout ),
	.datab(\Add7~1_combout ),
	.datac(\Add0~34_combout ),
	.datad(\address0[4]~0_combout ),
	.cin(gnd),
	.combout(\address0[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \address0[2]~3 .lut_mask = 16'hF6F0;
defparam \address0[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N8
cycloneive_lcell_comb \Add22~8 (
// Equation(s):
// \Add22~8_combout  = (\address[5]~input_o  & ((GND) # (!\Add22~7 ))) # (!\address[5]~input_o  & (\Add22~7  $ (GND)))
// \Add22~9  = CARRY((\address[5]~input_o ) # (!\Add22~7 ))

	.dataa(gnd),
	.datab(\address[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add22~7 ),
	.combout(\Add22~8_combout ),
	.cout(\Add22~9 ));
// synopsys translate_off
defparam \Add22~8 .lut_mask = 16'h3CCF;
defparam \Add22~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N16
cycloneive_lcell_comb \Add13~8 (
// Equation(s):
// \Add13~8_combout  = (\address[5]~input_o  & ((GND) # (!\Add13~7 ))) # (!\address[5]~input_o  & (\Add13~7  $ (GND)))
// \Add13~9  = CARRY((\address[5]~input_o ) # (!\Add13~7 ))

	.dataa(gnd),
	.datab(\address[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~7 ),
	.combout(\Add13~8_combout ),
	.cout(\Add13~9 ));
// synopsys translate_off
defparam \Add13~8 .lut_mask = 16'h3CCF;
defparam \Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N14
cycloneive_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_combout  = (\address[1]~input_o  & ((\address[0]~input_o  & (!\Add22~8_combout )) # (!\address[0]~input_o  & ((!\Add13~8_combout ))))) # (!\address[1]~input_o  & ((\address[0]~input_o ) # ((!\Add22~8_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\Add22~8_combout ),
	.datad(\Add13~8_combout ),
	.cin(gnd),
	.combout(\Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~17 .lut_mask = 16'h4D6F;
defparam \Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N26
cycloneive_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_combout  = (\address[5]~input_o  & (\Add6~11  & VCC)) # (!\address[5]~input_o  & (!\Add6~11 ))
// \Add6~14  = CARRY((!\address[5]~input_o  & !\Add6~11 ))

	.dataa(gnd),
	.datab(\address[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~11 ),
	.combout(\Add6~13_combout ),
	.cout(\Add6~14 ));
// synopsys translate_off
defparam \Add6~13 .lut_mask = 16'hC303;
defparam \Add6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N18
cycloneive_lcell_comb \Add6~15 (
// Equation(s):
// \Add6~15_combout  = (!\address[1]~input_o  & (\address[0]~input_o  & \Add6~13_combout ))

	.dataa(\address[1]~input_o ),
	.datab(gnd),
	.datac(\address[0]~input_o ),
	.datad(\Add6~13_combout ),
	.cin(gnd),
	.combout(\Add6~15_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~15 .lut_mask = 16'h5000;
defparam \Add6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N8
cycloneive_lcell_comb \Add7~2 (
// Equation(s):
// \Add7~2_combout  = (\Add6~12_combout  & (\Add7~1_combout  $ (((\Add6~15_combout ) # (!\Add0~17_combout ))))) # (!\Add6~12_combout  & (((\Add6~15_combout ) # (!\Add0~17_combout ))))

	.dataa(\Add6~12_combout ),
	.datab(\Add7~1_combout ),
	.datac(\Add0~17_combout ),
	.datad(\Add6~15_combout ),
	.cin(gnd),
	.combout(\Add7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add7~2 .lut_mask = 16'h7787;
defparam \Add7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N2
cycloneive_lcell_comb \address0[3]~4 (
// Equation(s):
// \address0[3]~4_combout  = (\out~52_combout  & (((\Add7~2_combout  & \address0[4]~0_combout )))) # (!\out~52_combout  & ((\address[5]~input_o ) # ((\Add7~2_combout  & \address0[4]~0_combout ))))

	.dataa(\out~52_combout ),
	.datab(\address[5]~input_o ),
	.datac(\Add7~2_combout ),
	.datad(\address0[4]~0_combout ),
	.cin(gnd),
	.combout(\address0[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \address0[3]~4 .lut_mask = 16'hF444;
defparam \address0[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N8
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\address[0]~input_o  & !\address[1]~input_o )

	.dataa(\address[0]~input_o ),
	.datab(gnd),
	.datac(\address[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0A0A;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N28
cycloneive_lcell_comb \Add6~16 (
// Equation(s):
// \Add6~16_combout  = (\address[6]~input_o  & ((GND) # (!\Add6~14 ))) # (!\address[6]~input_o  & (\Add6~14  $ (GND)))
// \Add6~17  = CARRY((\address[6]~input_o ) # (!\Add6~14 ))

	.dataa(\address[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~14 ),
	.combout(\Add6~16_combout ),
	.cout(\Add6~17 ));
// synopsys translate_off
defparam \Add6~16 .lut_mask = 16'h5AAF;
defparam \Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N24
cycloneive_lcell_comb \Add7~3 (
// Equation(s):
// \Add7~3_combout  = (\Add6~12_combout  & (\Add7~1_combout  & ((\Add6~15_combout ) # (!\Add0~17_combout ))))

	.dataa(\Add6~12_combout ),
	.datab(\Add7~1_combout ),
	.datac(\Add0~17_combout ),
	.datad(\Add6~15_combout ),
	.cin(gnd),
	.combout(\Add7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add7~3 .lut_mask = 16'h8808;
defparam \Add7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N10
cycloneive_lcell_comb \Add22~10 (
// Equation(s):
// \Add22~10_combout  = (\address[6]~input_o  & (\Add22~9  & VCC)) # (!\address[6]~input_o  & (!\Add22~9 ))
// \Add22~11  = CARRY((!\address[6]~input_o  & !\Add22~9 ))

	.dataa(\address[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add22~9 ),
	.combout(\Add22~10_combout ),
	.cout(\Add22~11 ));
// synopsys translate_off
defparam \Add22~10 .lut_mask = 16'hA505;
defparam \Add22~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N18
cycloneive_lcell_comb \Add13~10 (
// Equation(s):
// \Add13~10_combout  = (\address[6]~input_o  & (\Add13~9  & VCC)) # (!\address[6]~input_o  & (!\Add13~9 ))
// \Add13~11  = CARRY((!\address[6]~input_o  & !\Add13~9 ))

	.dataa(\address[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~9 ),
	.combout(\Add13~10_combout ),
	.cout(\Add13~11 ));
// synopsys translate_off
defparam \Add13~10 .lut_mask = 16'hA505;
defparam \Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N6
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\address[1]~input_o  & ((\address[0]~input_o  & (!\Add22~10_combout )) # (!\address[0]~input_o  & ((!\Add13~10_combout ))))) # (!\address[1]~input_o  & ((\address[0]~input_o ) # ((!\Add22~10_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\Add22~10_combout ),
	.datad(\Add13~10_combout ),
	.cin(gnd),
	.combout(\Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h4D6F;
defparam \Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N4
cycloneive_lcell_comb \Add7~4 (
// Equation(s):
// \Add7~4_combout  = \Add7~3_combout  $ ((((\Equal0~0_combout  & \Add6~16_combout )) # (!\Add0~22_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Add6~16_combout ),
	.datac(\Add7~3_combout ),
	.datad(\Add0~22_combout ),
	.cin(gnd),
	.combout(\Add7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add7~4 .lut_mask = 16'h780F;
defparam \Add7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N22
cycloneive_lcell_comb \address0[4]~5 (
// Equation(s):
// \address0[4]~5_combout  = (\out~52_combout  & (((\Add7~4_combout  & \address0[4]~0_combout )))) # (!\out~52_combout  & ((\address[6]~input_o ) # ((\Add7~4_combout  & \address0[4]~0_combout ))))

	.dataa(\out~52_combout ),
	.datab(\address[6]~input_o ),
	.datac(\Add7~4_combout ),
	.datad(\address0[4]~0_combout ),
	.cin(gnd),
	.combout(\address0[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \address0[4]~5 .lut_mask = 16'hF444;
defparam \address0[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N30
cycloneive_lcell_comb \Add6~18 (
// Equation(s):
// \Add6~18_combout  = \Add6~17  $ (!\address[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\address[7]~input_o ),
	.cin(\Add6~17 ),
	.combout(\Add6~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~18 .lut_mask = 16'hF00F;
defparam \Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N12
cycloneive_lcell_comb \Add22~12 (
// Equation(s):
// \Add22~12_combout  = \Add22~11  $ (\address[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\address[7]~input_o ),
	.cin(\Add22~11 ),
	.combout(\Add22~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add22~12 .lut_mask = 16'h0FF0;
defparam \Add22~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N20
cycloneive_lcell_comb \Add13~12 (
// Equation(s):
// \Add13~12_combout  = \Add13~11  $ (\address[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\address[7]~input_o ),
	.cin(\Add13~11 ),
	.combout(\Add13~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add13~12 .lut_mask = 16'h0FF0;
defparam \Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N22
cycloneive_lcell_comb \address0[5]~8 (
// Equation(s):
// \address0[5]~8_combout  = (\address[1]~input_o  & ((\address[0]~input_o  & (\Add22~12_combout )) # (!\address[0]~input_o  & ((\Add13~12_combout ))))) # (!\address[1]~input_o  & (!\address[0]~input_o  & (\Add22~12_combout )))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\Add22~12_combout ),
	.datad(\Add13~12_combout ),
	.cin(gnd),
	.combout(\address0[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \address0[5]~8 .lut_mask = 16'hB290;
defparam \address0[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N12
cycloneive_lcell_comb \address0[5]~9 (
// Equation(s):
// \address0[5]~9_combout  = (\address0[4]~0_combout  & ((\address0[5]~8_combout ) # ((\Equal0~0_combout  & \Add6~18_combout ))))

	.dataa(\Equal0~0_combout ),
	.datab(\Add6~18_combout ),
	.datac(\address0[4]~0_combout ),
	.datad(\address0[5]~8_combout ),
	.cin(gnd),
	.combout(\address0[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \address0[5]~9 .lut_mask = 16'hF080;
defparam \address0[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N24
cycloneive_lcell_comb \address0[5]~6 (
// Equation(s):
// \address0[5]~6_combout  = (\address[1]~input_o  & ((\address[0]~input_o  & (!\Add22~12_combout )) # (!\address[0]~input_o  & ((!\Add13~12_combout ))))) # (!\address[1]~input_o  & (!\address[0]~input_o  & (!\Add22~12_combout )))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\Add22~12_combout ),
	.datad(\Add13~12_combout ),
	.cin(gnd),
	.combout(\address0[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \address0[5]~6 .lut_mask = 16'h092B;
defparam \address0[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N18
cycloneive_lcell_comb \address0[5]~7 (
// Equation(s):
// \address0[5]~7_combout  = (\address0[4]~0_combout  & ((\address0[5]~6_combout ) # ((\Equal0~0_combout  & !\Add6~18_combout ))))

	.dataa(\Equal0~0_combout ),
	.datab(\Add6~18_combout ),
	.datac(\address0[4]~0_combout ),
	.datad(\address0[5]~6_combout ),
	.cin(gnd),
	.combout(\address0[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \address0[5]~7 .lut_mask = 16'hF020;
defparam \address0[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N22
cycloneive_lcell_comb \address0[5]~10 (
// Equation(s):
// \address0[5]~10_combout  = (\Add7~3_combout  & (((\Equal0~0_combout  & \Add6~16_combout )) # (!\Add0~22_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Add6~16_combout ),
	.datac(\Add7~3_combout ),
	.datad(\Add0~22_combout ),
	.cin(gnd),
	.combout(\address0[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \address0[5]~10 .lut_mask = 16'h80F0;
defparam \address0[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N0
cycloneive_lcell_comb \Add0~27 (
// Equation(s):
// \Add0~27_combout  = (\address[7]~input_o  & (!\address[1]~input_o  & !\address[0]~input_o ))

	.dataa(\address[7]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(gnd),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~27 .lut_mask = 16'h0022;
defparam \Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N28
cycloneive_lcell_comb \address0[5]~11 (
// Equation(s):
// \address0[5]~11_combout  = (\Add0~27_combout ) # ((\address0[5]~10_combout  & ((\address0[5]~7_combout ))) # (!\address0[5]~10_combout  & (\address0[5]~9_combout )))

	.dataa(\address0[5]~9_combout ),
	.datab(\address0[5]~7_combout ),
	.datac(\address0[5]~10_combout ),
	.datad(\Add0~27_combout ),
	.cin(gnd),
	.combout(\address0[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \address0[5]~11 .lut_mask = 16'hFFCA;
defparam \address0[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N8
cycloneive_io_ibuf \in[25]~input (
	.i(in[25]),
	.ibar(gnd),
	.o(\in[25]~input_o ));
// synopsys translate_off
defparam \in[25]~input .bus_hold = "false";
defparam \in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \in[26]~input (
	.i(in[26]),
	.ibar(gnd),
	.o(\in[26]~input_o ));
// synopsys translate_off
defparam \in[26]~input .bus_hold = "false";
defparam \in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \in[27]~input (
	.i(in[27]),
	.ibar(gnd),
	.o(\in[27]~input_o ));
// synopsys translate_off
defparam \in[27]~input .bus_hold = "false";
defparam \in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \in[28]~input (
	.i(in[28]),
	.ibar(gnd),
	.o(\in[28]~input_o ));
// synopsys translate_off
defparam \in[28]~input .bus_hold = "false";
defparam \in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \in[29]~input (
	.i(in[29]),
	.ibar(gnd),
	.o(\in[29]~input_o ));
// synopsys translate_off
defparam \in[29]~input .bus_hold = "false";
defparam \in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \in[30]~input (
	.i(in[30]),
	.ibar(gnd),
	.o(\in[30]~input_o ));
// synopsys translate_off
defparam \in[30]~input .bus_hold = "false";
defparam \in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N8
cycloneive_io_ibuf \in[31]~input (
	.i(in[31]),
	.ibar(gnd),
	.o(\in[31]~input_o ));
// synopsys translate_off
defparam \in[31]~input .bus_hold = "false";
defparam \in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y69_N0
cycloneive_ram_block \mem0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\mem0wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\in[31]~input_o ,\in[30]~input_o ,\in[29]~input_o ,\in[28]~input_o ,\in[27]~input_o ,\in[26]~input_o ,\in[25]~input_o ,\in[24]~input_o }),
	.portaaddr({\address0[5]~11_combout ,\address0[4]~5_combout ,\address0[3]~4_combout ,\address0[2]~3_combout ,\address0[1]~2_combout ,\address0[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MemoryModule0.mif";
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemoryModule0:mem0|altsyncram:altsyncram_component|altsyncram_a5i1:auto_generated|ALTSYNCRAM";
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mem0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1152'h002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA002A800AA;
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N28
cycloneive_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = \address[1]~input_o  $ (((\width[1]~input_o ) # ((!\address[0]~input_o  & !\width[0]~input_o ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\width[1]~input_o ),
	.datad(\width[0]~input_o ),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h3C39;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N30
cycloneive_lcell_comb \out~1 (
// Equation(s):
// \out~1_combout  = \address[0]~input_o  $ (((!\width[1]~input_o  & !\width[0]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(gnd),
	.datac(\width[1]~input_o ),
	.datad(\width[0]~input_o ),
	.cin(gnd),
	.combout(\out~1_combout ),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hAAA5;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N12
cycloneive_lcell_comb \mem1wren~0 (
// Equation(s):
// \mem1wren~0_combout  = (\wren~input_o  & ((\width[1]~input_o ) # ((!\out~105_combout  & !\address[1]~input_o ))))

	.dataa(\out~105_combout ),
	.datab(\wren~input_o ),
	.datac(\width[1]~input_o ),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\mem1wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem1wren~0 .lut_mask = 16'hC0C4;
defparam \mem1wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \in[16]~input (
	.i(in[16]),
	.ibar(gnd),
	.o(\in[16]~input_o ));
// synopsys translate_off
defparam \in[16]~input .bus_hold = "false";
defparam \in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N10
cycloneive_lcell_comb \address1[0]~0 (
// Equation(s):
// \address1[0]~0_combout  = (\width[1]~input_o ) # ((!\address[1]~input_o  & ((\address[0]~input_o ) # (\width[0]~input_o ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\width[1]~input_o ),
	.datad(\width[0]~input_o ),
	.cin(gnd),
	.combout(\address1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \address1[0]~0 .lut_mask = 16'hF3F2;
defparam \address1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N30
cycloneive_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_combout  = ((!\address[1]~input_o  & (\address[0]~input_o  & \address[2]~input_o ))) # (!\Add0~0_combout )

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\address[2]~input_o ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~1 .lut_mask = 16'h40FF;
defparam \Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N10
cycloneive_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_cout  = CARRY((\address[0]~input_o  & !\address[1]~input_o ))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add0~3_cout ));
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'h0022;
defparam \Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N12
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\Add0~1_combout  & (\Add0~3_cout  & VCC)) # (!\Add0~1_combout  & (!\Add0~3_cout ))
// \Add0~5  = CARRY((!\Add0~1_combout  & !\Add0~3_cout ))

	.dataa(\Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3_cout ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA505;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N24
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\address1[0]~0_combout  & ((\out~52_combout  & (\Add0~4_combout )) # (!\out~52_combout  & ((\address[2]~input_o )))))

	.dataa(\address1[0]~0_combout ),
	.datab(\Add0~4_combout ),
	.datac(\out~52_combout ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h8A80;
defparam \Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N26
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = ((\address[0]~input_o  & (!\address[1]~input_o  & \address[3]~input_o ))) # (!\Add0~7_combout )

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\Add0~7_combout ),
	.datad(\address[3]~input_o ),
	.cin(gnd),
	.combout(\Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h2F0F;
defparam \Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N14
cycloneive_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_combout  = ((\Add0~8_combout  $ (\Equal0~0_combout  $ (!\Add0~5 )))) # (GND)
// \Add0~10  = CARRY((\Add0~8_combout  & ((\Equal0~0_combout ) # (!\Add0~5 ))) # (!\Add0~8_combout  & (\Equal0~0_combout  & !\Add0~5 )))

	.dataa(\Add0~8_combout ),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~9_combout ),
	.cout(\Add0~10 ));
// synopsys translate_off
defparam \Add0~9 .lut_mask = 16'h698E;
defparam \Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N28
cycloneive_lcell_comb \Add0~11 (
// Equation(s):
// \Add0~11_combout  = (\address1[0]~0_combout  & ((\out~52_combout  & ((\Add0~9_combout ))) # (!\out~52_combout  & (\address[3]~input_o ))))

	.dataa(\out~52_combout ),
	.datab(\address[3]~input_o ),
	.datac(\Add0~9_combout ),
	.datad(\address1[0]~0_combout ),
	.cin(gnd),
	.combout(\Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~11 .lut_mask = 16'hE400;
defparam \Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y71_N30
cycloneive_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_combout  = ((!\address[1]~input_o  & (\address[0]~input_o  & \address[4]~input_o ))) # (!\Add0~12_combout )

	.dataa(\address[1]~input_o ),
	.datab(\Add0~12_combout ),
	.datac(\address[0]~input_o ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~13 .lut_mask = 16'h7333;
defparam \Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N16
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\Equal0~0_combout  & ((\Add0~13_combout  & (\Add0~10  & VCC)) # (!\Add0~13_combout  & (!\Add0~10 )))) # (!\Equal0~0_combout  & ((\Add0~13_combout  & (!\Add0~10 )) # (!\Add0~13_combout  & ((\Add0~10 ) # (GND)))))
// \Add0~15  = CARRY((\Equal0~0_combout  & (!\Add0~13_combout  & !\Add0~10 )) # (!\Equal0~0_combout  & ((!\Add0~10 ) # (!\Add0~13_combout ))))

	.dataa(\Equal0~0_combout ),
	.datab(\Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~10 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h9617;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N2
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\address1[0]~0_combout  & ((\out~52_combout  & (\Add0~14_combout )) # (!\out~52_combout  & ((\address[4]~input_o )))))

	.dataa(\address1[0]~0_combout ),
	.datab(\Add0~14_combout ),
	.datac(\out~52_combout ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h8A80;
defparam \Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N4
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = ((\address[5]~input_o  & (!\address[1]~input_o  & \address[0]~input_o ))) # (!\Add0~17_combout )

	.dataa(\address[5]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\Add0~17_combout ),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h2F0F;
defparam \Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N18
cycloneive_lcell_comb \Add0~19 (
// Equation(s):
// \Add0~19_combout  = ((\Equal0~0_combout  $ (\Add0~18_combout  $ (!\Add0~15 )))) # (GND)
// \Add0~20  = CARRY((\Equal0~0_combout  & ((\Add0~18_combout ) # (!\Add0~15 ))) # (!\Equal0~0_combout  & (\Add0~18_combout  & !\Add0~15 )))

	.dataa(\Equal0~0_combout ),
	.datab(\Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~19_combout ),
	.cout(\Add0~20 ));
// synopsys translate_off
defparam \Add0~19 .lut_mask = 16'h698E;
defparam \Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N8
cycloneive_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_combout  = (\address1[0]~0_combout  & ((\out~52_combout  & (\Add0~19_combout )) # (!\out~52_combout  & ((\address[5]~input_o )))))

	.dataa(\out~52_combout ),
	.datab(\Add0~19_combout ),
	.datac(\address[5]~input_o ),
	.datad(\address1[0]~0_combout ),
	.cin(gnd),
	.combout(\Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~21 .lut_mask = 16'hD800;
defparam \Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N2
cycloneive_lcell_comb \Add0~23 (
// Equation(s):
// \Add0~23_combout  = ((!\address[1]~input_o  & (\address[0]~input_o  & \address[6]~input_o ))) # (!\Add0~22_combout )

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\address[6]~input_o ),
	.datad(\Add0~22_combout ),
	.cin(gnd),
	.combout(\Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~23 .lut_mask = 16'h40FF;
defparam \Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N20
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (\Equal0~0_combout  & ((\Add0~23_combout  & (\Add0~20  & VCC)) # (!\Add0~23_combout  & (!\Add0~20 )))) # (!\Equal0~0_combout  & ((\Add0~23_combout  & (!\Add0~20 )) # (!\Add0~23_combout  & ((\Add0~20 ) # (GND)))))
// \Add0~25  = CARRY((\Equal0~0_combout  & (!\Add0~23_combout  & !\Add0~20 )) # (!\Equal0~0_combout  & ((!\Add0~20 ) # (!\Add0~23_combout ))))

	.dataa(\Equal0~0_combout ),
	.datab(\Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~20 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h9617;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N30
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\address1[0]~0_combout  & ((\out~52_combout  & (\Add0~24_combout )) # (!\out~52_combout  & ((\address[6]~input_o )))))

	.dataa(\out~52_combout ),
	.datab(\Add0~24_combout ),
	.datac(\address[6]~input_o ),
	.datad(\address1[0]~0_combout ),
	.cin(gnd),
	.combout(\Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'hD800;
defparam \Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N0
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (\address[1]~input_o  & (((!\address[0]~input_o  & \Add13~12_combout )))) # (!\address[1]~input_o  & (\address[7]~input_o  & (\address[0]~input_o )))

	.dataa(\address[1]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\address[0]~input_o ),
	.datad(\Add13~12_combout ),
	.cin(gnd),
	.combout(\Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h4A40;
defparam \Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N26
cycloneive_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_combout  = (\Add0~28_combout ) # ((\Add22~12_combout  & (\address[1]~input_o  $ (!\address[0]~input_o ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\Add22~12_combout ),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~29 .lut_mask = 16'hFF90;
defparam \Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N22
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = \Add0~29_combout  $ (\Add0~25  $ (!\Equal0~0_combout ))

	.dataa(\Add0~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal0~0_combout ),
	.cin(\Add0~25 ),
	.combout(\Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5AA5;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N6
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (\address1[0]~0_combout  & ((\Add0~27_combout ) # ((\out~52_combout  & \Add0~30_combout ))))

	.dataa(\out~52_combout ),
	.datab(\Add0~27_combout ),
	.datac(\Add0~30_combout ),
	.datad(\address1[0]~0_combout ),
	.cin(gnd),
	.combout(\Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hEC00;
defparam \Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N22
cycloneive_io_ibuf \in[17]~input (
	.i(in[17]),
	.ibar(gnd),
	.o(\in[17]~input_o ));
// synopsys translate_off
defparam \in[17]~input .bus_hold = "false";
defparam \in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N22
cycloneive_io_ibuf \in[18]~input (
	.i(in[18]),
	.ibar(gnd),
	.o(\in[18]~input_o ));
// synopsys translate_off
defparam \in[18]~input .bus_hold = "false";
defparam \in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N15
cycloneive_io_ibuf \in[19]~input (
	.i(in[19]),
	.ibar(gnd),
	.o(\in[19]~input_o ));
// synopsys translate_off
defparam \in[19]~input .bus_hold = "false";
defparam \in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \in[20]~input (
	.i(in[20]),
	.ibar(gnd),
	.o(\in[20]~input_o ));
// synopsys translate_off
defparam \in[20]~input .bus_hold = "false";
defparam \in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \in[21]~input (
	.i(in[21]),
	.ibar(gnd),
	.o(\in[21]~input_o ));
// synopsys translate_off
defparam \in[21]~input .bus_hold = "false";
defparam \in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N15
cycloneive_io_ibuf \in[22]~input (
	.i(in[22]),
	.ibar(gnd),
	.o(\in[22]~input_o ));
// synopsys translate_off
defparam \in[22]~input .bus_hold = "false";
defparam \in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \in[23]~input (
	.i(in[23]),
	.ibar(gnd),
	.o(\in[23]~input_o ));
// synopsys translate_off
defparam \in[23]~input .bus_hold = "false";
defparam \in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y70_N0
cycloneive_ram_block \mem1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\mem1wren~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\in[23]~input_o ,\in[22]~input_o ,\in[21]~input_o ,\in[20]~input_o ,\in[19]~input_o ,\in[18]~input_o ,\in[17]~input_o ,\in[16]~input_o }),
	.portaaddr({\Add0~32_combout ,\Add0~26_combout ,\Add0~21_combout ,\Add0~16_combout ,\Add0~11_combout ,\Add0~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MemoryModule1.mif";
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemoryModule1:mem1|altsyncram:altsyncram_component|altsyncram_b5i1:auto_generated|ALTSYNCRAM";
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mem1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1152'h0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC0033000CC;
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N8
cycloneive_lcell_comb \mem2wren~0 (
// Equation(s):
// \mem2wren~0_combout  = (\width[1]~input_o ) # ((\address[0]~input_o  & (!\address[1]~input_o  & \width[0]~input_o )) # (!\address[0]~input_o  & (\address[1]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\width[1]~input_o ),
	.datad(\width[0]~input_o ),
	.cin(gnd),
	.combout(\mem2wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2wren~0 .lut_mask = 16'hF6F4;
defparam \mem2wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N2
cycloneive_lcell_comb \mem2wren~1 (
// Equation(s):
// \mem2wren~1_combout  = (\wren~input_o  & \mem2wren~0_combout )

	.dataa(gnd),
	.datab(\wren~input_o ),
	.datac(\mem2wren~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem2wren~1 .lut_mask = 16'hC0C0;
defparam \mem2wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \in[8]~input (
	.i(in[8]),
	.ibar(gnd),
	.o(\in[8]~input_o ));
// synopsys translate_off
defparam \in[8]~input .bus_hold = "false";
defparam \in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N20
cycloneive_lcell_comb \address2[1]~0 (
// Equation(s):
// \address2[1]~0_combout  = (\address[0]~input_o  & ((\width[1]~input_o ) # ((!\address[1]~input_o  & \width[0]~input_o )))) # (!\address[0]~input_o  & (((\address[1]~input_o ))))

	.dataa(\width[1]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\address[0]~input_o ),
	.datad(\width[0]~input_o ),
	.cin(gnd),
	.combout(\address2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \address2[1]~0 .lut_mask = 16'hBCAC;
defparam \address2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N30
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (\Add22~0_combout  & (\address[2]~input_o )) # (!\Add22~0_combout  & ((\Add22~2_combout )))

	.dataa(\address[2]~input_o ),
	.datab(\Add22~2_combout ),
	.datac(\Add22~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'hACAC;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N28
cycloneive_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_combout  = (\Add22~0_combout  & \address[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add22~0_combout ),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~1 .lut_mask = 16'hF000;
defparam \Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N8
cycloneive_lcell_comb \Add2~3 (
// Equation(s):
// \Add2~3_cout  = CARRY((!\address[1]~input_o  & \address[0]~input_o ))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add2~3_cout ));
// synopsys translate_off
defparam \Add2~3 .lut_mask = 16'h0044;
defparam \Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N10
cycloneive_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_cout  = CARRY((\Add2~1_combout  & (!\Add22~0_combout  & !\Add2~3_cout )) # (!\Add2~1_combout  & ((!\Add2~3_cout ) # (!\Add22~0_combout ))))

	.dataa(\Add2~1_combout ),
	.datab(\Add22~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3_cout ),
	.combout(),
	.cout(\Add2~5_cout ));
// synopsys translate_off
defparam \Add2~5 .lut_mask = 16'h0017;
defparam \Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N12
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\Add2~0_combout  & ((GND) # (!\Add2~5_cout ))) # (!\Add2~0_combout  & (\Add2~5_cout  $ (GND)))
// \Add2~7  = CARRY((\Add2~0_combout ) # (!\Add2~5_cout ))

	.dataa(\Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5_cout ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h5AAF;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N30
cycloneive_lcell_comb \address2[0]~1 (
// Equation(s):
// \address2[0]~1_combout  = (\address[2]~input_o  & ((\Add5~8_combout ) # ((\address2[1]~0_combout  & \Add2~6_combout )))) # (!\address[2]~input_o  & (\address2[1]~0_combout  & ((\Add2~6_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\address2[1]~0_combout ),
	.datac(\Add5~8_combout ),
	.datad(\Add2~6_combout ),
	.cin(gnd),
	.combout(\address2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \address2[0]~1 .lut_mask = 16'hECA0;
defparam \address2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N26
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (\Add22~0_combout  & ((\address[3]~input_o ))) # (!\Add22~0_combout  & (\Add22~4_combout ))

	.dataa(gnd),
	.datab(\Add22~4_combout ),
	.datac(\Add22~0_combout ),
	.datad(\address[3]~input_o ),
	.cin(gnd),
	.combout(\Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hFC0C;
defparam \Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N14
cycloneive_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_combout  = (\Add2~8_combout  & ((\Add22~0_combout  & (\Add2~7  & VCC)) # (!\Add22~0_combout  & (!\Add2~7 )))) # (!\Add2~8_combout  & ((\Add22~0_combout  & (!\Add2~7 )) # (!\Add22~0_combout  & ((\Add2~7 ) # (GND)))))
// \Add2~10  = CARRY((\Add2~8_combout  & (!\Add22~0_combout  & !\Add2~7 )) # (!\Add2~8_combout  & ((!\Add2~7 ) # (!\Add22~0_combout ))))

	.dataa(\Add2~8_combout ),
	.datab(\Add22~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~9_combout ),
	.cout(\Add2~10 ));
// synopsys translate_off
defparam \Add2~9 .lut_mask = 16'h9617;
defparam \Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N16
cycloneive_lcell_comb \address2[1]~2 (
// Equation(s):
// \address2[1]~2_combout  = (\Add2~9_combout  & ((\address2[1]~0_combout ) # ((\Add5~8_combout  & \address[3]~input_o )))) # (!\Add2~9_combout  & (((\Add5~8_combout  & \address[3]~input_o ))))

	.dataa(\Add2~9_combout ),
	.datab(\address2[1]~0_combout ),
	.datac(\Add5~8_combout ),
	.datad(\address[3]~input_o ),
	.cin(gnd),
	.combout(\address2[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \address2[1]~2 .lut_mask = 16'hF888;
defparam \address2[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N4
cycloneive_lcell_comb \Add2~11 (
// Equation(s):
// \Add2~11_combout  = (\Add22~0_combout  & ((\address[4]~input_o ))) # (!\Add22~0_combout  & (\Add22~6_combout ))

	.dataa(gnd),
	.datab(\Add22~6_combout ),
	.datac(\Add22~0_combout ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~11 .lut_mask = 16'hFC0C;
defparam \Add2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N16
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = ((\Add2~11_combout  $ (\Add22~0_combout  $ (!\Add2~10 )))) # (GND)
// \Add2~13  = CARRY((\Add2~11_combout  & ((\Add22~0_combout ) # (!\Add2~10 ))) # (!\Add2~11_combout  & (\Add22~0_combout  & !\Add2~10 )))

	.dataa(\Add2~11_combout ),
	.datab(\Add22~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~10 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h698E;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N10
cycloneive_lcell_comb \address2[2]~3 (
// Equation(s):
// \address2[2]~3_combout  = (\Add5~8_combout  & ((\address[4]~input_o ) # ((\address2[1]~0_combout  & \Add2~12_combout )))) # (!\Add5~8_combout  & (\address2[1]~0_combout  & (\Add2~12_combout )))

	.dataa(\Add5~8_combout ),
	.datab(\address2[1]~0_combout ),
	.datac(\Add2~12_combout ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\address2[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \address2[2]~3 .lut_mask = 16'hEAC0;
defparam \address2[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N6
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (\Add22~0_combout  & ((\address[5]~input_o ))) # (!\Add22~0_combout  & (\Add22~8_combout ))

	.dataa(\Add22~8_combout ),
	.datab(\address[5]~input_o ),
	.datac(\Add22~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'hCACA;
defparam \Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N18
cycloneive_lcell_comb \Add2~15 (
// Equation(s):
// \Add2~15_combout  = (\Add2~14_combout  & ((\Add22~0_combout  & (\Add2~13  & VCC)) # (!\Add22~0_combout  & (!\Add2~13 )))) # (!\Add2~14_combout  & ((\Add22~0_combout  & (!\Add2~13 )) # (!\Add22~0_combout  & ((\Add2~13 ) # (GND)))))
// \Add2~16  = CARRY((\Add2~14_combout  & (!\Add22~0_combout  & !\Add2~13 )) # (!\Add2~14_combout  & ((!\Add2~13 ) # (!\Add22~0_combout ))))

	.dataa(\Add2~14_combout ),
	.datab(\Add22~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~15_combout ),
	.cout(\Add2~16 ));
// synopsys translate_off
defparam \Add2~15 .lut_mask = 16'h9617;
defparam \Add2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N4
cycloneive_lcell_comb \address2[3]~4 (
// Equation(s):
// \address2[3]~4_combout  = (\Add5~8_combout  & ((\address[5]~input_o ) # ((\address2[1]~0_combout  & \Add2~15_combout )))) # (!\Add5~8_combout  & (\address2[1]~0_combout  & (\Add2~15_combout )))

	.dataa(\Add5~8_combout ),
	.datab(\address2[1]~0_combout ),
	.datac(\Add2~15_combout ),
	.datad(\address[5]~input_o ),
	.cin(gnd),
	.combout(\address2[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \address2[3]~4 .lut_mask = 16'hEAC0;
defparam \address2[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N0
cycloneive_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_combout  = (\Add22~0_combout  & (\address[6]~input_o )) # (!\Add22~0_combout  & ((\Add22~10_combout )))

	.dataa(gnd),
	.datab(\address[6]~input_o ),
	.datac(\Add22~0_combout ),
	.datad(\Add22~10_combout ),
	.cin(gnd),
	.combout(\Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~17 .lut_mask = 16'hCFC0;
defparam \Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N20
cycloneive_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = ((\Add2~17_combout  $ (\Add22~0_combout  $ (!\Add2~16 )))) # (GND)
// \Add2~19  = CARRY((\Add2~17_combout  & ((\Add22~0_combout ) # (!\Add2~16 ))) # (!\Add2~17_combout  & (\Add22~0_combout  & !\Add2~16 )))

	.dataa(\Add2~17_combout ),
	.datab(\Add22~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~16 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h698E;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N22
cycloneive_lcell_comb \address2[4]~5 (
// Equation(s):
// \address2[4]~5_combout  = (\address[6]~input_o  & ((\Add5~8_combout ) # ((\address2[1]~0_combout  & \Add2~18_combout )))) # (!\address[6]~input_o  & (\address2[1]~0_combout  & ((\Add2~18_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\address2[1]~0_combout ),
	.datac(\Add5~8_combout ),
	.datad(\Add2~18_combout ),
	.cin(gnd),
	.combout(\address2[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \address2[4]~5 .lut_mask = 16'hECA0;
defparam \address2[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N2
cycloneive_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (\Add22~0_combout  & (\address[7]~input_o )) # (!\Add22~0_combout  & ((\Add22~12_combout )))

	.dataa(gnd),
	.datab(\address[7]~input_o ),
	.datac(\Add22~0_combout ),
	.datad(\Add22~12_combout ),
	.cin(gnd),
	.combout(\Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'hCFC0;
defparam \Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N22
cycloneive_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_combout  = \Add22~0_combout  $ (\Add2~19  $ (\Add2~20_combout ))

	.dataa(gnd),
	.datab(\Add22~0_combout ),
	.datac(gnd),
	.datad(\Add2~20_combout ),
	.cin(\Add2~19 ),
	.combout(\Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~21 .lut_mask = 16'hC33C;
defparam \Add2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N12
cycloneive_lcell_comb \address2[5]~6 (
// Equation(s):
// \address2[5]~6_combout  = (\Add5~8_combout  & ((\address[7]~input_o ) # ((\address2[1]~0_combout  & \Add2~21_combout )))) # (!\Add5~8_combout  & (\address2[1]~0_combout  & (\Add2~21_combout )))

	.dataa(\Add5~8_combout ),
	.datab(\address2[1]~0_combout ),
	.datac(\Add2~21_combout ),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\address2[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \address2[5]~6 .lut_mask = 16'hEAC0;
defparam \address2[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \in[9]~input (
	.i(in[9]),
	.ibar(gnd),
	.o(\in[9]~input_o ));
// synopsys translate_off
defparam \in[9]~input .bus_hold = "false";
defparam \in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \in[10]~input (
	.i(in[10]),
	.ibar(gnd),
	.o(\in[10]~input_o ));
// synopsys translate_off
defparam \in[10]~input .bus_hold = "false";
defparam \in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \in[11]~input (
	.i(in[11]),
	.ibar(gnd),
	.o(\in[11]~input_o ));
// synopsys translate_off
defparam \in[11]~input .bus_hold = "false";
defparam \in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \in[12]~input (
	.i(in[12]),
	.ibar(gnd),
	.o(\in[12]~input_o ));
// synopsys translate_off
defparam \in[12]~input .bus_hold = "false";
defparam \in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \in[13]~input (
	.i(in[13]),
	.ibar(gnd),
	.o(\in[13]~input_o ));
// synopsys translate_off
defparam \in[13]~input .bus_hold = "false";
defparam \in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \in[14]~input (
	.i(in[14]),
	.ibar(gnd),
	.o(\in[14]~input_o ));
// synopsys translate_off
defparam \in[14]~input .bus_hold = "false";
defparam \in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \in[15]~input (
	.i(in[15]),
	.ibar(gnd),
	.o(\in[15]~input_o ));
// synopsys translate_off
defparam \in[15]~input .bus_hold = "false";
defparam \in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y69_N0
cycloneive_ram_block \mem2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\mem2wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\in[15]~input_o ,\in[14]~input_o ,\in[13]~input_o ,\in[12]~input_o ,\in[11]~input_o ,\in[10]~input_o ,\in[9]~input_o ,\in[8]~input_o }),
	.portaaddr({\address2[5]~6_combout ,\address2[4]~5_combout ,\address2[3]~4_combout ,\address2[2]~3_combout ,\address2[1]~2_combout ,\address2[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MemoryModule2.mif";
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemoryModule2:mem2|altsyncram:altsyncram_component|altsyncram_c5i1:auto_generated|ALTSYNCRAM";
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mem2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1152'h003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0003C000F0;
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N28
cycloneive_lcell_comb \out~2 (
// Equation(s):
// \out~2_combout  = (\out~1_combout  & (((\out~0_combout ) # (\mem2|altsyncram_component|auto_generated|q_a [0])))) # (!\out~1_combout  & (\mem1|altsyncram_component|auto_generated|q_a [0] & (!\out~0_combout )))

	.dataa(\out~1_combout ),
	.datab(\mem1|altsyncram_component|auto_generated|q_a [0]),
	.datac(\out~0_combout ),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\out~2_combout ),
	.cout());
// synopsys translate_off
defparam \out~2 .lut_mask = 16'hAEA4;
defparam \out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N2
cycloneive_lcell_comb \out~3 (
// Equation(s):
// \out~3_combout  = (\out~0_combout  & ((\out~2_combout  & ((\mem0|altsyncram_component|auto_generated|q_a [0]))) # (!\out~2_combout  & (\mem3|altsyncram_component|auto_generated|q_a [0])))) # (!\out~0_combout  & (((\out~2_combout ))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [0]),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [0]),
	.datac(\out~0_combout ),
	.datad(\out~2_combout ),
	.cin(gnd),
	.combout(\out~3_combout ),
	.cout());
// synopsys translate_off
defparam \out~3 .lut_mask = 16'hCFA0;
defparam \out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N8
cycloneive_lcell_comb \out~4 (
// Equation(s):
// \out~4_combout  = (\out~1_combout  & (((\out~0_combout )))) # (!\out~1_combout  & ((\out~0_combout  & (\mem3|altsyncram_component|auto_generated|q_a [1])) # (!\out~0_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\out~1_combout ),
	.datac(\mem1|altsyncram_component|auto_generated|q_a [1]),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(\out~4_combout ),
	.cout());
// synopsys translate_off
defparam \out~4 .lut_mask = 16'hEE30;
defparam \out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N26
cycloneive_lcell_comb \out~5 (
// Equation(s):
// \out~5_combout  = (\out~4_combout  & (((\mem0|altsyncram_component|auto_generated|q_a [1]) # (!\out~1_combout )))) # (!\out~4_combout  & (\mem2|altsyncram_component|auto_generated|q_a [1] & ((\out~1_combout ))))

	.dataa(\mem2|altsyncram_component|auto_generated|q_a [1]),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [1]),
	.datac(\out~4_combout ),
	.datad(\out~1_combout ),
	.cin(gnd),
	.combout(\out~5_combout ),
	.cout());
// synopsys translate_off
defparam \out~5 .lut_mask = 16'hCAF0;
defparam \out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N28
cycloneive_lcell_comb \out~6 (
// Equation(s):
// \out~6_combout  = (\out~0_combout  & (((\out~1_combout )))) # (!\out~0_combout  & ((\out~1_combout  & (\mem2|altsyncram_component|auto_generated|q_a [2])) # (!\out~1_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\mem2|altsyncram_component|auto_generated|q_a [2]),
	.datab(\out~0_combout ),
	.datac(\out~1_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\out~6_combout ),
	.cout());
// synopsys translate_off
defparam \out~6 .lut_mask = 16'hE3E0;
defparam \out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N30
cycloneive_lcell_comb \out~7 (
// Equation(s):
// \out~7_combout  = (\out~0_combout  & ((\out~6_combout  & ((\mem0|altsyncram_component|auto_generated|q_a [2]))) # (!\out~6_combout  & (\mem3|altsyncram_component|auto_generated|q_a [2])))) # (!\out~0_combout  & (((\out~6_combout ))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [2]),
	.datab(\out~0_combout ),
	.datac(\mem0|altsyncram_component|auto_generated|q_a [2]),
	.datad(\out~6_combout ),
	.cin(gnd),
	.combout(\out~7_combout ),
	.cout());
// synopsys translate_off
defparam \out~7 .lut_mask = 16'hF388;
defparam \out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N0
cycloneive_lcell_comb \out~8 (
// Equation(s):
// \out~8_combout  = (\out~0_combout  & ((\mem3|altsyncram_component|auto_generated|q_a [3]) # ((\out~1_combout )))) # (!\out~0_combout  & (((!\out~1_combout  & \mem1|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [3]),
	.datab(\out~0_combout ),
	.datac(\out~1_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\out~8_combout ),
	.cout());
// synopsys translate_off
defparam \out~8 .lut_mask = 16'hCBC8;
defparam \out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N26
cycloneive_lcell_comb \out~9 (
// Equation(s):
// \out~9_combout  = (\out~8_combout  & ((\mem0|altsyncram_component|auto_generated|q_a [3]) # ((!\out~1_combout )))) # (!\out~8_combout  & (((\out~1_combout  & \mem2|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\mem0|altsyncram_component|auto_generated|q_a [3]),
	.datab(\out~8_combout ),
	.datac(\out~1_combout ),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\out~9_combout ),
	.cout());
// synopsys translate_off
defparam \out~9 .lut_mask = 16'hBC8C;
defparam \out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N4
cycloneive_lcell_comb \out~10 (
// Equation(s):
// \out~10_combout  = (\out~1_combout  & (((\mem2|altsyncram_component|auto_generated|q_a [4]) # (\out~0_combout )))) # (!\out~1_combout  & (\mem1|altsyncram_component|auto_generated|q_a [4] & ((!\out~0_combout ))))

	.dataa(\mem1|altsyncram_component|auto_generated|q_a [4]),
	.datab(\out~1_combout ),
	.datac(\mem2|altsyncram_component|auto_generated|q_a [4]),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(\out~10_combout ),
	.cout());
// synopsys translate_off
defparam \out~10 .lut_mask = 16'hCCE2;
defparam \out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N18
cycloneive_lcell_comb \out~11 (
// Equation(s):
// \out~11_combout  = (\out~10_combout  & (((\mem0|altsyncram_component|auto_generated|q_a [4]) # (!\out~0_combout )))) # (!\out~10_combout  & (\mem3|altsyncram_component|auto_generated|q_a [4] & ((\out~0_combout ))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [4]),
	.datab(\out~10_combout ),
	.datac(\mem0|altsyncram_component|auto_generated|q_a [4]),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(\out~11_combout ),
	.cout());
// synopsys translate_off
defparam \out~11 .lut_mask = 16'hE2CC;
defparam \out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N4
cycloneive_lcell_comb \out~12 (
// Equation(s):
// \out~12_combout  = (\out~1_combout  & (((\out~0_combout )))) # (!\out~1_combout  & ((\out~0_combout  & ((\mem3|altsyncram_component|auto_generated|q_a [5]))) # (!\out~0_combout  & (\mem1|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\mem1|altsyncram_component|auto_generated|q_a [5]),
	.datab(\out~1_combout ),
	.datac(\mem3|altsyncram_component|auto_generated|q_a [5]),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(\out~12_combout ),
	.cout());
// synopsys translate_off
defparam \out~12 .lut_mask = 16'hFC22;
defparam \out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N10
cycloneive_lcell_comb \out~13 (
// Equation(s):
// \out~13_combout  = (\out~1_combout  & ((\out~12_combout  & (\mem0|altsyncram_component|auto_generated|q_a [5])) # (!\out~12_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [5]))))) # (!\out~1_combout  & (((\out~12_combout ))))

	.dataa(\mem0|altsyncram_component|auto_generated|q_a [5]),
	.datab(\out~1_combout ),
	.datac(\out~12_combout ),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\out~13_combout ),
	.cout());
// synopsys translate_off
defparam \out~13 .lut_mask = 16'hBCB0;
defparam \out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N24
cycloneive_lcell_comb \out~14 (
// Equation(s):
// \out~14_combout  = (\out~1_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [6]) # ((\out~0_combout )))) # (!\out~1_combout  & (((!\out~0_combout  & \mem1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\out~1_combout ),
	.datab(\mem2|altsyncram_component|auto_generated|q_a [6]),
	.datac(\out~0_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\out~14_combout ),
	.cout());
// synopsys translate_off
defparam \out~14 .lut_mask = 16'hADA8;
defparam \out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N6
cycloneive_lcell_comb \out~15 (
// Equation(s):
// \out~15_combout  = (\out~0_combout  & ((\out~14_combout  & ((\mem0|altsyncram_component|auto_generated|q_a [6]))) # (!\out~14_combout  & (\mem3|altsyncram_component|auto_generated|q_a [6])))) # (!\out~0_combout  & (((\out~14_combout ))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [6]),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\out~0_combout ),
	.datad(\out~14_combout ),
	.cin(gnd),
	.combout(\out~15_combout ),
	.cout());
// synopsys translate_off
defparam \out~15 .lut_mask = 16'hCFA0;
defparam \out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N4
cycloneive_lcell_comb \out~16 (
// Equation(s):
// \out~16_combout  = (\out~0_combout  & ((\mem3|altsyncram_component|auto_generated|q_a [7]) # ((\out~1_combout )))) # (!\out~0_combout  & (((!\out~1_combout  & \mem1|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [7]),
	.datab(\out~0_combout ),
	.datac(\out~1_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\out~16_combout ),
	.cout());
// synopsys translate_off
defparam \out~16 .lut_mask = 16'hCBC8;
defparam \out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N14
cycloneive_lcell_comb \out~17 (
// Equation(s):
// \out~17_combout  = (\out~16_combout  & ((\mem0|altsyncram_component|auto_generated|q_a [7]) # ((!\out~1_combout )))) # (!\out~16_combout  & (((\out~1_combout  & \mem2|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\mem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\out~16_combout ),
	.datac(\out~1_combout ),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\out~17_combout ),
	.cout());
// synopsys translate_off
defparam \out~17 .lut_mask = 16'hBC8C;
defparam \out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N4
cycloneive_lcell_comb \out~28 (
// Equation(s):
// \out~28_combout  = (!\address[0]~input_o  & ((\address[1]~input_o  & (!\width[1]~input_o  & \width[0]~input_o )) # (!\address[1]~input_o  & (\width[1]~input_o ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\width[1]~input_o ),
	.datad(\width[0]~input_o ),
	.cin(gnd),
	.combout(\out~28_combout ),
	.cout());
// synopsys translate_off
defparam \out~28 .lut_mask = 16'h1410;
defparam \out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N0
cycloneive_lcell_comb \out~18 (
// Equation(s):
// \out~18_combout  = (\address[1]~input_o  & (\width[1]~input_o )) # (!\address[1]~input_o  & (!\width[1]~input_o  & \width[0]~input_o ))

	.dataa(gnd),
	.datab(\address[1]~input_o ),
	.datac(\width[1]~input_o ),
	.datad(\width[0]~input_o ),
	.cin(gnd),
	.combout(\out~18_combout ),
	.cout());
// synopsys translate_off
defparam \out~18 .lut_mask = 16'hC3C0;
defparam \out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N14
cycloneive_lcell_comb \out~19 (
// Equation(s):
// \out~19_combout  = (\width[1]~input_o  & (\address[0]~input_o  $ ((\address[1]~input_o )))) # (!\width[1]~input_o  & (\width[0]~input_o  & (\address[0]~input_o  $ (!\address[1]~input_o ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\width[1]~input_o ),
	.datad(\width[0]~input_o ),
	.cin(gnd),
	.combout(\out~19_combout ),
	.cout());
// synopsys translate_off
defparam \out~19 .lut_mask = 16'h6960;
defparam \out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \sign~input (
	.i(sign),
	.ibar(gnd),
	.o(\sign~input_o ));
// synopsys translate_off
defparam \sign~input .bus_hold = "false";
defparam \sign~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N4
cycloneive_lcell_comb \out~22 (
// Equation(s):
// \out~22_combout  = (\mem0|altsyncram_component|auto_generated|q_a [7] & \sign~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\sign~input_o ),
	.cin(gnd),
	.combout(\out~22_combout ),
	.cout());
// synopsys translate_off
defparam \out~22 .lut_mask = 16'hF000;
defparam \out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N6
cycloneive_lcell_comb \out~21 (
// Equation(s):
// \out~21_combout  = (\sign~input_o  & \mem2|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(\sign~input_o ),
	.datac(gnd),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\out~21_combout ),
	.cout());
// synopsys translate_off
defparam \out~21 .lut_mask = 16'hCC00;
defparam \out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N10
cycloneive_lcell_comb \out~23 (
// Equation(s):
// \out~23_combout  = (\address[1]~input_o  & (((\address[0]~input_o ) # (\out~21_combout )))) # (!\address[1]~input_o  & (\out~22_combout  & (!\address[0]~input_o )))

	.dataa(\address[1]~input_o ),
	.datab(\out~22_combout ),
	.datac(\address[0]~input_o ),
	.datad(\out~21_combout ),
	.cin(gnd),
	.combout(\out~23_combout ),
	.cout());
// synopsys translate_off
defparam \out~23 .lut_mask = 16'hAEA4;
defparam \out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N0
cycloneive_lcell_comb \out~24 (
// Equation(s):
// \out~24_combout  = (\mem3|altsyncram_component|auto_generated|q_a [7] & \sign~input_o )

	.dataa(gnd),
	.datab(\mem3|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\sign~input_o ),
	.cin(gnd),
	.combout(\out~24_combout ),
	.cout());
// synopsys translate_off
defparam \out~24 .lut_mask = 16'hCC00;
defparam \out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N24
cycloneive_lcell_comb \out~20 (
// Equation(s):
// \out~20_combout  = (\sign~input_o  & \mem1|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(\sign~input_o ),
	.datac(gnd),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\out~20_combout ),
	.cout());
// synopsys translate_off
defparam \out~20 .lut_mask = 16'hCC00;
defparam \out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N30
cycloneive_lcell_comb \out~25 (
// Equation(s):
// \out~25_combout  = (\out~23_combout  & ((\out~24_combout ) # ((!\address[0]~input_o )))) # (!\out~23_combout  & (((\address[0]~input_o  & \out~20_combout ))))

	.dataa(\out~23_combout ),
	.datab(\out~24_combout ),
	.datac(\address[0]~input_o ),
	.datad(\out~20_combout ),
	.cin(gnd),
	.combout(\out~25_combout ),
	.cout());
// synopsys translate_off
defparam \out~25 .lut_mask = 16'hDA8A;
defparam \out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N8
cycloneive_lcell_comb \out~26 (
// Equation(s):
// \out~26_combout  = (\out~18_combout  & (\out~19_combout )) # (!\out~18_combout  & ((\out~19_combout  & (\mem3|altsyncram_component|auto_generated|q_a [0])) # (!\out~19_combout  & ((\out~25_combout )))))

	.dataa(\out~18_combout ),
	.datab(\out~19_combout ),
	.datac(\mem3|altsyncram_component|auto_generated|q_a [0]),
	.datad(\out~25_combout ),
	.cin(gnd),
	.combout(\out~26_combout ),
	.cout());
// synopsys translate_off
defparam \out~26 .lut_mask = 16'hD9C8;
defparam \out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N22
cycloneive_lcell_comb \out~27 (
// Equation(s):
// \out~27_combout  = (\out~18_combout  & ((\out~26_combout  & (\mem0|altsyncram_component|auto_generated|q_a [0])) # (!\out~26_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [0]))))) # (!\out~18_combout  & (\out~26_combout ))

	.dataa(\out~18_combout ),
	.datab(\out~26_combout ),
	.datac(\mem0|altsyncram_component|auto_generated|q_a [0]),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\out~27_combout ),
	.cout());
// synopsys translate_off
defparam \out~27 .lut_mask = 16'hE6C4;
defparam \out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N0
cycloneive_lcell_comb \out~29 (
// Equation(s):
// \out~29_combout  = (\out~28_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [0]))) # (!\out~28_combout  & (\out~27_combout ))

	.dataa(gnd),
	.datab(\out~28_combout ),
	.datac(\out~27_combout ),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\out~29_combout ),
	.cout());
// synopsys translate_off
defparam \out~29 .lut_mask = 16'hFC30;
defparam \out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N16
cycloneive_lcell_comb \out~30 (
// Equation(s):
// \out~30_combout  = (\out~18_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [1]) # ((\out~19_combout )))) # (!\out~18_combout  & (((\out~25_combout  & !\out~19_combout ))))

	.dataa(\out~18_combout ),
	.datab(\mem1|altsyncram_component|auto_generated|q_a [1]),
	.datac(\out~25_combout ),
	.datad(\out~19_combout ),
	.cin(gnd),
	.combout(\out~30_combout ),
	.cout());
// synopsys translate_off
defparam \out~30 .lut_mask = 16'hAAD8;
defparam \out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N14
cycloneive_lcell_comb \out~31 (
// Equation(s):
// \out~31_combout  = (\out~30_combout  & (((\mem0|altsyncram_component|auto_generated|q_a [1]) # (!\out~19_combout )))) # (!\out~30_combout  & (\mem3|altsyncram_component|auto_generated|q_a [1] & ((\out~19_combout ))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [1]),
	.datac(\out~30_combout ),
	.datad(\out~19_combout ),
	.cin(gnd),
	.combout(\out~31_combout ),
	.cout());
// synopsys translate_off
defparam \out~31 .lut_mask = 16'hCAF0;
defparam \out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N12
cycloneive_lcell_comb \out~32 (
// Equation(s):
// \out~32_combout  = (\out~28_combout  & (\mem2|altsyncram_component|auto_generated|q_a [1])) # (!\out~28_combout  & ((\out~31_combout )))

	.dataa(\mem2|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(\out~31_combout ),
	.datad(\out~28_combout ),
	.cin(gnd),
	.combout(\out~32_combout ),
	.cout());
// synopsys translate_off
defparam \out~32 .lut_mask = 16'hAAF0;
defparam \out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N12
cycloneive_lcell_comb \out~33 (
// Equation(s):
// \out~33_combout  = (\out~19_combout  & (((\mem3|altsyncram_component|auto_generated|q_a [2]) # (\out~18_combout )))) # (!\out~19_combout  & (\out~25_combout  & ((!\out~18_combout ))))

	.dataa(\out~19_combout ),
	.datab(\out~25_combout ),
	.datac(\mem3|altsyncram_component|auto_generated|q_a [2]),
	.datad(\out~18_combout ),
	.cin(gnd),
	.combout(\out~33_combout ),
	.cout());
// synopsys translate_off
defparam \out~33 .lut_mask = 16'hAAE4;
defparam \out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N14
cycloneive_lcell_comb \out~34 (
// Equation(s):
// \out~34_combout  = (\out~33_combout  & (((\mem0|altsyncram_component|auto_generated|q_a [2])) # (!\out~18_combout ))) # (!\out~33_combout  & (\out~18_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\out~33_combout ),
	.datab(\out~18_combout ),
	.datac(\mem0|altsyncram_component|auto_generated|q_a [2]),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\out~34_combout ),
	.cout());
// synopsys translate_off
defparam \out~34 .lut_mask = 16'hE6A2;
defparam \out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N12
cycloneive_lcell_comb \out~35 (
// Equation(s):
// \out~35_combout  = (\out~28_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [2]))) # (!\out~28_combout  & (\out~34_combout ))

	.dataa(\out~34_combout ),
	.datab(gnd),
	.datac(\out~28_combout ),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\out~35_combout ),
	.cout());
// synopsys translate_off
defparam \out~35 .lut_mask = 16'hFA0A;
defparam \out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N16
cycloneive_lcell_comb \out~36 (
// Equation(s):
// \out~36_combout  = (\out~19_combout  & (\out~18_combout )) # (!\out~19_combout  & ((\out~18_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [3]))) # (!\out~18_combout  & (\out~25_combout ))))

	.dataa(\out~19_combout ),
	.datab(\out~18_combout ),
	.datac(\out~25_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\out~36_combout ),
	.cout());
// synopsys translate_off
defparam \out~36 .lut_mask = 16'hDC98;
defparam \out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N6
cycloneive_lcell_comb \out~37 (
// Equation(s):
// \out~37_combout  = (\out~19_combout  & ((\out~36_combout  & (\mem0|altsyncram_component|auto_generated|q_a [3])) # (!\out~36_combout  & ((\mem3|altsyncram_component|auto_generated|q_a [3]))))) # (!\out~19_combout  & (((\out~36_combout ))))

	.dataa(\mem0|altsyncram_component|auto_generated|q_a [3]),
	.datab(\out~19_combout ),
	.datac(\mem3|altsyncram_component|auto_generated|q_a [3]),
	.datad(\out~36_combout ),
	.cin(gnd),
	.combout(\out~37_combout ),
	.cout());
// synopsys translate_off
defparam \out~37 .lut_mask = 16'hBBC0;
defparam \out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N4
cycloneive_lcell_comb \out~38 (
// Equation(s):
// \out~38_combout  = (\out~28_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [3]))) # (!\out~28_combout  & (\out~37_combout ))

	.dataa(gnd),
	.datab(\out~28_combout ),
	.datac(\out~37_combout ),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\out~38_combout ),
	.cout());
// synopsys translate_off
defparam \out~38 .lut_mask = 16'hFC30;
defparam \out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N24
cycloneive_lcell_comb \out~39 (
// Equation(s):
// \out~39_combout  = (\out~19_combout  & (((\mem3|altsyncram_component|auto_generated|q_a [4]) # (\out~18_combout )))) # (!\out~19_combout  & (\out~25_combout  & ((!\out~18_combout ))))

	.dataa(\out~19_combout ),
	.datab(\out~25_combout ),
	.datac(\mem3|altsyncram_component|auto_generated|q_a [4]),
	.datad(\out~18_combout ),
	.cin(gnd),
	.combout(\out~39_combout ),
	.cout());
// synopsys translate_off
defparam \out~39 .lut_mask = 16'hAAE4;
defparam \out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N22
cycloneive_lcell_comb \out~40 (
// Equation(s):
// \out~40_combout  = (\out~18_combout  & ((\out~39_combout  & (\mem0|altsyncram_component|auto_generated|q_a [4])) # (!\out~39_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [4]))))) # (!\out~18_combout  & (((\out~39_combout ))))

	.dataa(\mem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\out~18_combout ),
	.datac(\mem1|altsyncram_component|auto_generated|q_a [4]),
	.datad(\out~39_combout ),
	.cin(gnd),
	.combout(\out~40_combout ),
	.cout());
// synopsys translate_off
defparam \out~40 .lut_mask = 16'hBBC0;
defparam \out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N6
cycloneive_lcell_comb \out~41 (
// Equation(s):
// \out~41_combout  = (\out~28_combout  & (\mem2|altsyncram_component|auto_generated|q_a [4])) # (!\out~28_combout  & ((\out~40_combout )))

	.dataa(gnd),
	.datab(\out~28_combout ),
	.datac(\mem2|altsyncram_component|auto_generated|q_a [4]),
	.datad(\out~40_combout ),
	.cin(gnd),
	.combout(\out~41_combout ),
	.cout());
// synopsys translate_off
defparam \out~41 .lut_mask = 16'hF3C0;
defparam \out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N6
cycloneive_lcell_comb \out~42 (
// Equation(s):
// \out~42_combout  = (\out~18_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [5]) # ((\out~19_combout )))) # (!\out~18_combout  & (((\out~25_combout  & !\out~19_combout ))))

	.dataa(\mem1|altsyncram_component|auto_generated|q_a [5]),
	.datab(\out~25_combout ),
	.datac(\out~18_combout ),
	.datad(\out~19_combout ),
	.cin(gnd),
	.combout(\out~42_combout ),
	.cout());
// synopsys translate_off
defparam \out~42 .lut_mask = 16'hF0AC;
defparam \out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N28
cycloneive_lcell_comb \out~43 (
// Equation(s):
// \out~43_combout  = (\out~42_combout  & (((\mem0|altsyncram_component|auto_generated|q_a [5]) # (!\out~19_combout )))) # (!\out~42_combout  & (\mem3|altsyncram_component|auto_generated|q_a [5] & ((\out~19_combout ))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [5]),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\out~42_combout ),
	.datad(\out~19_combout ),
	.cin(gnd),
	.combout(\out~43_combout ),
	.cout());
// synopsys translate_off
defparam \out~43 .lut_mask = 16'hCAF0;
defparam \out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N30
cycloneive_lcell_comb \out~44 (
// Equation(s):
// \out~44_combout  = (\out~28_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [5]))) # (!\out~28_combout  & (\out~43_combout ))

	.dataa(gnd),
	.datab(\out~28_combout ),
	.datac(\out~43_combout ),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\out~44_combout ),
	.cout());
// synopsys translate_off
defparam \out~44 .lut_mask = 16'hFC30;
defparam \out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N26
cycloneive_lcell_comb \out~45 (
// Equation(s):
// \out~45_combout  = (\out~19_combout  & ((\mem3|altsyncram_component|auto_generated|q_a [6]) # ((\out~18_combout )))) # (!\out~19_combout  & (((!\out~18_combout  & \out~25_combout ))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [6]),
	.datab(\out~19_combout ),
	.datac(\out~18_combout ),
	.datad(\out~25_combout ),
	.cin(gnd),
	.combout(\out~45_combout ),
	.cout());
// synopsys translate_off
defparam \out~45 .lut_mask = 16'hCBC8;
defparam \out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N16
cycloneive_lcell_comb \out~46 (
// Equation(s):
// \out~46_combout  = (\out~18_combout  & ((\out~45_combout  & (\mem0|altsyncram_component|auto_generated|q_a [6])) # (!\out~45_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [6]))))) # (!\out~18_combout  & (((\out~45_combout ))))

	.dataa(\out~18_combout ),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\out~45_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\out~46_combout ),
	.cout());
// synopsys translate_off
defparam \out~46 .lut_mask = 16'hDAD0;
defparam \out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N18
cycloneive_lcell_comb \out~47 (
// Equation(s):
// \out~47_combout  = (\out~28_combout  & (\mem2|altsyncram_component|auto_generated|q_a [6])) # (!\out~28_combout  & ((\out~46_combout )))

	.dataa(gnd),
	.datab(\out~28_combout ),
	.datac(\mem2|altsyncram_component|auto_generated|q_a [6]),
	.datad(\out~46_combout ),
	.cin(gnd),
	.combout(\out~47_combout ),
	.cout());
// synopsys translate_off
defparam \out~47 .lut_mask = 16'hF3C0;
defparam \out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N24
cycloneive_lcell_comb \out~48 (
// Equation(s):
// \out~48_combout  = (\out~19_combout  & (\out~18_combout )) # (!\out~19_combout  & ((\out~18_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [7]))) # (!\out~18_combout  & (\out~25_combout ))))

	.dataa(\out~19_combout ),
	.datab(\out~18_combout ),
	.datac(\out~25_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\out~48_combout ),
	.cout());
// synopsys translate_off
defparam \out~48 .lut_mask = 16'hDC98;
defparam \out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N22
cycloneive_lcell_comb \out~49 (
// Equation(s):
// \out~49_combout  = (\out~48_combout  & ((\mem0|altsyncram_component|auto_generated|q_a [7]) # ((!\out~19_combout )))) # (!\out~48_combout  & (((\out~19_combout  & \mem3|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\mem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\out~48_combout ),
	.datac(\out~19_combout ),
	.datad(\mem3|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\out~49_combout ),
	.cout());
// synopsys translate_off
defparam \out~49 .lut_mask = 16'hBC8C;
defparam \out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N28
cycloneive_lcell_comb \out~50 (
// Equation(s):
// \out~50_combout  = (\out~28_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [7]))) # (!\out~28_combout  & (\out~49_combout ))

	.dataa(gnd),
	.datab(\out~28_combout ),
	.datac(\out~49_combout ),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\out~50_combout ),
	.cout());
// synopsys translate_off
defparam \out~50 .lut_mask = 16'hFC30;
defparam \out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N6
cycloneive_lcell_comb \out~54 (
// Equation(s):
// \out~54_combout  = (\address[1]~input_o  & (\width[1]~input_o  & !\address[0]~input_o )) # (!\address[1]~input_o  & ((\address[0]~input_o )))

	.dataa(\width[1]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\address[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out~54_combout ),
	.cout());
// synopsys translate_off
defparam \out~54 .lut_mask = 16'h3838;
defparam \out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N24
cycloneive_lcell_comb \out~55 (
// Equation(s):
// \out~55_combout  = (\width[1]~input_o  & ((\address[1]~input_o ) # (!\address[0]~input_o )))

	.dataa(\width[1]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\address[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out~55_combout ),
	.cout());
// synopsys translate_off
defparam \out~55 .lut_mask = 16'h8A8A;
defparam \out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N8
cycloneive_lcell_comb \out~56 (
// Equation(s):
// \out~56_combout  = (\address[1]~input_o  & ((\address[0]~input_o  & ((\out~24_combout ))) # (!\address[0]~input_o  & (\out~21_combout )))) # (!\address[1]~input_o  & (((\out~24_combout ))))

	.dataa(\out~21_combout ),
	.datab(\address[1]~input_o ),
	.datac(\address[0]~input_o ),
	.datad(\out~24_combout ),
	.cin(gnd),
	.combout(\out~56_combout ),
	.cout());
// synopsys translate_off
defparam \out~56 .lut_mask = 16'hFB08;
defparam \out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N28
cycloneive_lcell_comb \out~57 (
// Equation(s):
// \out~57_combout  = (\out~54_combout  & (((\out~55_combout )))) # (!\out~54_combout  & ((\out~55_combout  & (\mem0|altsyncram_component|auto_generated|q_a [0])) # (!\out~55_combout  & ((\out~56_combout )))))

	.dataa(\out~54_combout ),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [0]),
	.datac(\out~55_combout ),
	.datad(\out~56_combout ),
	.cin(gnd),
	.combout(\out~57_combout ),
	.cout());
// synopsys translate_off
defparam \out~57 .lut_mask = 16'hE5E0;
defparam \out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N18
cycloneive_lcell_comb \out~58 (
// Equation(s):
// \out~58_combout  = (\out~54_combout  & ((\out~57_combout  & ((\mem3|altsyncram_component|auto_generated|q_a [0]))) # (!\out~57_combout  & (\mem2|altsyncram_component|auto_generated|q_a [0])))) # (!\out~54_combout  & (((\out~57_combout ))))

	.dataa(\mem2|altsyncram_component|auto_generated|q_a [0]),
	.datab(\mem3|altsyncram_component|auto_generated|q_a [0]),
	.datac(\out~54_combout ),
	.datad(\out~57_combout ),
	.cin(gnd),
	.combout(\out~58_combout ),
	.cout());
// synopsys translate_off
defparam \out~58 .lut_mask = 16'hCFA0;
defparam \out~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N28
cycloneive_lcell_comb \out~51 (
// Equation(s):
// \out~51_combout  = (\address[1]~input_o ) # (\width[1]~input_o )

	.dataa(gnd),
	.datab(\address[1]~input_o ),
	.datac(\width[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out~51_combout ),
	.cout());
// synopsys translate_off
defparam \out~51 .lut_mask = 16'hFCFC;
defparam \out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N26
cycloneive_lcell_comb \out~53 (
// Equation(s):
// \out~53_combout  = (\out~52_combout  & ((\out~20_combout ) # ((\out~51_combout )))) # (!\out~52_combout  & (((\out~22_combout  & !\out~51_combout ))))

	.dataa(\out~52_combout ),
	.datab(\out~20_combout ),
	.datac(\out~22_combout ),
	.datad(\out~51_combout ),
	.cin(gnd),
	.combout(\out~53_combout ),
	.cout());
// synopsys translate_off
defparam \out~53 .lut_mask = 16'hAAD8;
defparam \out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N0
cycloneive_lcell_comb \out~59 (
// Equation(s):
// \out~59_combout  = (\out~51_combout  & ((\out~53_combout  & (\out~58_combout )) # (!\out~53_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [0]))))) # (!\out~51_combout  & (((\out~53_combout ))))

	.dataa(\out~58_combout ),
	.datab(\out~51_combout ),
	.datac(\out~53_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\out~59_combout ),
	.cout());
// synopsys translate_off
defparam \out~59 .lut_mask = 16'hBCB0;
defparam \out~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N0
cycloneive_lcell_comb \out~60 (
// Equation(s):
// \out~60_combout  = (\out~55_combout  & (((\out~54_combout )))) # (!\out~55_combout  & ((\out~54_combout  & (\mem2|altsyncram_component|auto_generated|q_a [1])) # (!\out~54_combout  & ((\out~56_combout )))))

	.dataa(\mem2|altsyncram_component|auto_generated|q_a [1]),
	.datab(\out~56_combout ),
	.datac(\out~55_combout ),
	.datad(\out~54_combout ),
	.cin(gnd),
	.combout(\out~60_combout ),
	.cout());
// synopsys translate_off
defparam \out~60 .lut_mask = 16'hFA0C;
defparam \out~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N0
cycloneive_lcell_comb \out~61 (
// Equation(s):
// \out~61_combout  = (\out~60_combout  & ((\mem3|altsyncram_component|auto_generated|q_a [1]) # ((!\out~55_combout )))) # (!\out~60_combout  & (((\mem0|altsyncram_component|auto_generated|q_a [1] & \out~55_combout ))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [1]),
	.datac(\out~60_combout ),
	.datad(\out~55_combout ),
	.cin(gnd),
	.combout(\out~61_combout ),
	.cout());
// synopsys translate_off
defparam \out~61 .lut_mask = 16'hACF0;
defparam \out~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N18
cycloneive_lcell_comb \out~62 (
// Equation(s):
// \out~62_combout  = (\out~53_combout  & (((\out~61_combout ) # (!\out~51_combout )))) # (!\out~53_combout  & (\mem1|altsyncram_component|auto_generated|q_a [1] & ((\out~51_combout ))))

	.dataa(\mem1|altsyncram_component|auto_generated|q_a [1]),
	.datab(\out~61_combout ),
	.datac(\out~53_combout ),
	.datad(\out~51_combout ),
	.cin(gnd),
	.combout(\out~62_combout ),
	.cout());
// synopsys translate_off
defparam \out~62 .lut_mask = 16'hCAF0;
defparam \out~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N10
cycloneive_lcell_comb \out~63 (
// Equation(s):
// \out~63_combout  = (\out~54_combout  & (((\out~55_combout )))) # (!\out~54_combout  & ((\out~55_combout  & (\mem0|altsyncram_component|auto_generated|q_a [2])) # (!\out~55_combout  & ((\out~56_combout )))))

	.dataa(\out~54_combout ),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [2]),
	.datac(\out~55_combout ),
	.datad(\out~56_combout ),
	.cin(gnd),
	.combout(\out~63_combout ),
	.cout());
// synopsys translate_off
defparam \out~63 .lut_mask = 16'hE5E0;
defparam \out~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N0
cycloneive_lcell_comb \out~64 (
// Equation(s):
// \out~64_combout  = (\out~63_combout  & ((\mem3|altsyncram_component|auto_generated|q_a [2]) # ((!\out~54_combout )))) # (!\out~63_combout  & (((\mem2|altsyncram_component|auto_generated|q_a [2] & \out~54_combout ))))

	.dataa(\out~63_combout ),
	.datab(\mem3|altsyncram_component|auto_generated|q_a [2]),
	.datac(\mem2|altsyncram_component|auto_generated|q_a [2]),
	.datad(\out~54_combout ),
	.cin(gnd),
	.combout(\out~64_combout ),
	.cout());
// synopsys translate_off
defparam \out~64 .lut_mask = 16'hD8AA;
defparam \out~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N10
cycloneive_lcell_comb \out~65 (
// Equation(s):
// \out~65_combout  = (\out~51_combout  & ((\out~53_combout  & (\out~64_combout )) # (!\out~53_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [2]))))) # (!\out~51_combout  & (((\out~53_combout ))))

	.dataa(\out~51_combout ),
	.datab(\out~64_combout ),
	.datac(\out~53_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\out~65_combout ),
	.cout());
// synopsys translate_off
defparam \out~65 .lut_mask = 16'hDAD0;
defparam \out~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N18
cycloneive_lcell_comb \out~66 (
// Equation(s):
// \out~66_combout  = (\out~54_combout  & (((\mem2|altsyncram_component|auto_generated|q_a [3]) # (\out~55_combout )))) # (!\out~54_combout  & (\out~56_combout  & ((!\out~55_combout ))))

	.dataa(\out~56_combout ),
	.datab(\mem2|altsyncram_component|auto_generated|q_a [3]),
	.datac(\out~54_combout ),
	.datad(\out~55_combout ),
	.cin(gnd),
	.combout(\out~66_combout ),
	.cout());
// synopsys translate_off
defparam \out~66 .lut_mask = 16'hF0CA;
defparam \out~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N12
cycloneive_lcell_comb \out~67 (
// Equation(s):
// \out~67_combout  = (\out~66_combout  & ((\mem3|altsyncram_component|auto_generated|q_a [3]) # ((!\out~55_combout )))) # (!\out~66_combout  & (((\mem0|altsyncram_component|auto_generated|q_a [3] & \out~55_combout ))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [3]),
	.datab(\out~66_combout ),
	.datac(\mem0|altsyncram_component|auto_generated|q_a [3]),
	.datad(\out~55_combout ),
	.cin(gnd),
	.combout(\out~67_combout ),
	.cout());
// synopsys translate_off
defparam \out~67 .lut_mask = 16'hB8CC;
defparam \out~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N30
cycloneive_lcell_comb \out~68 (
// Equation(s):
// \out~68_combout  = (\out~53_combout  & ((\out~67_combout ) # ((!\out~51_combout )))) # (!\out~53_combout  & (((\mem1|altsyncram_component|auto_generated|q_a [3] & \out~51_combout ))))

	.dataa(\out~67_combout ),
	.datab(\mem1|altsyncram_component|auto_generated|q_a [3]),
	.datac(\out~53_combout ),
	.datad(\out~51_combout ),
	.cin(gnd),
	.combout(\out~68_combout ),
	.cout());
// synopsys translate_off
defparam \out~68 .lut_mask = 16'hACF0;
defparam \out~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N12
cycloneive_lcell_comb \out~69 (
// Equation(s):
// \out~69_combout  = (\out~54_combout  & (((\out~55_combout )))) # (!\out~54_combout  & ((\out~55_combout  & ((\mem0|altsyncram_component|auto_generated|q_a [4]))) # (!\out~55_combout  & (\out~56_combout ))))

	.dataa(\out~54_combout ),
	.datab(\out~56_combout ),
	.datac(\out~55_combout ),
	.datad(\mem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\out~69_combout ),
	.cout());
// synopsys translate_off
defparam \out~69 .lut_mask = 16'hF4A4;
defparam \out~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N8
cycloneive_lcell_comb \out~70 (
// Equation(s):
// \out~70_combout  = (\out~54_combout  & ((\out~69_combout  & (\mem3|altsyncram_component|auto_generated|q_a [4])) # (!\out~69_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [4]))))) # (!\out~54_combout  & (((\out~69_combout ))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [4]),
	.datab(\out~54_combout ),
	.datac(\mem2|altsyncram_component|auto_generated|q_a [4]),
	.datad(\out~69_combout ),
	.cin(gnd),
	.combout(\out~70_combout ),
	.cout());
// synopsys translate_off
defparam \out~70 .lut_mask = 16'hBBC0;
defparam \out~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N26
cycloneive_lcell_comb \out~71 (
// Equation(s):
// \out~71_combout  = (\out~53_combout  & ((\out~70_combout ) # ((!\out~51_combout )))) # (!\out~53_combout  & (((\mem1|altsyncram_component|auto_generated|q_a [4] & \out~51_combout ))))

	.dataa(\out~53_combout ),
	.datab(\out~70_combout ),
	.datac(\mem1|altsyncram_component|auto_generated|q_a [4]),
	.datad(\out~51_combout ),
	.cin(gnd),
	.combout(\out~71_combout ),
	.cout());
// synopsys translate_off
defparam \out~71 .lut_mask = 16'hD8AA;
defparam \out~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N14
cycloneive_lcell_comb \out~72 (
// Equation(s):
// \out~72_combout  = (\out~55_combout  & (((\out~54_combout )))) # (!\out~55_combout  & ((\out~54_combout  & (\mem2|altsyncram_component|auto_generated|q_a [5])) # (!\out~54_combout  & ((\out~56_combout )))))

	.dataa(\mem2|altsyncram_component|auto_generated|q_a [5]),
	.datab(\out~56_combout ),
	.datac(\out~55_combout ),
	.datad(\out~54_combout ),
	.cin(gnd),
	.combout(\out~72_combout ),
	.cout());
// synopsys translate_off
defparam \out~72 .lut_mask = 16'hFA0C;
defparam \out~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N18
cycloneive_lcell_comb \out~73 (
// Equation(s):
// \out~73_combout  = (\out~72_combout  & ((\mem3|altsyncram_component|auto_generated|q_a [5]) # ((!\out~55_combout )))) # (!\out~72_combout  & (((\mem0|altsyncram_component|auto_generated|q_a [5] & \out~55_combout ))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [5]),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\out~72_combout ),
	.datad(\out~55_combout ),
	.cin(gnd),
	.combout(\out~73_combout ),
	.cout());
// synopsys translate_off
defparam \out~73 .lut_mask = 16'hACF0;
defparam \out~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N24
cycloneive_lcell_comb \out~74 (
// Equation(s):
// \out~74_combout  = (\out~51_combout  & ((\out~53_combout  & (\out~73_combout )) # (!\out~53_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [5]))))) # (!\out~51_combout  & (((\out~53_combout ))))

	.dataa(\out~51_combout ),
	.datab(\out~73_combout ),
	.datac(\out~53_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\out~74_combout ),
	.cout());
// synopsys translate_off
defparam \out~74 .lut_mask = 16'hDAD0;
defparam \out~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N8
cycloneive_lcell_comb \out~75 (
// Equation(s):
// \out~75_combout  = (\out~54_combout  & (((\out~55_combout )))) # (!\out~54_combout  & ((\out~55_combout  & (\mem0|altsyncram_component|auto_generated|q_a [6])) # (!\out~55_combout  & ((\out~56_combout )))))

	.dataa(\out~54_combout ),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\out~55_combout ),
	.datad(\out~56_combout ),
	.cin(gnd),
	.combout(\out~75_combout ),
	.cout());
// synopsys translate_off
defparam \out~75 .lut_mask = 16'hE5E0;
defparam \out~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N4
cycloneive_lcell_comb \out~76 (
// Equation(s):
// \out~76_combout  = (\out~54_combout  & ((\out~75_combout  & (\mem3|altsyncram_component|auto_generated|q_a [6])) # (!\out~75_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [6]))))) # (!\out~54_combout  & (((\out~75_combout ))))

	.dataa(\mem3|altsyncram_component|auto_generated|q_a [6]),
	.datab(\out~54_combout ),
	.datac(\mem2|altsyncram_component|auto_generated|q_a [6]),
	.datad(\out~75_combout ),
	.cin(gnd),
	.combout(\out~76_combout ),
	.cout());
// synopsys translate_off
defparam \out~76 .lut_mask = 16'hBBC0;
defparam \out~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N14
cycloneive_lcell_comb \out~77 (
// Equation(s):
// \out~77_combout  = (\out~51_combout  & ((\out~53_combout  & ((\out~76_combout ))) # (!\out~53_combout  & (\mem1|altsyncram_component|auto_generated|q_a [6])))) # (!\out~51_combout  & (((\out~53_combout ))))

	.dataa(\mem1|altsyncram_component|auto_generated|q_a [6]),
	.datab(\out~76_combout ),
	.datac(\out~51_combout ),
	.datad(\out~53_combout ),
	.cin(gnd),
	.combout(\out~77_combout ),
	.cout());
// synopsys translate_off
defparam \out~77 .lut_mask = 16'hCFA0;
defparam \out~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N20
cycloneive_lcell_comb \out~78 (
// Equation(s):
// \out~78_combout  = (\out~55_combout  & (\out~54_combout )) # (!\out~55_combout  & ((\out~54_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [7]))) # (!\out~54_combout  & (\out~56_combout ))))

	.dataa(\out~55_combout ),
	.datab(\out~54_combout ),
	.datac(\out~56_combout ),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\out~78_combout ),
	.cout());
// synopsys translate_off
defparam \out~78 .lut_mask = 16'hDC98;
defparam \out~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N22
cycloneive_lcell_comb \out~79 (
// Equation(s):
// \out~79_combout  = (\out~55_combout  & ((\out~78_combout  & (\mem3|altsyncram_component|auto_generated|q_a [7])) # (!\out~78_combout  & ((\mem0|altsyncram_component|auto_generated|q_a [7]))))) # (!\out~55_combout  & (((\out~78_combout ))))

	.dataa(\out~55_combout ),
	.datab(\mem3|altsyncram_component|auto_generated|q_a [7]),
	.datac(\mem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\out~78_combout ),
	.cin(gnd),
	.combout(\out~79_combout ),
	.cout());
// synopsys translate_off
defparam \out~79 .lut_mask = 16'hDDA0;
defparam \out~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N12
cycloneive_lcell_comb \out~80 (
// Equation(s):
// \out~80_combout  = (\out~53_combout  & (((\out~79_combout )) # (!\out~51_combout ))) # (!\out~53_combout  & (\out~51_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\out~53_combout ),
	.datab(\out~51_combout ),
	.datac(\out~79_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\out~80_combout ),
	.cout());
// synopsys translate_off
defparam \out~80 .lut_mask = 16'hE6A2;
defparam \out~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N26
cycloneive_lcell_comb \out~81 (
// Equation(s):
// \out~81_combout  = (\out~54_combout  & (((\out~55_combout )))) # (!\out~54_combout  & ((\out~55_combout  & (\mem3|altsyncram_component|auto_generated|q_a [0])) # (!\out~55_combout  & ((\out~56_combout )))))

	.dataa(\out~54_combout ),
	.datab(\mem3|altsyncram_component|auto_generated|q_a [0]),
	.datac(\out~55_combout ),
	.datad(\out~56_combout ),
	.cin(gnd),
	.combout(\out~81_combout ),
	.cout());
// synopsys translate_off
defparam \out~81 .lut_mask = 16'hE5E0;
defparam \out~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N20
cycloneive_lcell_comb \out~82 (
// Equation(s):
// \out~82_combout  = (\out~54_combout  & ((\out~81_combout  & (\mem2|altsyncram_component|auto_generated|q_a [0])) # (!\out~81_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [0]))))) # (!\out~54_combout  & (((\out~81_combout ))))

	.dataa(\mem2|altsyncram_component|auto_generated|q_a [0]),
	.datab(\out~54_combout ),
	.datac(\out~81_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\out~82_combout ),
	.cout());
// synopsys translate_off
defparam \out~82 .lut_mask = 16'hBCB0;
defparam \out~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N30
cycloneive_lcell_comb \out~83 (
// Equation(s):
// \out~83_combout  = (\out~51_combout  & ((\out~53_combout  & ((\out~82_combout ))) # (!\out~53_combout  & (\mem0|altsyncram_component|auto_generated|q_a [0])))) # (!\out~51_combout  & (\out~53_combout ))

	.dataa(\out~51_combout ),
	.datab(\out~53_combout ),
	.datac(\mem0|altsyncram_component|auto_generated|q_a [0]),
	.datad(\out~82_combout ),
	.cin(gnd),
	.combout(\out~83_combout ),
	.cout());
// synopsys translate_off
defparam \out~83 .lut_mask = 16'hEC64;
defparam \out~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N4
cycloneive_lcell_comb \out~84 (
// Equation(s):
// \out~84_combout  = (\out~55_combout  & (((\out~54_combout )))) # (!\out~55_combout  & ((\out~54_combout  & (\mem1|altsyncram_component|auto_generated|q_a [1])) # (!\out~54_combout  & ((\out~56_combout )))))

	.dataa(\mem1|altsyncram_component|auto_generated|q_a [1]),
	.datab(\out~56_combout ),
	.datac(\out~55_combout ),
	.datad(\out~54_combout ),
	.cin(gnd),
	.combout(\out~84_combout ),
	.cout());
// synopsys translate_off
defparam \out~84 .lut_mask = 16'hFA0C;
defparam \out~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N6
cycloneive_lcell_comb \out~85 (
// Equation(s):
// \out~85_combout  = (\out~84_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [1]) # ((!\out~55_combout )))) # (!\out~84_combout  & (((\out~55_combout  & \mem3|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\mem2|altsyncram_component|auto_generated|q_a [1]),
	.datab(\out~84_combout ),
	.datac(\out~55_combout ),
	.datad(\mem3|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\out~85_combout ),
	.cout());
// synopsys translate_off
defparam \out~85 .lut_mask = 16'hBC8C;
defparam \out~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N22
cycloneive_lcell_comb \out~86 (
// Equation(s):
// \out~86_combout  = (\out~53_combout  & ((\out~85_combout ) # ((!\out~51_combout )))) # (!\out~53_combout  & (((\mem0|altsyncram_component|auto_generated|q_a [1] & \out~51_combout ))))

	.dataa(\out~85_combout ),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [1]),
	.datac(\out~53_combout ),
	.datad(\out~51_combout ),
	.cin(gnd),
	.combout(\out~86_combout ),
	.cout());
// synopsys translate_off
defparam \out~86 .lut_mask = 16'hACF0;
defparam \out~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N24
cycloneive_lcell_comb \out~87 (
// Equation(s):
// \out~87_combout  = (\out~54_combout  & (((\out~55_combout )))) # (!\out~54_combout  & ((\out~55_combout  & ((\mem3|altsyncram_component|auto_generated|q_a [2]))) # (!\out~55_combout  & (\out~56_combout ))))

	.dataa(\out~54_combout ),
	.datab(\out~56_combout ),
	.datac(\out~55_combout ),
	.datad(\mem3|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\out~87_combout ),
	.cout());
// synopsys translate_off
defparam \out~87 .lut_mask = 16'hF4A4;
defparam \out~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N16
cycloneive_lcell_comb \out~88 (
// Equation(s):
// \out~88_combout  = (\out~87_combout  & (((\mem2|altsyncram_component|auto_generated|q_a [2]) # (!\out~54_combout )))) # (!\out~87_combout  & (\mem1|altsyncram_component|auto_generated|q_a [2] & ((\out~54_combout ))))

	.dataa(\out~87_combout ),
	.datab(\mem1|altsyncram_component|auto_generated|q_a [2]),
	.datac(\mem2|altsyncram_component|auto_generated|q_a [2]),
	.datad(\out~54_combout ),
	.cin(gnd),
	.combout(\out~88_combout ),
	.cout());
// synopsys translate_off
defparam \out~88 .lut_mask = 16'hE4AA;
defparam \out~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N6
cycloneive_lcell_comb \out~89 (
// Equation(s):
// \out~89_combout  = (\out~53_combout  & ((\out~88_combout ) # ((!\out~51_combout )))) # (!\out~53_combout  & (((\mem0|altsyncram_component|auto_generated|q_a [2] & \out~51_combout ))))

	.dataa(\out~53_combout ),
	.datab(\out~88_combout ),
	.datac(\mem0|altsyncram_component|auto_generated|q_a [2]),
	.datad(\out~51_combout ),
	.cin(gnd),
	.combout(\out~89_combout ),
	.cout());
// synopsys translate_off
defparam \out~89 .lut_mask = 16'hD8AA;
defparam \out~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N2
cycloneive_lcell_comb \out~90 (
// Equation(s):
// \out~90_combout  = (\out~54_combout  & (((\out~55_combout ) # (\mem1|altsyncram_component|auto_generated|q_a [3])))) # (!\out~54_combout  & (\out~56_combout  & (!\out~55_combout )))

	.dataa(\out~54_combout ),
	.datab(\out~56_combout ),
	.datac(\out~55_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\out~90_combout ),
	.cout());
// synopsys translate_off
defparam \out~90 .lut_mask = 16'hAEA4;
defparam \out~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N20
cycloneive_lcell_comb \out~91 (
// Equation(s):
// \out~91_combout  = (\out~55_combout  & ((\out~90_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [3]))) # (!\out~90_combout  & (\mem3|altsyncram_component|auto_generated|q_a [3])))) # (!\out~55_combout  & (\out~90_combout ))

	.dataa(\out~55_combout ),
	.datab(\out~90_combout ),
	.datac(\mem3|altsyncram_component|auto_generated|q_a [3]),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\out~91_combout ),
	.cout());
// synopsys translate_off
defparam \out~91 .lut_mask = 16'hEC64;
defparam \out~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N2
cycloneive_lcell_comb \out~92 (
// Equation(s):
// \out~92_combout  = (\out~53_combout  & (((\out~91_combout ) # (!\out~51_combout )))) # (!\out~53_combout  & (\mem0|altsyncram_component|auto_generated|q_a [3] & ((\out~51_combout ))))

	.dataa(\mem0|altsyncram_component|auto_generated|q_a [3]),
	.datab(\out~91_combout ),
	.datac(\out~53_combout ),
	.datad(\out~51_combout ),
	.cin(gnd),
	.combout(\out~92_combout ),
	.cout());
// synopsys translate_off
defparam \out~92 .lut_mask = 16'hCAF0;
defparam \out~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N20
cycloneive_lcell_comb \out~93 (
// Equation(s):
// \out~93_combout  = (\out~54_combout  & (((\out~55_combout )))) # (!\out~54_combout  & ((\out~55_combout  & ((\mem3|altsyncram_component|auto_generated|q_a [4]))) # (!\out~55_combout  & (\out~56_combout ))))

	.dataa(\out~54_combout ),
	.datab(\out~56_combout ),
	.datac(\out~55_combout ),
	.datad(\mem3|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\out~93_combout ),
	.cout());
// synopsys translate_off
defparam \out~93 .lut_mask = 16'hF4A4;
defparam \out~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N20
cycloneive_lcell_comb \out~94 (
// Equation(s):
// \out~94_combout  = (\out~93_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [4]) # ((!\out~54_combout )))) # (!\out~93_combout  & (((\mem1|altsyncram_component|auto_generated|q_a [4] & \out~54_combout ))))

	.dataa(\mem2|altsyncram_component|auto_generated|q_a [4]),
	.datab(\out~93_combout ),
	.datac(\mem1|altsyncram_component|auto_generated|q_a [4]),
	.datad(\out~54_combout ),
	.cin(gnd),
	.combout(\out~94_combout ),
	.cout());
// synopsys translate_off
defparam \out~94 .lut_mask = 16'hB8CC;
defparam \out~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N2
cycloneive_lcell_comb \out~95 (
// Equation(s):
// \out~95_combout  = (\out~53_combout  & ((\out~94_combout ) # ((!\out~51_combout )))) # (!\out~53_combout  & (((\mem0|altsyncram_component|auto_generated|q_a [4] & \out~51_combout ))))

	.dataa(\out~53_combout ),
	.datab(\out~94_combout ),
	.datac(\mem0|altsyncram_component|auto_generated|q_a [4]),
	.datad(\out~51_combout ),
	.cin(gnd),
	.combout(\out~95_combout ),
	.cout());
// synopsys translate_off
defparam \out~95 .lut_mask = 16'hD8AA;
defparam \out~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N22
cycloneive_lcell_comb \out~96 (
// Equation(s):
// \out~96_combout  = (\out~54_combout  & (((\out~55_combout ) # (\mem1|altsyncram_component|auto_generated|q_a [5])))) # (!\out~54_combout  & (\out~56_combout  & (!\out~55_combout )))

	.dataa(\out~54_combout ),
	.datab(\out~56_combout ),
	.datac(\out~55_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\out~96_combout ),
	.cout());
// synopsys translate_off
defparam \out~96 .lut_mask = 16'hAEA4;
defparam \out~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N20
cycloneive_lcell_comb \out~97 (
// Equation(s):
// \out~97_combout  = (\out~55_combout  & ((\out~96_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [5]))) # (!\out~96_combout  & (\mem3|altsyncram_component|auto_generated|q_a [5])))) # (!\out~55_combout  & (\out~96_combout ))

	.dataa(\out~55_combout ),
	.datab(\out~96_combout ),
	.datac(\mem3|altsyncram_component|auto_generated|q_a [5]),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\out~97_combout ),
	.cout());
// synopsys translate_off
defparam \out~97 .lut_mask = 16'hEC64;
defparam \out~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N2
cycloneive_lcell_comb \out~98 (
// Equation(s):
// \out~98_combout  = (\out~51_combout  & ((\out~53_combout  & ((\out~97_combout ))) # (!\out~53_combout  & (\mem0|altsyncram_component|auto_generated|q_a [5])))) # (!\out~51_combout  & (((\out~53_combout ))))

	.dataa(\out~51_combout ),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\out~53_combout ),
	.datad(\out~97_combout ),
	.cin(gnd),
	.combout(\out~98_combout ),
	.cout());
// synopsys translate_off
defparam \out~98 .lut_mask = 16'hF858;
defparam \out~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N16
cycloneive_lcell_comb \out~99 (
// Equation(s):
// \out~99_combout  = (\out~54_combout  & (((\out~55_combout )))) # (!\out~54_combout  & ((\out~55_combout  & (\mem3|altsyncram_component|auto_generated|q_a [6])) # (!\out~55_combout  & ((\out~56_combout )))))

	.dataa(\out~54_combout ),
	.datab(\mem3|altsyncram_component|auto_generated|q_a [6]),
	.datac(\out~55_combout ),
	.datad(\out~56_combout ),
	.cin(gnd),
	.combout(\out~99_combout ),
	.cout());
// synopsys translate_off
defparam \out~99 .lut_mask = 16'hE5E0;
defparam \out~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N12
cycloneive_lcell_comb \out~100 (
// Equation(s):
// \out~100_combout  = (\out~99_combout  & (((\mem2|altsyncram_component|auto_generated|q_a [6])) # (!\out~54_combout ))) # (!\out~99_combout  & (\out~54_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\out~99_combout ),
	.datab(\out~54_combout ),
	.datac(\mem2|altsyncram_component|auto_generated|q_a [6]),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\out~100_combout ),
	.cout());
// synopsys translate_off
defparam \out~100 .lut_mask = 16'hE6A2;
defparam \out~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N10
cycloneive_lcell_comb \out~101 (
// Equation(s):
// \out~101_combout  = (\out~51_combout  & ((\out~53_combout  & (\out~100_combout )) # (!\out~53_combout  & ((\mem0|altsyncram_component|auto_generated|q_a [6]))))) # (!\out~51_combout  & (((\out~53_combout ))))

	.dataa(\out~100_combout ),
	.datab(\mem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\out~51_combout ),
	.datad(\out~53_combout ),
	.cin(gnd),
	.combout(\out~101_combout ),
	.cout());
// synopsys translate_off
defparam \out~101 .lut_mask = 16'hAFC0;
defparam \out~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N14
cycloneive_lcell_comb \out~102 (
// Equation(s):
// \out~102_combout  = (\out~55_combout  & (\out~54_combout )) # (!\out~55_combout  & ((\out~54_combout  & ((\mem1|altsyncram_component|auto_generated|q_a [7]))) # (!\out~54_combout  & (\out~56_combout ))))

	.dataa(\out~55_combout ),
	.datab(\out~54_combout ),
	.datac(\out~56_combout ),
	.datad(\mem1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\out~102_combout ),
	.cout());
// synopsys translate_off
defparam \out~102 .lut_mask = 16'hDC98;
defparam \out~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N16
cycloneive_lcell_comb \out~103 (
// Equation(s):
// \out~103_combout  = (\out~55_combout  & ((\out~102_combout  & ((\mem2|altsyncram_component|auto_generated|q_a [7]))) # (!\out~102_combout  & (\mem3|altsyncram_component|auto_generated|q_a [7])))) # (!\out~55_combout  & (((\out~102_combout ))))

	.dataa(\out~55_combout ),
	.datab(\mem3|altsyncram_component|auto_generated|q_a [7]),
	.datac(\out~102_combout ),
	.datad(\mem2|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\out~103_combout ),
	.cout());
// synopsys translate_off
defparam \out~103 .lut_mask = 16'hF858;
defparam \out~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N2
cycloneive_lcell_comb \out~104 (
// Equation(s):
// \out~104_combout  = (\out~53_combout  & ((\out~103_combout ) # ((!\out~51_combout )))) # (!\out~53_combout  & (((\mem0|altsyncram_component|auto_generated|q_a [7] & \out~51_combout ))))

	.dataa(\out~53_combout ),
	.datab(\out~103_combout ),
	.datac(\mem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\out~51_combout ),
	.cin(gnd),
	.combout(\out~104_combout ),
	.cout());
// synopsys translate_off
defparam \out~104 .lut_mask = 16'hD8AA;
defparam \out~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X111_Y73_N1
cycloneive_io_ibuf \address[8]~input (
	.i(address[8]),
	.ibar(gnd),
	.o(\address[8]~input_o ));
// synopsys translate_off
defparam \address[8]~input .bus_hold = "false";
defparam \address[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y21_N15
cycloneive_io_ibuf \address[9]~input (
	.i(address[9]),
	.ibar(gnd),
	.o(\address[9]~input_o ));
// synopsys translate_off
defparam \address[9]~input .bus_hold = "false";
defparam \address[9]~input .simulate_z_as = "z";
// synopsys translate_on

assign out[0] = \out[0]~output_o ;

assign out[1] = \out[1]~output_o ;

assign out[2] = \out[2]~output_o ;

assign out[3] = \out[3]~output_o ;

assign out[4] = \out[4]~output_o ;

assign out[5] = \out[5]~output_o ;

assign out[6] = \out[6]~output_o ;

assign out[7] = \out[7]~output_o ;

assign out[8] = \out[8]~output_o ;

assign out[9] = \out[9]~output_o ;

assign out[10] = \out[10]~output_o ;

assign out[11] = \out[11]~output_o ;

assign out[12] = \out[12]~output_o ;

assign out[13] = \out[13]~output_o ;

assign out[14] = \out[14]~output_o ;

assign out[15] = \out[15]~output_o ;

assign out[16] = \out[16]~output_o ;

assign out[17] = \out[17]~output_o ;

assign out[18] = \out[18]~output_o ;

assign out[19] = \out[19]~output_o ;

assign out[20] = \out[20]~output_o ;

assign out[21] = \out[21]~output_o ;

assign out[22] = \out[22]~output_o ;

assign out[23] = \out[23]~output_o ;

assign out[24] = \out[24]~output_o ;

assign out[25] = \out[25]~output_o ;

assign out[26] = \out[26]~output_o ;

assign out[27] = \out[27]~output_o ;

assign out[28] = \out[28]~output_o ;

assign out[29] = \out[29]~output_o ;

assign out[30] = \out[30]~output_o ;

assign out[31] = \out[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
