

================================================================
== Vivado HLS Report for 'stream_out_data_l0'
================================================================
* Date:           Tue May 10 21:14:56 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.444 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      964| 4.000 ns | 3.856 us |    1|  964|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      962|      962|         4|          1|          1|   960|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 6 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.93>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i72* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([322 x i24]* %row_buffer_0_V, [322 x i24]* %row_buffer_1_V, [322 x i24]* %row_buffer_2_V, [322 x i24]* %row_buffer_3_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%centerRowBufferIdx_V_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %centerRowBufferIdx_V)" [./src/conv2d_l0.hpp:35]   --->   Operation 9 'read' 'centerRowBufferIdx_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outRowIdx_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %outRowIdx_V)" [./src/conv2d_l0.hpp:35]   --->   Operation 10 'read' 'outRowIdx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%skip_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %skip_flag)" [./src/conv2d_l0.hpp:35]   --->   Operation 11 'read' 'skip_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %skip_flag_read, label %.loopexit, label %.preheader328.preheader" [./src/conv2d_l0.hpp:41]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.62ns)   --->   "%row_sel0_V = add i2 %centerRowBufferIdx_V_1, -1" [./src/conv2d_l0.hpp:54]   --->   Operation 13 'add' 'row_sel0_V' <Predicate = (!skip_flag_read)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.62ns)   --->   "%row_sel2_V = add i2 %centerRowBufferIdx_V_1, 1" [./src/conv2d_l0.hpp:56]   --->   Operation 14 'add' 'row_sel2_V' <Predicate = (!skip_flag_read)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1354 = sext i10 %outRowIdx_V_read to i11" [./src/conv2d_l0.hpp:59]   --->   Operation 15 'sext' 'sext_ln1354' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.93ns)   --->   "%ret_V = add i11 %sext_ln1354, -1" [./src/conv2d_l0.hpp:59]   --->   Operation 16 'add' 'ret_V' <Predicate = (!skip_flag_read)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V, i32 10)" [./src/conv2d_l0.hpp:59]   --->   Operation 17 'bitselect' 'tmp_5' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln879 = icmp eq i10 %outRowIdx_V_read, 159" [./src/conv2d_l0.hpp:64]   --->   Operation 18 'icmp' 'icmp_ln879' <Predicate = (!skip_flag_read)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.75ns)   --->   "br label %.preheader" [./src/conv2d_l0.hpp:45]   --->   Operation 19 'br' <Predicate = (!skip_flag_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %.preheader328.preheader ], [ %add_ln45, %hls_label_21 ]" [./src/conv2d_l0.hpp:45]   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c_0 = phi i9 [ 0, %.preheader328.preheader ], [ %select_ln45, %hls_label_21 ]" [./src/conv2d_l0.hpp:45]   --->   Operation 21 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%kc_0 = phi i2 [ 0, %.preheader328.preheader ], [ %kc, %hls_label_21 ]"   --->   Operation 22 'phi' 'kc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln45 = icmp eq i10 %indvar_flatten, -64" [./src/conv2d_l0.hpp:45]   --->   Operation 23 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.93ns)   --->   "%add_ln45 = add i10 %indvar_flatten, 1" [./src/conv2d_l0.hpp:45]   --->   Operation 24 'add' 'add_ln45' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.loopexit.loopexit, label %hls_label_21" [./src/conv2d_l0.hpp:45]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.92ns)   --->   "%c = add i9 %c_0, 1" [./src/conv2d_l0.hpp:45]   --->   Operation 26 'add' 'c' <Predicate = (!icmp_ln45)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.51ns)   --->   "%icmp_ln46 = icmp eq i2 %kc_0, -1" [./src/conv2d_l0.hpp:46]   --->   Operation 27 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.26ns)   --->   "%select_ln46 = select i1 %icmp_ln46, i2 0, i2 %kc_0" [./src/conv2d_l0.hpp:46]   --->   Operation 28 'select' 'select_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.45ns)   --->   "%select_ln45 = select i1 %icmp_ln46, i9 %c, i9 %c_0" [./src/conv2d_l0.hpp:45]   --->   Operation 29 'select' 'select_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.62ns)   --->   "%kc = add i2 %select_ln46, 1" [./src/conv2d_l0.hpp:46]   --->   Operation 30 'add' 'kc' <Predicate = (!icmp_ln45)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i2 %select_ln46 to i9" [./src/conv2d_l0.hpp:46]   --->   Operation 31 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.92ns)   --->   "%add_ln51 = add i9 %select_ln45, %zext_ln46" [./src/conv2d_l0.hpp:51]   --->   Operation 32 'add' 'add_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %add_ln51 to i64" [./src/conv2d_l0.hpp:51]   --->   Operation 33 'zext' 'zext_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%row_buffer_0_V_addr = getelementptr [322 x i24]* %row_buffer_0_V, i64 0, i64 %zext_ln51" [./src/conv2d_l0.hpp:51]   --->   Operation 34 'getelementptr' 'row_buffer_0_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.35ns)   --->   "%data_0_V = load i24* %row_buffer_0_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 35 'load' 'data_0_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%row_buffer_1_V_addr = getelementptr [322 x i24]* %row_buffer_1_V, i64 0, i64 %zext_ln51" [./src/conv2d_l0.hpp:51]   --->   Operation 36 'getelementptr' 'row_buffer_1_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.35ns)   --->   "%data_1_V = load i24* %row_buffer_1_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 37 'load' 'data_1_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%row_buffer_2_V_addr = getelementptr [322 x i24]* %row_buffer_2_V, i64 0, i64 %zext_ln51" [./src/conv2d_l0.hpp:51]   --->   Operation 38 'getelementptr' 'row_buffer_2_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.35ns)   --->   "%data_2_V = load i24* %row_buffer_2_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 39 'load' 'data_2_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%row_buffer_3_V_addr = getelementptr [322 x i24]* %row_buffer_3_V, i64 0, i64 %zext_ln51" [./src/conv2d_l0.hpp:51]   --->   Operation 40 'getelementptr' 'row_buffer_3_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.35ns)   --->   "%data_3_V = load i24* %row_buffer_3_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 41 'load' 'data_3_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>

State 4 <SV = 3> <Delay = 2.44>
ST_4 : Operation 42 [1/2] (1.35ns)   --->   "%data_0_V = load i24* %row_buffer_0_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 42 'load' 'data_0_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_4 : Operation 43 [1/2] (1.35ns)   --->   "%data_1_V = load i24* %row_buffer_1_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 43 'load' 'data_1_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_4 : Operation 44 [1/2] (1.35ns)   --->   "%data_2_V = load i24* %row_buffer_2_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 44 'load' 'data_2_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_4 : Operation 45 [1/2] (1.35ns)   --->   "%data_3_V = load i24* %row_buffer_3_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 45 'load' 'data_3_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_4 : Operation 46 [1/1] (0.65ns)   --->   "%data0_V = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %data_0_V, i24 %data_1_V, i24 %data_2_V, i24 %data_3_V, i2 %row_sel0_V)" [./src/conv2d_l0.hpp:62]   --->   Operation 46 'mux' 'data0_V' <Predicate = (!icmp_ln45 & !tmp_5)> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.43ns)   --->   "%v2_V = select i1 %tmp_5, i24 0, i24 %data0_V" [./src/conv2d_l0.hpp:59]   --->   Operation 47 'select' 'v2_V' <Predicate = (!icmp_ln45)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.65ns)   --->   "%data1_V = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %data_0_V, i24 %data_1_V, i24 %data_2_V, i24 %data_3_V, i2 %centerRowBufferIdx_V_1)" [./src/conv2d_l0.hpp:63]   --->   Operation 48 'mux' 'data1_V' <Predicate = (!icmp_ln45)> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.65ns)   --->   "%data2_V = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %data_0_V, i24 %data_1_V, i24 %data_2_V, i24 %data_3_V, i2 %row_sel2_V)" [./src/conv2d_l0.hpp:67]   --->   Operation 49 'mux' 'data2_V' <Predicate = (!icmp_ln45 & !icmp_ln879)> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.43ns)   --->   "%v1_V = select i1 %icmp_ln879, i24 0, i24 %data2_V" [./src/conv2d_l0.hpp:64]   --->   Operation 50 'select' 'v1_V' <Predicate = (!icmp_ln45)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 960, i64 960, i64 960)"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50025)" [./src/conv2d_l0.hpp:46]   --->   Operation 52 'specregionbegin' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_l0.hpp:47]   --->   Operation 53 'specpipeline' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = call i72 @_ssdm_op_BitConcatenate.i72.i24.i24.i24(i24 %v1_V, i24 %data1_V, i24 %v2_V)" [./src/conv2d_l0.hpp:68]   --->   Operation 54 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i72P(i72* %out_V_V, i72 %p_Result_s)" [./src/conv2d_l0.hpp:68]   --->   Operation 55 'write' <Predicate = (!icmp_ln45)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 2> <FIFO>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50025, i32 %tmp)" [./src/conv2d_l0.hpp:69]   --->   Operation 56 'specregionend' 'empty_70' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader" [./src/conv2d_l0.hpp:46]   --->   Operation 57 'br' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 58 'br' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_l0.hpp:70]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ row_buffer_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_buffer_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_buffer_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_buffer_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ skip_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outRowIdx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ centerRowBufferIdx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 0000000]
specmemcore_ln0        (specmemcore      ) [ 0000000]
centerRowBufferIdx_V_1 (read             ) [ 0011110]
outRowIdx_V_read       (read             ) [ 0000000]
skip_flag_read         (read             ) [ 0111111]
br_ln41                (br               ) [ 0000000]
row_sel0_V             (add              ) [ 0011110]
row_sel2_V             (add              ) [ 0011110]
sext_ln1354            (sext             ) [ 0000000]
ret_V                  (add              ) [ 0000000]
tmp_5                  (bitselect        ) [ 0011110]
icmp_ln879             (icmp             ) [ 0011110]
br_ln45                (br               ) [ 0111110]
indvar_flatten         (phi              ) [ 0010000]
c_0                    (phi              ) [ 0010000]
kc_0                   (phi              ) [ 0010000]
icmp_ln45              (icmp             ) [ 0011110]
add_ln45               (add              ) [ 0111110]
br_ln45                (br               ) [ 0000000]
c                      (add              ) [ 0000000]
icmp_ln46              (icmp             ) [ 0000000]
select_ln46            (select           ) [ 0011000]
select_ln45            (select           ) [ 0111110]
kc                     (add              ) [ 0111110]
zext_ln46              (zext             ) [ 0000000]
add_ln51               (add              ) [ 0000000]
zext_ln51              (zext             ) [ 0000000]
row_buffer_0_V_addr    (getelementptr    ) [ 0010100]
row_buffer_1_V_addr    (getelementptr    ) [ 0010100]
row_buffer_2_V_addr    (getelementptr    ) [ 0010100]
row_buffer_3_V_addr    (getelementptr    ) [ 0010100]
data_0_V               (load             ) [ 0000000]
data_1_V               (load             ) [ 0000000]
data_2_V               (load             ) [ 0000000]
data_3_V               (load             ) [ 0000000]
data0_V                (mux              ) [ 0000000]
v2_V                   (select           ) [ 0010010]
data1_V                (mux              ) [ 0010010]
data2_V                (mux              ) [ 0000000]
v1_V                   (select           ) [ 0010010]
empty                  (speclooptripcount) [ 0000000]
tmp                    (specregionbegin  ) [ 0000000]
specpipeline_ln47      (specpipeline     ) [ 0000000]
p_Result_s             (bitconcatenate   ) [ 0000000]
write_ln68             (write            ) [ 0000000]
empty_70               (specregionend    ) [ 0000000]
br_ln46                (br               ) [ 0111110]
br_ln0                 (br               ) [ 0000000]
ret_ln70               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_buffer_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row_buffer_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="row_buffer_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="row_buffer_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="skip_flag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_flag"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outRowIdx_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outRowIdx_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="centerRowBufferIdx_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="centerRowBufferIdx_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49978"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i24.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50025"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i24.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i72P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="centerRowBufferIdx_V_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="2" slack="0"/>
<pin id="93" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="centerRowBufferIdx_V_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="outRowIdx_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="10" slack="0"/>
<pin id="99" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outRowIdx_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="skip_flag_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip_flag_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln68_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="72" slack="0"/>
<pin id="111" dir="0" index="2" bw="72" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="row_buffer_0_V_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="24" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="9" slack="0"/>
<pin id="119" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_0_V_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_0_V/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="row_buffer_1_V_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="24" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_1_V_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_V/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="row_buffer_2_V_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="24" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="9" slack="0"/>
<pin id="145" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_2_V_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_V/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="row_buffer_3_V_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="24" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="9" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_3_V_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3_V/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvar_flatten_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="1"/>
<pin id="169" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="10" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="c_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="1"/>
<pin id="180" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="c_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="kc_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="1"/>
<pin id="191" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kc_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="kc_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="2" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kc_0/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="row_sel0_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_sel0_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="row_sel2_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_sel2_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln1354_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1354/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ret_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="11" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln879_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln45_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln45_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="c_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln46_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln46_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="2" slack="0"/>
<pin id="264" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln45_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="9" slack="0"/>
<pin id="271" dir="0" index="2" bw="9" slack="0"/>
<pin id="272" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="kc_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kc/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln46_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="1"/>
<pin id="284" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln51_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="1"/>
<pin id="287" dir="0" index="1" bw="2" slack="0"/>
<pin id="288" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln51_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="data0_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="24" slack="0"/>
<pin id="300" dir="0" index="1" bw="24" slack="0"/>
<pin id="301" dir="0" index="2" bw="24" slack="0"/>
<pin id="302" dir="0" index="3" bw="24" slack="0"/>
<pin id="303" dir="0" index="4" bw="24" slack="0"/>
<pin id="304" dir="0" index="5" bw="2" slack="3"/>
<pin id="305" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="data0_V/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="v2_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="3"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="24" slack="0"/>
<pin id="315" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v2_V/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="data1_V_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="24" slack="0"/>
<pin id="320" dir="0" index="1" bw="24" slack="0"/>
<pin id="321" dir="0" index="2" bw="24" slack="0"/>
<pin id="322" dir="0" index="3" bw="24" slack="0"/>
<pin id="323" dir="0" index="4" bw="24" slack="0"/>
<pin id="324" dir="0" index="5" bw="2" slack="3"/>
<pin id="325" dir="1" index="6" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="data1_V/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="data2_V_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="24" slack="0"/>
<pin id="333" dir="0" index="1" bw="24" slack="0"/>
<pin id="334" dir="0" index="2" bw="24" slack="0"/>
<pin id="335" dir="0" index="3" bw="24" slack="0"/>
<pin id="336" dir="0" index="4" bw="24" slack="0"/>
<pin id="337" dir="0" index="5" bw="2" slack="3"/>
<pin id="338" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="data2_V/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="v1_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="3"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="24" slack="0"/>
<pin id="348" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v1_V/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="72" slack="0"/>
<pin id="353" dir="0" index="1" bw="24" slack="1"/>
<pin id="354" dir="0" index="2" bw="24" slack="1"/>
<pin id="355" dir="0" index="3" bw="24" slack="1"/>
<pin id="356" dir="1" index="4" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="359" class="1005" name="centerRowBufferIdx_V_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="3"/>
<pin id="361" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="centerRowBufferIdx_V_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="skip_flag_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip_flag_read "/>
</bind>
</comp>

<comp id="368" class="1005" name="row_sel0_V_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="3"/>
<pin id="370" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_sel0_V "/>
</bind>
</comp>

<comp id="373" class="1005" name="row_sel2_V_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="3"/>
<pin id="375" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_sel2_V "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_5_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="3"/>
<pin id="380" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="383" class="1005" name="icmp_ln879_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="3"/>
<pin id="385" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="388" class="1005" name="icmp_ln45_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="392" class="1005" name="add_ln45_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="397" class="1005" name="select_ln46_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="1"/>
<pin id="399" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46 "/>
</bind>
</comp>

<comp id="402" class="1005" name="select_ln45_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="0"/>
<pin id="404" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln45 "/>
</bind>
</comp>

<comp id="408" class="1005" name="kc_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kc "/>
</bind>
</comp>

<comp id="413" class="1005" name="row_buffer_0_V_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="1"/>
<pin id="415" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row_buffer_0_V_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="row_buffer_1_V_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="1"/>
<pin id="420" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row_buffer_1_V_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="row_buffer_2_V_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="1"/>
<pin id="425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row_buffer_2_V_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="row_buffer_3_V_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="1"/>
<pin id="430" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row_buffer_3_V_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="v2_V_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="24" slack="1"/>
<pin id="435" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="438" class="1005" name="data1_V_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="1"/>
<pin id="440" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="data1_V "/>
</bind>
</comp>

<comp id="443" class="1005" name="v1_V_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="24" slack="1"/>
<pin id="445" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v1_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="86" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="66" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="66" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="66" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="66" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="54" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="90" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="90" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="96" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="96" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="171" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="171" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="182" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="193" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="193" pin="4"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="254" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="248" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="182" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="260" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="285" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="306"><net_src comp="68" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="122" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="135" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="148" pin="3"/><net_sink comp="298" pin=3"/></net>

<net id="310"><net_src comp="161" pin="3"/><net_sink comp="298" pin=4"/></net>

<net id="316"><net_src comp="70" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="298" pin="6"/><net_sink comp="311" pin=2"/></net>

<net id="326"><net_src comp="68" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="122" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="135" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="148" pin="3"/><net_sink comp="318" pin=3"/></net>

<net id="330"><net_src comp="161" pin="3"/><net_sink comp="318" pin=4"/></net>

<net id="339"><net_src comp="68" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="122" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="135" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="148" pin="3"/><net_sink comp="331" pin=3"/></net>

<net id="343"><net_src comp="161" pin="3"/><net_sink comp="331" pin=4"/></net>

<net id="349"><net_src comp="70" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="331" pin="6"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="84" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="351" pin="4"/><net_sink comp="108" pin=2"/></net>

<net id="362"><net_src comp="90" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="318" pin=5"/></net>

<net id="367"><net_src comp="102" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="200" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="298" pin=5"/></net>

<net id="376"><net_src comp="206" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="331" pin=5"/></net>

<net id="381"><net_src comp="222" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="386"><net_src comp="230" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="391"><net_src comp="236" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="242" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="400"><net_src comp="260" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="405"><net_src comp="268" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="411"><net_src comp="276" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="416"><net_src comp="115" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="421"><net_src comp="128" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="426"><net_src comp="141" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="431"><net_src comp="154" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="436"><net_src comp="311" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="351" pin=3"/></net>

<net id="441"><net_src comp="318" pin="6"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="446"><net_src comp="344" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="351" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 }
 - Input state : 
	Port: stream_out_data_l0 : row_buffer_0_V | {3 4 }
	Port: stream_out_data_l0 : row_buffer_1_V | {3 4 }
	Port: stream_out_data_l0 : row_buffer_2_V | {3 4 }
	Port: stream_out_data_l0 : row_buffer_3_V | {3 4 }
	Port: stream_out_data_l0 : skip_flag | {1 }
	Port: stream_out_data_l0 : outRowIdx_V | {1 }
	Port: stream_out_data_l0 : centerRowBufferIdx_V | {1 }
  - Chain level:
	State 1
		ret_V : 1
		tmp_5 : 2
	State 2
		icmp_ln45 : 1
		add_ln45 : 1
		br_ln45 : 2
		c : 1
		icmp_ln46 : 1
		select_ln46 : 2
		select_ln45 : 2
		kc : 3
	State 3
		add_ln51 : 1
		zext_ln51 : 2
		row_buffer_0_V_addr : 3
		data_0_V : 4
		row_buffer_1_V_addr : 3
		data_1_V : 4
		row_buffer_2_V_addr : 3
		data_2_V : 4
		row_buffer_3_V_addr : 3
		data_3_V : 4
	State 4
		data0_V : 1
		v2_V : 2
		data1_V : 1
		data2_V : 1
		v1_V : 2
	State 5
		write_ln68 : 1
		empty_70 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |         row_sel0_V_fu_200         |    0    |    9    |
|          |         row_sel2_V_fu_206         |    0    |    9    |
|          |            ret_V_fu_216           |    0    |    17   |
|    add   |          add_ln45_fu_242          |    0    |    17   |
|          |              c_fu_248             |    0    |    16   |
|          |             kc_fu_276             |    0    |    9    |
|          |          add_ln51_fu_285          |    0    |    16   |
|----------|-----------------------------------|---------|---------|
|          |           data0_V_fu_298          |    0    |    21   |
|    mux   |           data1_V_fu_318          |    0    |    21   |
|          |           data2_V_fu_331          |    0    |    21   |
|----------|-----------------------------------|---------|---------|
|          |         select_ln46_fu_260        |    0    |    2    |
|  select  |         select_ln45_fu_268        |    0    |    9    |
|          |            v2_V_fu_311            |    0    |    24   |
|          |            v1_V_fu_344            |    0    |    24   |
|----------|-----------------------------------|---------|---------|
|          |         icmp_ln879_fu_230         |    0    |    13   |
|   icmp   |          icmp_ln45_fu_236         |    0    |    13   |
|          |          icmp_ln46_fu_254         |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|          | centerRowBufferIdx_V_1_read_fu_90 |    0    |    0    |
|   read   |    outRowIdx_V_read_read_fu_96    |    0    |    0    |
|          |     skip_flag_read_read_fu_102    |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |      write_ln68_write_fu_108      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |         sext_ln1354_fu_212        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| bitselect|            tmp_5_fu_222           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |          zext_ln46_fu_282         |    0    |    0    |
|          |          zext_ln51_fu_290         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|bitconcatenate|         p_Result_s_fu_351         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   249   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln45_reg_392       |   10   |
|          c_0_reg_178         |    9   |
|centerRowBufferIdx_V_1_reg_359|    2   |
|        data1_V_reg_438       |   24   |
|       icmp_ln45_reg_388      |    1   |
|      icmp_ln879_reg_383      |    1   |
|    indvar_flatten_reg_167    |   10   |
|         kc_0_reg_189         |    2   |
|          kc_reg_408          |    2   |
|  row_buffer_0_V_addr_reg_413 |    9   |
|  row_buffer_1_V_addr_reg_418 |    9   |
|  row_buffer_2_V_addr_reg_423 |    9   |
|  row_buffer_3_V_addr_reg_428 |    9   |
|      row_sel0_V_reg_368      |    2   |
|      row_sel2_V_reg_373      |    2   |
|      select_ln45_reg_402     |    9   |
|      select_ln46_reg_397     |    2   |
|    skip_flag_read_reg_364    |    1   |
|         tmp_5_reg_378        |    1   |
|         v1_V_reg_443         |   24   |
|         v2_V_reg_433         |   24   |
+------------------------------+--------+
|             Total            |   162  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_135 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_148 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_161 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   ||   3.02  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   249  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   162  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   162  |   285  |
+-----------+--------+--------+--------+
