-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of pad_pads_e
--
-- Generated
--  by:  wig
--  on:  Wed Jul  5 16:53:23 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../padio.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: pad_pads_e-rtl-a.vhd,v 1.2 2006/07/10 07:30:08 wig Exp $
-- $Date: 2006/07/10 07:30:08 $
-- $Log: pad_pads_e-rtl-a.vhd,v $
-- Revision 1.2  2006/07/10 07:30:08  wig
-- Updated more testcasess.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.91 2006/07/04 12:22:35 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of pad_pads_e
--
architecture rtl of pad_pads_e is 

	--
	-- Generated Constant Declarations
	--


	--
	-- Generated Components
	--
	component w_data3
		-- No Generated Generics
		port (
		-- Generated Port for Entity w_data3
			di	: out	std_ulogic;	-- data in from pad
			do	: in	std_ulogic;	-- data out to pad
			en	: in	std_ulogic;	-- pad output enable
			pu	: in	std_ulogic	-- pull-up control
		-- End of Generated Port for Entity w_data3
		);
	end component;
	-- ---------

	component w_data2
		-- No Generated Generics
		port (
		-- Generated Port for Entity w_data2
			di	: out	std_ulogic;	-- data in from pad
			do	: in	std_ulogic;	-- data out to pad
			en	: in	std_ulogic;	-- pad output enable
			pu	: in	std_ulogic	-- pull-up control
		-- End of Generated Port for Entity w_data2
		);
	end component;
	-- ---------

	component w_pad_i
		-- No Generated Generics
		port (
		-- Generated Port for Entity w_pad_i
			di	: out	std_ulogic	-- data in from pad
		-- End of Generated Port for Entity w_pad_i
		);
	end component;
	-- ---------

	component w_pad_o
		-- No Generated Generics
		port (
		-- Generated Port for Entity w_pad_o
			do	: in	std_ulogic;	-- data out to pad
			en	: in	std_ulogic	-- pad output enable
		-- End of Generated Port for Entity w_pad_o
		);
	end component;
	-- ---------

	component w_disp
		-- No Generated Generics
		port (
		-- Generated Port for Entity w_disp
			di	: out	std_ulogic;	-- data in from pad
			do	: in	std_ulogic;	-- data out to pad
			en	: in	std_ulogic	-- pad output enable
		-- End of Generated Port for Entity w_disp
		);
	end component;
	-- ---------

	component w_osc
		-- No Generated Generics
		port (
		-- Generated Port for Entity w_osc
			pd	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			xo	: in	std_ulogic -- __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity w_osc
		);
	end component;
	-- ---------

	component w_pad_dire
		-- No Generated Generics
		port (
		-- Generated Port for Entity w_pad_dire
			di	: out	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			do	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			en	: in	std_ulogic -- __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity w_pad_dire
		);
	end component;
	-- ---------

	component w_pad_dir
		-- No Generated Generics
		port (
		-- Generated Port for Entity w_pad_dir
			di	: out	std_ulogic -- __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity w_pad_dir
		);
	end component;
	-- ---------



	--
	-- Generated Signal List
	--
		signal	mix_logic1_0	: std_ulogic; 
		signal	mix_logic1_1	: std_ulogic; 
		signal	mix_logic0_0	: std_ulogic; 
		-- __I_NODRV_I signal	clki2c	: std_ulogic; 
		signal	clki3c	: std_ulogic; 
		signal	pad_di_1	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_12	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_13	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_14	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_15	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_16	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_17	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_18	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_31	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_32	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_33	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_34	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_39	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_di_40	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		--  __I_OUT_OPEN signal	pad_dir_di	: std_ulogic; 
		--  __I_OUT_OPEN signal	pad_dir_di38	: std_ulogic; 
		-- __I_NODRV_I signal	pad_dir_do38	: std_ulogic; 
		-- __I_NODRV_I signal	pad_dir_en38	: std_ulogic; 
		signal	pad_do_12	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_13	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_14	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_15	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_16	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_17	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_18	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_2	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_31	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_32	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_35	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_36	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_39	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_do_40	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_12	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_13	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_14	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_15	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_16	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_17	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_18	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_2	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_31	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_32	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_35	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_36	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_39	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_en_40	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_pu_31	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pad_pu_32	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
	--
	-- End of Generated Signal List
	--




begin


	--
	-- Generated Concurrent Statements
	--

	--
	-- Generated Signal Assignments
	--
		mix_logic1_0	<=	'1';
		mix_logic1_1	<=	'1';
		mix_logic0_0	<=	'0';
		p_mix_pad_di_1_go	<=	pad_di_1;  -- __I_O_BIT_PORT
		p_mix_pad_di_12_go	<=	pad_di_12;  -- __I_O_BIT_PORT
		p_mix_pad_di_13_go	<=	pad_di_13;  -- __I_O_BIT_PORT
		p_mix_pad_di_14_go	<=	pad_di_14;  -- __I_O_BIT_PORT
		p_mix_pad_di_15_go	<=	pad_di_15;  -- __I_O_BIT_PORT
		p_mix_pad_di_16_go	<=	pad_di_16;  -- __I_O_BIT_PORT
		p_mix_pad_di_17_go	<=	pad_di_17;  -- __I_O_BIT_PORT
		p_mix_pad_di_18_go	<=	pad_di_18;  -- __I_O_BIT_PORT
		p_mix_pad_di_31_go	<=	pad_di_31;  -- __I_O_BIT_PORT
		p_mix_pad_di_32_go	<=	pad_di_32;  -- __I_O_BIT_PORT
		p_mix_pad_di_33_go	<=	pad_di_33;  -- __I_O_BIT_PORT
		p_mix_pad_di_34_go	<=	pad_di_34;  -- __I_O_BIT_PORT
		p_mix_pad_di_39_go	<=	pad_di_39;  -- __I_O_BIT_PORT
		p_mix_pad_di_40_go	<=	pad_di_40;  -- __I_O_BIT_PORT
		pad_do_12	<=	p_mix_pad_do_12_gi;  -- __I_I_BIT_PORT
		pad_do_13	<=	p_mix_pad_do_13_gi;  -- __I_I_BIT_PORT
		pad_do_14	<=	p_mix_pad_do_14_gi;  -- __I_I_BIT_PORT
		pad_do_15	<=	p_mix_pad_do_15_gi;  -- __I_I_BIT_PORT
		pad_do_16	<=	p_mix_pad_do_16_gi;  -- __I_I_BIT_PORT
		pad_do_17	<=	p_mix_pad_do_17_gi;  -- __I_I_BIT_PORT
		pad_do_18	<=	p_mix_pad_do_18_gi;  -- __I_I_BIT_PORT
		pad_do_2	<=	p_mix_pad_do_2_gi;  -- __I_I_BIT_PORT
		pad_do_31	<=	p_mix_pad_do_31_gi;  -- __I_I_BIT_PORT
		pad_do_32	<=	p_mix_pad_do_32_gi;  -- __I_I_BIT_PORT
		pad_do_35	<=	p_mix_pad_do_35_gi;  -- __I_I_BIT_PORT
		pad_do_36	<=	p_mix_pad_do_36_gi;  -- __I_I_BIT_PORT
		pad_do_39	<=	p_mix_pad_do_39_gi;  -- __I_I_BIT_PORT
		pad_do_40	<=	p_mix_pad_do_40_gi;  -- __I_I_BIT_PORT
		pad_en_12	<=	p_mix_pad_en_12_gi;  -- __I_I_BIT_PORT
		pad_en_13	<=	p_mix_pad_en_13_gi;  -- __I_I_BIT_PORT
		pad_en_14	<=	p_mix_pad_en_14_gi;  -- __I_I_BIT_PORT
		pad_en_15	<=	p_mix_pad_en_15_gi;  -- __I_I_BIT_PORT
		pad_en_16	<=	p_mix_pad_en_16_gi;  -- __I_I_BIT_PORT
		pad_en_17	<=	p_mix_pad_en_17_gi;  -- __I_I_BIT_PORT
		pad_en_18	<=	p_mix_pad_en_18_gi;  -- __I_I_BIT_PORT
		pad_en_2	<=	p_mix_pad_en_2_gi;  -- __I_I_BIT_PORT
		pad_en_31	<=	p_mix_pad_en_31_gi;  -- __I_I_BIT_PORT
		pad_en_32	<=	p_mix_pad_en_32_gi;  -- __I_I_BIT_PORT
		pad_en_35	<=	p_mix_pad_en_35_gi;  -- __I_I_BIT_PORT
		pad_en_36	<=	p_mix_pad_en_36_gi;  -- __I_I_BIT_PORT
		pad_en_39	<=	p_mix_pad_en_39_gi;  -- __I_I_BIT_PORT
		pad_en_40	<=	p_mix_pad_en_40_gi;  -- __I_I_BIT_PORT
		pad_pu_31	<=	p_mix_pad_pu_31_gi;  -- __I_I_BIT_PORT
		pad_pu_32	<=	p_mix_pad_pu_32_gi;  -- __I_I_BIT_PORT


	--
	-- Generated Instances and Port Mappings
	--
		-- Generated Instance Port Map for data_10_pad
		data_10_pad: w_data3
		port map (

			di => pad_di_32,	-- data in from pad
			do => pad_do_32,	-- data out to pad
			en => pad_en_32,	-- pad output enable
			pu => pad_pu_32	-- pull-up control
		);

		-- End of Generated Instance Port Map for data_10_pad

		-- Generated Instance Port Map for data_9_pad
		data_9_pad: w_data2
		port map (

			di => pad_di_31,	-- data in from pad
			do => pad_do_31,	-- data out to pad
			en => pad_en_31,	-- pad output enable
			pu => pad_pu_31	-- pull-up control
		);

		-- End of Generated Instance Port Map for data_9_pad

		-- Generated Instance Port Map for data_i1_pad
		data_i1_pad: w_pad_i
		port map (
			di => pad_di_1	-- data in from pad
		);

		-- End of Generated Instance Port Map for data_i1_pad

		-- Generated Instance Port Map for data_i33_pad
		data_i33_pad: w_pad_i
		port map (
			di => pad_di_33	-- data in from pad
		);

		-- End of Generated Instance Port Map for data_i33_pad

		-- Generated Instance Port Map for data_i34_pad
		data_i34_pad: w_pad_i
		port map (
			di => pad_di_34	-- data in from pad
		);

		-- End of Generated Instance Port Map for data_i34_pad

		-- Generated Instance Port Map for data_o1_pad
		data_o1_pad: w_pad_o
		port map (
			do => pad_do_2,	-- data out to pad
			en => pad_en_2	-- pad output enable
		);

		-- End of Generated Instance Port Map for data_o1_pad

		-- Generated Instance Port Map for data_o35_pad
		data_o35_pad: w_pad_o
		port map (
			do => pad_do_35,	-- data out to pad
			en => pad_en_35	-- pad output enable
		);

		-- End of Generated Instance Port Map for data_o35_pad

		-- Generated Instance Port Map for data_o36_pad
		data_o36_pad: w_pad_o
		port map (
			do => pad_do_36,	-- data out to pad
			en => pad_en_36	-- pad output enable
		);

		-- End of Generated Instance Port Map for data_o36_pad

		-- Generated Instance Port Map for disp_10_pad
		disp_10_pad: w_disp
		port map (

			di => pad_di_40,	-- data in from pad
			do => pad_do_40,	-- data out to pad
			en => pad_en_40	-- pad output enable
		);

		-- End of Generated Instance Port Map for disp_10_pad

		-- Generated Instance Port Map for disp_2_pad
		disp_2_pad: w_disp
		port map (

			di => pad_di_12,	-- data in from pad
			do => pad_do_12,	-- data out to pad
			en => pad_en_12	-- pad output enable
		);

		-- End of Generated Instance Port Map for disp_2_pad

		-- Generated Instance Port Map for disp_3_pad
		disp_3_pad: w_disp
		port map (

			di => pad_di_13,	-- data in from pad
			do => pad_do_13,	-- data out to pad
			en => pad_en_13	-- pad output enable
		);

		-- End of Generated Instance Port Map for disp_3_pad

		-- Generated Instance Port Map for disp_4_pad
		disp_4_pad: w_disp
		port map (

			di => pad_di_14,	-- data in from pad
			do => pad_do_14,	-- data out to pad
			en => pad_en_14	-- pad output enable
		);

		-- End of Generated Instance Port Map for disp_4_pad

		-- Generated Instance Port Map for disp_5_pad
		disp_5_pad: w_disp
		port map (

			di => pad_di_15,	-- data in from pad
			do => pad_do_15,	-- data out to pad
			en => pad_en_15	-- pad output enable
		);

		-- End of Generated Instance Port Map for disp_5_pad

		-- Generated Instance Port Map for disp_6_pad
		disp_6_pad: w_disp
		port map (

			di => pad_di_16,	-- data in from pad
			do => pad_do_16,	-- data out to pad
			en => pad_en_16	-- pad output enable
		);

		-- End of Generated Instance Port Map for disp_6_pad

		-- Generated Instance Port Map for disp_7_pad
		disp_7_pad: w_disp
		port map (

			di => pad_di_17,	-- data in from pad
			do => pad_do_17,	-- data out to pad
			en => pad_en_17	-- pad output enable
		);

		-- End of Generated Instance Port Map for disp_7_pad

		-- Generated Instance Port Map for disp_8_pad
		disp_8_pad: w_disp
		port map (

			di => pad_di_18,	-- data in from pad
			do => pad_do_18,	-- data out to pad
			en => pad_en_18	-- pad output enable
		);

		-- End of Generated Instance Port Map for disp_8_pad

		-- Generated Instance Port Map for disp_9_pad
		disp_9_pad: w_disp
		port map (

			di => pad_di_39,	-- data in from pad
			do => pad_do_39,	-- data out to pad
			en => pad_en_39	-- pad output enable
		);

		-- End of Generated Instance Port Map for disp_9_pad

		-- Generated Instance Port Map for osc_1_pad
		osc_1_pad: w_osc
		port map (
			pd => mix_logic1_0,
			-- __I_NODRV_I xo =>  __nodrv__/clki2c
		);

		-- End of Generated Instance Port Map for osc_1_pad

		-- Generated Instance Port Map for osc_2_pad
		osc_2_pad: w_osc
		port map (
			pd => mix_logic1_1,
			xo => clki3c
		);

		-- End of Generated Instance Port Map for osc_2_pad

		-- Generated Instance Port Map for osc_3_pad
		osc_3_pad: w_osc
		port map (
			pd => mix_logic0_0,
			xo => clki3c
		);

		-- End of Generated Instance Port Map for osc_3_pad

		-- Generated Instance Port Map for pad_dire_pad
		pad_dire_pad: w_pad_dire
		port map (

			di => open, -- __I_OUT_OPEN
			-- __I_NODRV_I -- __I_NODRV_I do =>   __nodrv__/pad_dir_en38/pad_dir_do38,
			-- __I_NODRV_I en =>  __nodrv__/pad_dir_en38
		);

		-- End of Generated Instance Port Map for pad_dire_pad

		-- Generated Instance Port Map for pad_dirli_pad
		pad_dirli_pad: w_pad_dir
		port map (
			di => open -- __I_OUT_OPEN
		);

		-- End of Generated Instance Port Map for pad_dirli_pad



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
