Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jul 15 18:35:57 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file add_sub_timing_summary_routed.rpt -pb add_sub_timing_summary_routed.pb -rpx add_sub_timing_summary_routed.rpx -warn_on_violation
| Design       : add_sub
| Device       : 7s25-csga225
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.221ns  (logic 3.832ns (46.618%)  route 4.388ns (53.382%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.561     2.517    b_IBUF[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.124     2.641 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.964     3.605    c_1
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.124     3.729 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.864     5.593    s_OBUF[2]
    M8                   OBUF (Prop_obuf_I_O)         2.628     8.221 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.221    s[2]
    M8                                                                r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 3.841ns (48.500%)  route 4.078ns (51.500%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.561     2.517    b_IBUF[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.124     2.641 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.666     3.308    c_1
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.851     5.283    cout_OBUF
    R12                  OBUF (Prop_obuf_I_O)         2.636     7.919 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     7.919    cout
    R12                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 3.839ns (49.332%)  route 3.942ns (50.668%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.561     2.517    b_IBUF[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.124     2.641 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.658     3.300    c_1
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.124     3.424 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.723     5.147    s_OBUF[3]
    M7                   OBUF (Prop_obuf_I_O)         2.634     7.781 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.781    s[3]
    M7                                                                r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.407ns  (logic 3.979ns (53.712%)  route 3.429ns (46.288%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.561     2.517    b_IBUF[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.152     2.669 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.537    s_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         2.870     7.407 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.407    s[1]
    N6                                                                r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 3.747ns (55.222%)  route 3.038ns (44.778%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.213     2.170    b_IBUF[0]
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.124     2.294 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.825     4.119    s_OBUF[0]
    N7                   OBUF (Prop_obuf_I_O)         2.666     6.785 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.785    s[0]
    N7                                                                r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.415ns (66.088%)  route 0.726ns (33.912%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    N8                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  cin_IBUF_inst/O
                         net (fo=5, routed)           0.376     0.595    cin_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.640 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.350     0.991    s_OBUF[3]
    M7                   OBUF (Prop_obuf_I_O)         1.151     2.142 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.142    s[3]
    M7                                                                r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.376ns (62.580%)  route 0.823ns (37.420%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    L10                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           0.431     0.579    a_IBUF[0]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.045     0.624 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.015    s_OBUF[0]
    N7                   OBUF (Prop_obuf_I_O)         1.183     2.198 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.198    s[0]
    N7                                                                r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.418ns (64.265%)  route 0.788ns (35.735%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    N8                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  cin_IBUF_inst/O
                         net (fo=5, routed)           0.377     0.596    cin_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.045     0.641 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.411     1.053    cout_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.153     2.206 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.206    cout
    R12                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.409ns (61.810%)  route 0.871ns (38.190%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    N8                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  cin_IBUF_inst/O
                         net (fo=5, routed)           0.462     0.681    cin_IBUF
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.045     0.726 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.135    s_OBUF[2]
    M8                   OBUF (Prop_obuf_I_O)         1.145     2.280 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.280    s[2]
    M8                                                                r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.442ns (63.122%)  route 0.843ns (36.878%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    L10                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           0.430     0.578    a_IBUF[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I0_O)        0.048     0.626 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.039    s_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.246     2.285 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.285    s[1]
    N6                                                                r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------





