{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465683145946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465683145946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 00:12:25 2016 " "Processing started: Sun Jun 12 00:12:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465683145946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465683145946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465683145946 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465683146352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward/forward.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forward/forward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forward-rtl " "Found design unit 1: Forward-rtl" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147071 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forward " "Found entity 1: Forward" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465683147071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb/wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb/wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB-rtl " "Found design unit 1: WB-rtl" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/WB/WB.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147071 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/WB/WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465683147071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regfile-rtl " "Found design unit 1: Regfile-rtl" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147087 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Found entity 1: Regfile" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465683147087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-rtl " "Found design unit 1: MEM-rtl" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Mem/MEM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147087 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Mem/MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465683147087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncache/instructioncache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructioncache/instructioncache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrCache-ins_cache_impl " "Found design unit 1: InstrCache-ins_cache_impl" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/InstructionCache/InstructionCache.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147102 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrCache " "Found entity 1: InstrCache" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/InstructionCache/InstructionCache.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465683147102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrconst/instrcosnt.vhd 2 0 " "Found 2 design units, including 0 entities, in source file instrconst/instrcosnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrSet " "Found design unit 1: instrSet" {  } { { "InstrConst/InstrCosnt.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/InstrConst/InstrCosnt.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 instrSet-body " "Found design unit 2: instrSet-body" {  } { { "InstrConst/InstrCosnt.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/InstrConst/InstrCosnt.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465683147102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_decode/if_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_decode/if_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_decode-rtl " "Found design unit 1: if_decode-rtl" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147102 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_decode " "Found entity 1: if_decode" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465683147102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if/if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_jedinica-impl " "Found design unit 1: if_jedinica-impl" {  } { { "IF/if.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/IF/if.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147118 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_jedinica " "Found entity 1: if_jedinica" {  } { { "IF/if.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/IF/if.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465683147118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex/ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex/ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exe-rtl " "Found design unit 1: Exe-rtl" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/EX/EX.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147118 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exe " "Found entity 1: Exe" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/EX/EX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465683147118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-impl " "Found design unit 1: Decode-impl" {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Decode/Decode.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147134 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Decode/Decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465683147134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacache/datacache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datacache/datacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataCache-rtl " "Found design unit 1: DataCache-rtl" {  } { { "DataCache/DataCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/DataCache/DataCache.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147134 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataCache " "Found entity 1: DataCache" {  } { { "DataCache/DataCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/DataCache/DataCache.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465683147134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465683147134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "if_decode " "Elaborating entity \"if_decode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465683147196 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_wr if_decode.vhd(41) " "VHDL Signal Declaration warning at if_decode.vhd(41): used implicit default value for signal \"psw_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465683147212 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_in if_decode.vhd(44) " "VHDL Signal Declaration warning at if_decode.vhd(44): used implicit default value for signal \"psw_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465683147212 "|if_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brnch if_decode.vhd(62) " "Verilog HDL or VHDL warning at if_decode.vhd(62): object \"brnch\" assigned a value but never read" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465683147212 "|if_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flush_if if_decode.vhd(86) " "Verilog HDL or VHDL warning at if_decode.vhd(86): object \"flush_if\" assigned a value but never read" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465683147212 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flush_if_decode if_decode.vhd(87) " "VHDL Signal Declaration warning at if_decode.vhd(87): used implicit default value for signal \"flush_if_decode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465683147212 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flush_id if_decode.vhd(90) " "VHDL Signal Declaration warning at if_decode.vhd(90): used implicit default value for signal \"flush_id\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465683147212 "|if_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1_adr if_decode.vhd(100) " "Verilog HDL or VHDL warning at if_decode.vhd(100): object \"rs1_adr\" assigned a value but never read" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465683147212 "|if_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2_adr if_decode.vhd(101) " "Verilog HDL or VHDL warning at if_decode.vhd(101): object \"rs2_adr\" assigned a value but never read" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465683147212 "|if_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "if_jedinica if_jedinica:if_jedinica A:impl " "Elaborating entity \"if_jedinica\" using architecture \"A:impl\" for hierarchy \"if_jedinica:if_jedinica\"" {  } { { "if_decode/if_decode.vhd" "if_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465683147212 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "initial_PC if.vhd(41) " "VHDL Process Statement warning at if.vhd(41): signal \"initial_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF/if.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/IF/if.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147212 "|if_decode|if_jedinica:if_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Decode Decode:decode_jedinica A:impl " "Elaborating entity \"Decode\" using architecture \"A:impl\" for hierarchy \"Decode:decode_jedinica\"" {  } { { "if_decode/if_decode.vhd" "decode_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465683147212 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_rd Decode.vhd(61) " "VHDL Signal Declaration warning at Decode.vhd(61): used implicit default value for signal \"psw_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Decode/Decode.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465683147227 "|if_decode|Decode:decode_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Regfile Decode:decode_jedinica\|Regfile:regFile A:rtl " "Elaborating entity \"Regfile\" using architecture \"A:rtl\" for hierarchy \"Decode:decode_jedinica\|Regfile:regFile\"" {  } { { "Decode/Decode.vhd" "regFile" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Decode/Decode.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465683147227 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_out Regfile.vhd(32) " "VHDL Signal Declaration warning at Regfile.vhd(32): used implicit default value for signal \"psw_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465683147227 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "psw Regfile.vhd(59) " "VHDL Process Statement warning at Regfile.vhd(59): signal \"psw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147227 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "psw_in Regfile.vhd(62) " "VHDL Process Statement warning at Regfile.vhd(62): signal \"psw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147227 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers Regfile.vhd(70) " "VHDL Process Statement warning at Regfile.vhd(70): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147243 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers Regfile.vhd(73) " "VHDL Process Statement warning at Regfile.vhd(73): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147243 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "psw Regfile.vhd(45) " "VHDL Process Statement warning at Regfile.vhd(45): inferring latch(es) for signal or variable \"psw\", which holds its previous value in one or more paths through the process" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1465683147259 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstrCache InstrCache:instr_cache A:ins_cache_impl " "Elaborating entity \"InstrCache\" using architecture \"A:ins_cache_impl\" for hierarchy \"InstrCache:instr_cache\"" {  } { { "if_decode/if_decode.vhd" "instr_cache" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 123 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465683147446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Exe Exe:exe_jedinica A:rtl " "Elaborating entity \"Exe\" using architecture \"A:rtl\" for hierarchy \"Exe:exe_jedinica\"" {  } { { "if_decode/if_decode.vhd" "exe_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 128 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465683147462 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instr_out EX.vhd(43) " "VHDL Signal Declaration warning at EX.vhd(43): used implicit default value for signal \"instr_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/EX/EX.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465683147462 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "brnch EX.vhd(50) " "VHDL Signal Declaration warning at EX.vhd(50): used implicit default value for signal \"brnch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/EX/EX.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465683147462 "|if_decode|Exe:exe_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MEM MEM:mem_jedinica A:rtl " "Elaborating entity \"MEM\" using architecture \"A:rtl\" for hierarchy \"MEM:mem_jedinica\"" {  } { { "if_decode/if_decode.vhd" "mem_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 136 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465683147462 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instr_out MEM.vhd(38) " "VHDL Signal Declaration warning at MEM.vhd(38): used implicit default value for signal \"instr_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Mem/MEM.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465683147462 "|if_decode|MEM:mem_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "WB WB:wb_jedinica A:rtl " "Elaborating entity \"WB\" using architecture \"A:rtl\" for hierarchy \"WB:wb_jedinica\"" {  } { { "if_decode/if_decode.vhd" "wb_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465683147477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataCache DataCache:data_cache A:rtl " "Elaborating entity \"DataCache\" using architecture \"A:rtl\" for hierarchy \"DataCache:data_cache\"" {  } { { "if_decode/if_decode.vhd" "data_cache" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 149 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465683147477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Forward Forward:fwd A:rtl " "Elaborating entity \"Forward\" using architecture \"A:rtl\" for hierarchy \"Forward:fwd\"" {  } { { "if_decode/if_decode.vhd" "fwd" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 154 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465683147477 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_wb forward.vhd(56) " "VHDL Process Statement warning at forward.vhd(56): signal \"rd_wb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147477 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_wb forward.vhd(61) " "VHDL Process Statement warning at forward.vhd(61): signal \"rd_wb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147477 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_mem forward.vhd(66) " "VHDL Process Statement warning at forward.vhd(66): signal \"rd_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147477 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_mem forward.vhd(71) " "VHDL Process Statement warning at forward.vhd(71): signal \"rd_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147477 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid forward.vhd(75) " "VHDL Process Statement warning at forward.vhd(75): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147477 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_ex forward.vhd(77) " "VHDL Process Statement warning at forward.vhd(77): signal \"rd_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147477 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid forward.vhd(86) " "VHDL Process Statement warning at forward.vhd(86): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147477 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_ex forward.vhd(88) " "VHDL Process Statement warning at forward.vhd(88): signal \"rd_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465683147477 "|if_decode|Forward:fwd"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1465683148384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465683148556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 12 00:12:28 2016 " "Processing ended: Sun Jun 12 00:12:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465683148556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465683148556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465683148556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465683148556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465683288808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465683288808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 00:14:48 2016 " "Processing started: Sun Jun 12 00:14:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465683288808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1465683288808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp cpu -c cpu --netlist_type=sgate " "Command: quartus_rpp cpu -c cpu --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1465683288808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465683289293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 12 00:14:49 2016 " "Processing ended: Sun Jun 12 00:14:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465683289293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465683289293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465683289293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1465683289293 ""}
