// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339800,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=34,HLS_SYN_DSP=62,HLS_SYN_FF=14035,HLS_SYN_LUT=25038,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [223:0] x_V;
output  [13:0] y_0_V;
output   y_0_V_ap_vld;
output  [13:0] y_1_V;
output   y_1_V_ap_vld;
output  [13:0] y_2_V;
output   y_2_V_ap_vld;
output  [13:0] y_3_V;
output   y_3_V_ap_vld;
output  [13:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [223:0] x_V_preg;
reg   [223:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
reg  signed [13:0] p_Val2_s_reg_1533;
reg   [13:0] p_Val2_s_reg_1533_pp0_iter1_reg;
reg  signed [13:0] p_Val2_s_reg_1533_pp0_iter2_reg;
reg  signed [13:0] p_Val2_s_reg_1533_pp0_iter3_reg;
reg  signed [13:0] p_Val2_s_reg_1533_pp0_iter4_reg;
wire  signed [13:0] p_Val2_11_fu_440_p4;
reg  signed [13:0] p_Val2_11_reg_1541;
reg  signed [13:0] p_Val2_11_reg_1541_pp0_iter1_reg;
wire  signed [21:0] sext_ln728_fu_450_p1;
reg  signed [21:0] sext_ln728_reg_1548;
wire  signed [13:0] p_Val2_1_fu_458_p4;
reg  signed [13:0] p_Val2_1_reg_1555;
reg   [13:0] p_Val2_1_reg_1555_pp0_iter1_reg;
reg  signed [13:0] p_Val2_1_reg_1555_pp0_iter2_reg;
reg  signed [13:0] p_Val2_1_reg_1555_pp0_iter3_reg;
reg  signed [13:0] p_Val2_1_reg_1555_pp0_iter4_reg;
wire  signed [21:0] sext_ln727_fu_468_p1;
reg  signed [21:0] sext_ln727_reg_1562;
reg   [13:0] trunc_ln_reg_1567;
reg  signed [13:0] p_Val2_2_reg_1572;
reg  signed [13:0] p_Val2_2_reg_1572_pp0_iter1_reg;
reg  signed [13:0] p_Val2_2_reg_1572_pp0_iter2_reg;
reg  signed [13:0] p_Val2_2_reg_1572_pp0_iter3_reg;
reg  signed [13:0] p_Val2_2_reg_1572_pp0_iter4_reg;
reg  signed [13:0] p_Val2_2_reg_1572_pp0_iter5_reg;
reg  signed [13:0] p_Val2_3_reg_1578;
reg  signed [13:0] p_Val2_3_reg_1578_pp0_iter1_reg;
reg  signed [13:0] p_Val2_3_reg_1578_pp0_iter2_reg;
reg  signed [13:0] p_Val2_3_reg_1578_pp0_iter3_reg;
reg  signed [13:0] p_Val2_3_reg_1578_pp0_iter4_reg;
wire  signed [14:0] lhs_V_5_fu_548_p1;
reg  signed [14:0] lhs_V_5_reg_1592;
reg  signed [14:0] lhs_V_5_reg_1592_pp0_iter1_reg;
reg  signed [14:0] lhs_V_5_reg_1592_pp0_iter2_reg;
reg  signed [14:0] lhs_V_5_reg_1592_pp0_iter3_reg;
reg  signed [14:0] lhs_V_5_reg_1592_pp0_iter4_reg;
wire  signed [22:0] grp_fu_1359_p4;
reg  signed [22:0] ret_V_16_reg_1597;
wire  signed [27:0] r_V_12_fu_1369_p2;
reg  signed [27:0] r_V_12_reg_1602;
wire  signed [21:0] grp_fu_1375_p3;
reg  signed [21:0] ret_V_26_reg_1607;
wire  signed [27:0] r_V_4_fu_1383_p2;
reg  signed [27:0] r_V_4_reg_1612;
wire  signed [21:0] sext_ln728_1_fu_578_p1;
reg  signed [21:0] sext_ln728_1_reg_1617;
reg  signed [21:0] sext_ln728_1_reg_1617_pp0_iter2_reg;
reg  signed [21:0] sext_ln728_1_reg_1617_pp0_iter3_reg;
reg  signed [21:0] sext_ln728_1_reg_1617_pp0_iter4_reg;
reg  signed [21:0] sext_ln728_1_reg_1617_pp0_iter5_reg;
wire  signed [21:0] mul_ln1192_6_fu_1389_p2;
reg  signed [21:0] mul_ln1192_6_reg_1623;
wire  signed [45:0] mul_ln1118_fu_584_p2;
reg  signed [45:0] mul_ln1118_reg_1629;
reg   [13:0] trunc_ln708_s_reg_1634;
wire   [43:0] mul_ln1118_5_fu_631_p2;
reg   [43:0] mul_ln1118_5_reg_1639;
reg   [13:0] trunc_ln708_14_reg_1644;
reg   [13:0] trunc_ln708_1_reg_1649;
reg   [13:0] trunc_ln708_8_reg_1654;
reg   [13:0] trunc_ln708_13_reg_1659;
wire  signed [21:0] mul_ln1192_2_fu_1428_p2;
reg  signed [21:0] mul_ln1192_2_reg_1664;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return;
reg   [9:0] p_5_reg_1669;
reg  signed [9:0] p_5_reg_1669_pp0_iter4_reg;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return;
reg   [9:0] p_2_reg_1674;
reg   [9:0] p_2_reg_1674_pp0_iter4_reg;
reg   [9:0] p_2_reg_1674_pp0_iter5_reg;
reg   [9:0] p_2_reg_1674_pp0_iter6_reg;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return;
reg   [9:0] p_s_reg_1679;
reg   [13:0] trunc_ln708_2_reg_1684;
wire   [32:0] ret_V_1_fu_867_p2;
reg   [32:0] ret_V_1_reg_1689;
wire  signed [19:0] grp_fu_1449_p3;
reg  signed [19:0] ret_V_3_reg_1694;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return;
reg  signed [9:0] p_Val2_6_reg_1699;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return;
reg   [9:0] p_Val2_s_28_reg_1704;
wire  signed [17:0] grp_fu_1457_p3;
reg  signed [17:0] ret_V_37_reg_1709;
reg  signed [17:0] ret_V_37_reg_1709_pp0_iter6_reg;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return;
reg  signed [9:0] p_6_reg_1714;
reg  signed [9:0] p_6_reg_1714_pp0_iter6_reg;
reg  signed [9:0] p_6_reg_1714_pp0_iter7_reg;
wire  signed [22:0] r_V_7_fu_1465_p2;
reg  signed [22:0] r_V_7_reg_1721;
wire   [19:0] add_ln1192_12_fu_951_p2;
reg   [19:0] add_ln1192_12_reg_1726;
wire  signed [20:0] mul_ln728_fu_1471_p2;
reg  signed [20:0] mul_ln728_reg_1731;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return;
reg  signed [9:0] p_9_reg_1736;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return;
reg  signed [9:0] p_1_reg_1741;
wire   [14:0] ret_V_43_fu_960_p2;
reg   [14:0] ret_V_43_reg_1746;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return;
reg   [9:0] p_Val2_8_reg_1751;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return;
reg   [9:0] p_Val2_7_reg_1756;
wire   [51:0] mul_ln700_fu_971_p2;
reg   [51:0] mul_ln700_reg_1761;
wire   [14:0] add_ln1192_fu_990_p2;
reg   [14:0] add_ln1192_reg_1766;
wire  signed [21:0] grp_fu_1477_p3;
reg  signed [21:0] r_V_5_reg_1771;
wire   [37:0] add_ln1192_17_fu_1078_p2;
reg   [37:0] add_ln1192_17_reg_1776;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return;
reg   [9:0] p_8_reg_1781;
wire  signed [16:0] grp_fu_1491_p4;
reg  signed [16:0] ret_V_19_reg_1786;
wire   [23:0] ret_V_23_fu_1117_p2;
reg  signed [23:0] ret_V_23_reg_1791;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return;
reg   [9:0] p_Val2_9_reg_1796;
wire   [10:0] ret_V_48_fu_1130_p2;
reg   [10:0] ret_V_48_reg_1801;
wire   [53:0] mul_ln700_1_fu_1142_p2;
reg   [53:0] mul_ln700_1_reg_1806;
wire  signed [41:0] mul_ln1192_3_fu_1510_p2;
reg  signed [41:0] mul_ln1192_3_reg_1811;
reg   [13:0] trunc_ln708_9_reg_1816;
reg   [13:0] trunc_ln708_10_reg_1821;
wire  signed [32:0] grp_fu_1525_p3;
reg  signed [32:0] mul_ln1192_9_reg_1826;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_return;
reg   [9:0] p_0_reg_1831;
reg    ap_block_pp0_stage0_subdone;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce;
wire   [13:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call91;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call91;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call91;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call91;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call91;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call91;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call91;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call91;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call91;
reg    ap_block_pp0_stage0_11001_ignoreCallOp27;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce;
wire   [13:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call208;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call208;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call208;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call208;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call208;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call208;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call208;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call208;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call208;
reg    ap_block_pp0_stage0_11001_ignoreCallOp38;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call30;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call30;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call30;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call30;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call30;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call30;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call30;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call30;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call30;
reg    ap_block_pp0_stage0_11001_ignoreCallOp41;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call68;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call68;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call68;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call68;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call68;
reg    ap_block_pp0_stage0_11001_ignoreCallOp71;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce;
wire   [13:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call78;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call78;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call78;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call78;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call78;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call78;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call78;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call78;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call78;
reg    ap_block_pp0_stage0_11001_ignoreCallOp78;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call101;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call101;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call101;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call101;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call101;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call101;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call101;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call101;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call101;
reg    ap_block_pp0_stage0_11001_ignoreCallOp80;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce;
wire   [13:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_input_V;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call114;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call114;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call114;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call114;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call114;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call114;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call114;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call114;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call114;
reg    ap_block_pp0_stage0_11001_ignoreCallOp83;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce;
wire   [13:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call158;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call158;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call158;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call158;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call158;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call158;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call158;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call158;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call158;
reg    ap_block_pp0_stage0_11001_ignoreCallOp87;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call170;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call170;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call170;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call170;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call170;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call170;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call170;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call170;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call170;
reg    ap_block_pp0_stage0_11001_ignoreCallOp88;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce;
wire   [13:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call184;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call184;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call184;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call184;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call184;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call184;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call184;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call184;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call184;
reg    ap_block_pp0_stage0_11001_ignoreCallOp90;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call226;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call226;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call226;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call226;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call226;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call226;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call226;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call226;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call226;
reg    ap_block_pp0_stage0_11001_ignoreCallOp95;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call48;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call48;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call48;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call48;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call48;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call48;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call48;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call48;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call48;
reg    ap_block_pp0_stage0_11001_ignoreCallOp97;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call148;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call148;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call148;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call148;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call148;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call148;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call148;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call148;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call148;
reg    ap_block_pp0_stage0_11001_ignoreCallOp104;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce;
wire   [13:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call202;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call202;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call202;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call202;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call202;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call202;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call202;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call202;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call202;
reg    ap_block_pp0_stage0_11001_ignoreCallOp115;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call222;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call222;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call222;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call222;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call222;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call222;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call222;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call222;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call222;
reg    ap_block_pp0_stage0_11001_ignoreCallOp117;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ce;
wire   [13:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call237;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call237;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call237;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call237;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call237;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call237;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call237;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call237;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call237;
reg    ap_block_pp0_stage0_11001_ignoreCallOp138;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call62;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call62;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call62;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call62;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call62;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call62;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call62;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call62;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call62;
reg    ap_block_pp0_stage0_11001_ignoreCallOp152;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire  signed [21:0] grp_fu_1350_p3;
wire   [12:0] tmp_7_fu_509_p4;
wire   [21:0] trunc_ln4_fu_519_p3;
wire   [21:0] add_ln1192_7_fu_527_p2;
wire   [21:0] lhs_V_1_fu_472_p3;
wire   [21:0] add_ln1192_30_fu_552_p2;
wire   [21:0] add_ln1192_28_fu_558_p2;
wire  signed [22:0] mul_ln1118_fu_584_p0;
wire  signed [45:0] sext_ln1118_11_fu_581_p1;
wire  signed [22:0] mul_ln1118_fu_584_p1;
wire  signed [21:0] mul_ln700_3_fu_1402_p2;
wire  signed [29:0] mul_ln700_2_fu_1395_p2;
wire   [29:0] shl_ln1_fu_593_p3;
wire  signed [21:0] mul_ln728_4_fu_1408_p2;
(* use_dsp48 = "no" *) wire   [29:0] add_ln700_fu_600_p2;
wire   [29:0] rhs_V_5_fu_605_p3;
wire   [29:0] ret_V_42_fu_612_p2;
wire  signed [21:0] mul_ln1118_5_fu_631_p0;
wire  signed [43:0] sext_ln1118_16_fu_628_p1;
wire  signed [21:0] mul_ln1118_5_fu_631_p1;
wire  signed [21:0] grp_fu_1414_p3;
wire  signed [29:0] mul_ln1192_fu_1421_p2;
wire   [29:0] lhs_V_2_fu_652_p3;
(* use_dsp48 = "no" *) wire   [29:0] ret_V_32_fu_659_p2;
wire   [21:0] lhs_V_3_fu_674_p3;
(* use_dsp48 = "no" *) wire   [21:0] add_ln1192_8_fu_681_p2;
wire   [21:0] rhs_V_1_fu_686_p3;
wire   [21:0] sub_ln1192_fu_693_p2;
wire   [21:0] ret_V_36_fu_699_p2;
(* use_dsp48 = "no" *) wire   [21:0] ret_V_39_fu_716_p2;
wire   [45:0] r_V_22_fu_732_p2;
wire  signed [43:0] r_V_27_fu_761_p1;
wire   [45:0] r_V_27_fu_761_p2;
wire   [19:0] shl_ln1118_3_fu_777_p3;
wire   [15:0] shl_ln1118_4_fu_788_p3;
wire  signed [20:0] sext_ln1118_13_fu_784_p1;
wire  signed [20:0] sext_ln1118_14_fu_795_p1;
wire   [20:0] r_V_24_fu_799_p2;
wire   [12:0] trunc_ln708_11_fu_805_p4;
wire  signed [21:0] grp_fu_1433_p3;
(* use_dsp48 = "no" *) wire   [21:0] ret_V_34_fu_823_p2;
wire  signed [29:0] grp_fu_1441_p2;
wire   [27:0] trunc_ln1193_fu_850_p1;
wire  signed [32:0] sext_ln1118_fu_847_p1;
wire   [32:0] p_shl_fu_853_p3;
wire   [32:0] sub_ln1193_1_fu_861_p2;
wire  signed [16:0] r_V_19_fu_879_p3;
wire   [18:0] shl_ln_fu_900_p3;
wire  signed [19:0] sext_ln1118_5_fu_907_p1;
wire  signed [19:0] sext_ln1118_3_fu_886_p1;
wire   [14:0] tmp_9_fu_917_p3;
wire   [12:0] tmp_s_fu_929_p3;
wire  signed [15:0] sext_ln1118_6_fu_925_p1;
wire  signed [15:0] sext_ln1118_7_fu_937_p1;
wire   [15:0] r_V_21_fu_941_p2;
wire   [19:0] r_V_20_fu_911_p2;
wire  signed [19:0] sext_ln1118_8_fu_947_p1;
wire  signed [14:0] rhs_V_6_fu_957_p1;
wire  signed [19:0] mul_ln700_fu_971_p0;
wire  signed [32:0] mul_ln700_fu_971_p1;
wire  signed [14:0] sext_ln1192_3_fu_980_p1;
wire  signed [14:0] sext_ln1192_2_fu_977_p1;
wire   [14:0] ret_V_33_fu_984_p2;
wire  signed [10:0] sext_ln703_1_fu_999_p1;
wire  signed [10:0] ret_V_10_fu_1002_p2;
wire  signed [22:0] mul_ln1192_5_fu_1018_p0;
wire  signed [19:0] mul_ln1192_5_fu_1018_p1;
wire   [36:0] lhs_V_4_fu_1024_p3;
wire  signed [37:0] sext_ln1192_11_fu_1031_p1;
wire   [37:0] mul_ln1192_5_fu_1018_p2;
wire  signed [21:0] mul_ln728_1_fu_1485_p2;
wire   [37:0] sub_ln1192_1_fu_1035_p2;
wire   [37:0] rhs_V_2_fu_1041_p3;
wire  signed [9:0] mul_ln728_2_fu_1060_p1;
wire   [18:0] mul_ln728_2_fu_1060_p2;
wire   [34:0] tmp_fu_1066_p3;
wire   [37:0] add_ln1192_16_fu_1048_p2;
wire  signed [37:0] rhs_V_3_fu_1074_p1;
wire  signed [22:0] lhs_V_6_fu_1090_p3;
wire   [17:0] tmp_1_fu_1101_p3;
wire  signed [23:0] grp_fu_1501_p3;
wire  signed [23:0] sext_ln1192_18_fu_1108_p1;
(* use_dsp48 = "no" *) wire   [23:0] ret_V_45_fu_1112_p2;
wire  signed [10:0] sext_ln703_5_fu_1123_p1;
wire  signed [10:0] sext_ln703_6_fu_1127_p1;
wire  signed [14:0] mul_ln700_1_fu_1142_p0;
wire  signed [51:0] mul_ln700_1_fu_1142_p1;
(* use_dsp48 = "no" *) wire  signed [17:0] ret_V_12_fu_1148_p2;
wire  signed [9:0] mul_ln728_3_fu_1163_p1;
wire   [18:0] mul_ln728_3_fu_1163_p2;
wire   [34:0] tmp_10_fu_1169_p3;
wire  signed [37:0] rhs_V_4_fu_1177_p1;
wire   [37:0] add_ln1192_19_fu_1181_p2;
wire   [37:0] ret_V_41_fu_1186_p2;
wire  signed [37:0] grp_fu_1516_p3;
wire  signed [10:0] sext_ln1253_fu_1217_p1;
wire  signed [9:0] r_V_26_fu_1229_p0;
wire  signed [19:0] sext_ln1116_3_fu_1226_p1;
wire  signed [9:0] r_V_26_fu_1229_p1;
wire  signed [19:0] r_V_26_fu_1229_p2;
wire   [10:0] r_V_25_fu_1220_p2;
wire  signed [18:0] tmp_11_fu_1239_p3;
wire  signed [11:0] sext_ln703_7_fu_1251_p1;
wire  signed [11:0] ret_V_29_fu_1254_p2;
wire   [49:0] tmp_3_fu_1264_p3;
wire  signed [53:0] rhs_V_fu_1272_p1;
wire   [53:0] ret_V_35_fu_1276_p2;
wire  signed [9:0] mul_ln1192_4_fu_1298_p0;
wire  signed [39:0] mul_ln1192_4_fu_1298_p1;
wire   [45:0] mul_ln1192_4_fu_1298_p2;
wire   [45:0] ret_V_38_fu_1304_p2;
wire  signed [9:0] mul_ln1192_10_fu_1327_p0;
wire  signed [32:0] mul_ln1192_10_fu_1327_p1;
wire   [37:0] mul_ln1192_10_fu_1327_p2;
wire   [37:0] ret_V_49_fu_1333_p2;
wire  signed [8:0] grp_fu_1350_p0;
wire   [8:0] grp_fu_1359_p2;
wire   [17:0] grp_fu_1359_p3;
wire  signed [13:0] r_V_12_fu_1369_p0;
wire  signed [27:0] r_V_11_fu_544_p1;
wire  signed [13:0] r_V_12_fu_1369_p1;
wire   [8:0] grp_fu_1375_p0;
wire   [17:0] grp_fu_1375_p2;
wire  signed [13:0] r_V_4_fu_1383_p0;
wire  signed [27:0] r_V_3_fu_575_p1;
wire  signed [13:0] r_V_4_fu_1383_p1;
wire  signed [13:0] mul_ln1192_6_fu_1389_p0;
wire  signed [13:0] mul_ln1192_6_fu_1389_p1;
wire   [10:0] mul_ln700_2_fu_1395_p0;
wire   [10:0] mul_ln700_3_fu_1402_p0;
wire  signed [13:0] mul_ln700_3_fu_1402_p1;
wire   [11:0] mul_ln728_4_fu_1408_p0;
wire  signed [13:0] mul_ln728_4_fu_1408_p1;
wire  signed [13:0] grp_fu_1414_p0;
wire  signed [13:0] grp_fu_1414_p1;
wire  signed [16:0] grp_fu_1414_p2;
wire   [8:0] mul_ln1192_2_fu_1428_p0;
wire  signed [13:0] mul_ln1192_2_fu_1428_p1;
wire  signed [8:0] grp_fu_1433_p0;
wire  signed [8:0] grp_fu_1441_p0;
wire  signed [9:0] grp_fu_1449_p0;
wire  signed [19:0] sext_ln1116_fu_873_p1;
wire  signed [9:0] grp_fu_1449_p1;
wire  signed [14:0] grp_fu_1449_p2;
wire   [7:0] grp_fu_1457_p0;
wire   [8:0] r_V_7_fu_1465_p0;
wire  signed [7:0] mul_ln728_fu_1471_p0;
wire  signed [9:0] grp_fu_1477_p0;
wire   [8:0] mul_ln728_1_fu_1485_p0;
wire  signed [13:0] mul_ln728_1_fu_1485_p1;
wire   [6:0] grp_fu_1491_p2;
wire  signed [11:0] grp_fu_1491_p3;
wire  signed [9:0] grp_fu_1501_p0;
wire  signed [19:0] sext_ln1118_9_fu_1054_p1;
wire  signed [9:0] grp_fu_1501_p1;
wire  signed [32:0] grp_fu_1516_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 x_V_preg = 224'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg = 1'b0;
end

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_input_V),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_input_V),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce),
    .input_V(trunc_ln_reg_1567),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce),
    .input_V(p_Val2_s_reg_1533_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_input_V),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce),
    .input_V(p_Val2_1_reg_1555_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_input_V),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce),
    .input_V(trunc_ln708_s_reg_1634),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_input_V),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce),
    .input_V(trunc_ln708_14_reg_1644),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce),
    .input_V(trunc_ln708_1_reg_1649),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce),
    .input_V(trunc_ln708_8_reg_1654),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce),
    .input_V(trunc_ln708_13_reg_1659),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_input_V),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ce),
    .input_V(trunc_ln708_2_reg_1684),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_return)
);

myproject_mac_muladd_9s_14s_22ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_9s_14s_22ns_22_1_1_U11(
    .din0(grp_fu_1350_p0),
    .din1(p_Val2_11_fu_440_p4),
    .din2(lhs_V_1_fu_472_p3),
    .dout(grp_fu_1350_p3)
);

myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 23 ))
myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1_U12(
    .din0(p_Val2_1_fu_458_p4),
    .din1(p_Val2_11_fu_440_p4),
    .din2(grp_fu_1359_p2),
    .din3(grp_fu_1359_p3),
    .dout(grp_fu_1359_p4)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U13(
    .din0(r_V_12_fu_1369_p0),
    .din1(r_V_12_fu_1369_p1),
    .dout(r_V_12_fu_1369_p2)
);

myproject_mac_muladd_9ns_14s_18ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_9ns_14s_18ns_22_1_1_U14(
    .din0(grp_fu_1375_p0),
    .din1(p_Val2_1_fu_458_p4),
    .din2(grp_fu_1375_p2),
    .dout(grp_fu_1375_p3)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U15(
    .din0(r_V_4_fu_1383_p0),
    .din1(r_V_4_fu_1383_p1),
    .dout(r_V_4_fu_1383_p2)
);

myproject_mul_mul_14s_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_14s_14s_22_1_1_U16(
    .din0(mul_ln1192_6_fu_1389_p0),
    .din1(mul_ln1192_6_fu_1389_p1),
    .dout(mul_ln1192_6_fu_1389_p2)
);

myproject_mul_mul_11ns_28s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_11ns_28s_30_1_1_U17(
    .din0(mul_ln700_2_fu_1395_p0),
    .din1(r_V_12_reg_1602),
    .dout(mul_ln700_2_fu_1395_p2)
);

myproject_mul_mul_11ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11ns_14s_22_1_1_U18(
    .din0(mul_ln700_3_fu_1402_p0),
    .din1(mul_ln700_3_fu_1402_p1),
    .dout(mul_ln700_3_fu_1402_p2)
);

myproject_mul_mul_12ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_12ns_14s_22_1_1_U19(
    .din0(mul_ln728_4_fu_1408_p0),
    .din1(mul_ln728_4_fu_1408_p1),
    .dout(mul_ln728_4_fu_1408_p2)
);

myproject_mac_muladd_14s_14s_17s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_14s_17s_22_1_1_U20(
    .din0(grp_fu_1414_p0),
    .din1(grp_fu_1414_p1),
    .din2(grp_fu_1414_p2),
    .dout(grp_fu_1414_p3)
);

myproject_mul_mul_14s_28s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_14s_28s_30_1_1_U21(
    .din0(p_Val2_s_reg_1533_pp0_iter1_reg),
    .din1(r_V_4_reg_1612),
    .dout(mul_ln1192_fu_1421_p2)
);

myproject_mul_mul_9ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_9ns_14s_22_1_1_U22(
    .din0(mul_ln1192_2_fu_1428_p0),
    .din1(mul_ln1192_2_fu_1428_p1),
    .dout(mul_ln1192_2_fu_1428_p2)
);

myproject_mac_muladd_9s_14s_22s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_9s_14s_22s_22_1_1_U23(
    .din0(grp_fu_1433_p0),
    .din1(p_Val2_3_reg_1578_pp0_iter3_reg),
    .din2(mul_ln1192_2_reg_1664),
    .dout(grp_fu_1433_p3)
);

myproject_am_addmul_9s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_am_addmul_9s_14s_30_1_1_U24(
    .din0(grp_fu_1441_p0),
    .din1(p_Val2_s_reg_1533_pp0_iter4_reg),
    .dout(grp_fu_1441_p2)
);

myproject_mac_muladd_10s_10s_15s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_10s_10s_15s_20_1_1_U25(
    .din0(grp_fu_1449_p0),
    .din1(grp_fu_1449_p1),
    .din2(grp_fu_1449_p2),
    .dout(grp_fu_1449_p3)
);

myproject_mac_muladd_8ns_10s_17s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_8ns_10s_17s_18_1_1_U26(
    .din0(grp_fu_1457_p0),
    .din1(p_5_reg_1669_pp0_iter4_reg),
    .din2(r_V_19_fu_879_p3),
    .dout(grp_fu_1457_p3)
);

myproject_mul_mul_9ns_14s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_9ns_14s_23_1_1_U27(
    .din0(r_V_7_fu_1465_p0),
    .din1(p_Val2_3_reg_1578_pp0_iter4_reg),
    .dout(r_V_7_fu_1465_p2)
);

myproject_mul_mul_8s_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_8s_14s_21_1_1_U28(
    .din0(mul_ln728_fu_1471_p0),
    .din1(p_Val2_1_reg_1555_pp0_iter4_reg),
    .dout(mul_ln728_fu_1471_p2)
);

myproject_am_addmul_10s_10s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_am_addmul_10s_10s_11s_22_1_1_U29(
    .din0(grp_fu_1477_p0),
    .din1(p_Val2_6_reg_1699),
    .din2(ret_V_10_fu_1002_p2),
    .dout(grp_fu_1477_p3)
);

myproject_mul_mul_9ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_9ns_14s_22_1_1_U30(
    .din0(mul_ln728_1_fu_1485_p0),
    .din1(mul_ln728_1_fu_1485_p1),
    .dout(mul_ln728_1_fu_1485_p2)
);

myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 12 ),
    .dout_WIDTH( 17 ))
myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1_U31(
    .din0(p_9_reg_1736),
    .din1(p_1_reg_1741),
    .din2(grp_fu_1491_p2),
    .din3(grp_fu_1491_p3),
    .dout(grp_fu_1491_p4)
);

myproject_mac_muladd_10s_10s_23s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_10s_10s_23s_24_1_1_U32(
    .din0(grp_fu_1501_p0),
    .din1(grp_fu_1501_p1),
    .din2(lhs_V_6_fu_1090_p3),
    .dout(grp_fu_1501_p3)
);

myproject_mul_mul_22s_18s_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 42 ))
myproject_mul_mul_22s_18s_42_1_1_U33(
    .din0(r_V_5_reg_1771),
    .din1(ret_V_12_fu_1148_p2),
    .dout(mul_ln1192_3_fu_1510_p2)
);

myproject_mac_muladd_17s_24s_33s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 38 ))
myproject_mac_muladd_17s_24s_33s_38_1_1_U34(
    .din0(ret_V_19_reg_1786),
    .din1(ret_V_23_reg_1791),
    .din2(grp_fu_1516_p2),
    .dout(grp_fu_1516_p3)
);

myproject_am_addmul_20s_19s_12s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 33 ))
myproject_am_addmul_20s_19s_12s_33_1_1_U35(
    .din0(r_V_26_fu_1229_p2),
    .din1(tmp_11_fu_1239_p3),
    .din2(ret_V_29_fu_1254_p2),
    .dout(grp_fu_1525_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 224'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_12_reg_1726[19 : 3] <= add_ln1192_12_fu_951_p2[19 : 3];
        add_ln1192_17_reg_1776[37 : 3] <= add_ln1192_17_fu_1078_p2[37 : 3];
        add_ln1192_reg_1766 <= add_ln1192_fu_990_p2;
        lhs_V_5_reg_1592_pp0_iter2_reg <= lhs_V_5_reg_1592_pp0_iter1_reg;
        lhs_V_5_reg_1592_pp0_iter3_reg <= lhs_V_5_reg_1592_pp0_iter2_reg;
        lhs_V_5_reg_1592_pp0_iter4_reg <= lhs_V_5_reg_1592_pp0_iter3_reg;
        mul_ln1192_2_reg_1664 <= mul_ln1192_2_fu_1428_p2;
        mul_ln1192_3_reg_1811 <= mul_ln1192_3_fu_1510_p2;
        mul_ln700_1_reg_1806 <= mul_ln700_1_fu_1142_p2;
        mul_ln700_reg_1761 <= mul_ln700_fu_971_p2;
        mul_ln728_reg_1731 <= mul_ln728_fu_1471_p2;
        p_0_reg_1831 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_return;
        p_1_reg_1741 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return;
        p_2_reg_1674 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return;
        p_2_reg_1674_pp0_iter4_reg <= p_2_reg_1674;
        p_2_reg_1674_pp0_iter5_reg <= p_2_reg_1674_pp0_iter4_reg;
        p_2_reg_1674_pp0_iter6_reg <= p_2_reg_1674_pp0_iter5_reg;
        p_5_reg_1669 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return;
        p_5_reg_1669_pp0_iter4_reg <= p_5_reg_1669;
        p_6_reg_1714 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return;
        p_6_reg_1714_pp0_iter6_reg <= p_6_reg_1714;
        p_6_reg_1714_pp0_iter7_reg <= p_6_reg_1714_pp0_iter6_reg;
        p_8_reg_1781 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return;
        p_9_reg_1736 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return;
        p_Val2_1_reg_1555_pp0_iter2_reg <= p_Val2_1_reg_1555_pp0_iter1_reg;
        p_Val2_1_reg_1555_pp0_iter3_reg <= p_Val2_1_reg_1555_pp0_iter2_reg;
        p_Val2_1_reg_1555_pp0_iter4_reg <= p_Val2_1_reg_1555_pp0_iter3_reg;
        p_Val2_2_reg_1572_pp0_iter2_reg <= p_Val2_2_reg_1572_pp0_iter1_reg;
        p_Val2_2_reg_1572_pp0_iter3_reg <= p_Val2_2_reg_1572_pp0_iter2_reg;
        p_Val2_2_reg_1572_pp0_iter4_reg <= p_Val2_2_reg_1572_pp0_iter3_reg;
        p_Val2_2_reg_1572_pp0_iter5_reg <= p_Val2_2_reg_1572_pp0_iter4_reg;
        p_Val2_3_reg_1578_pp0_iter2_reg <= p_Val2_3_reg_1578_pp0_iter1_reg;
        p_Val2_3_reg_1578_pp0_iter3_reg <= p_Val2_3_reg_1578_pp0_iter2_reg;
        p_Val2_3_reg_1578_pp0_iter4_reg <= p_Val2_3_reg_1578_pp0_iter3_reg;
        p_Val2_6_reg_1699 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return;
        p_Val2_7_reg_1756 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return;
        p_Val2_8_reg_1751 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return;
        p_Val2_9_reg_1796 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return;
        p_Val2_s_28_reg_1704 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return;
        p_Val2_s_reg_1533_pp0_iter2_reg <= p_Val2_s_reg_1533_pp0_iter1_reg;
        p_Val2_s_reg_1533_pp0_iter3_reg <= p_Val2_s_reg_1533_pp0_iter2_reg;
        p_Val2_s_reg_1533_pp0_iter4_reg <= p_Val2_s_reg_1533_pp0_iter3_reg;
        p_s_reg_1679 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return;
        r_V_7_reg_1721 <= r_V_7_fu_1465_p2;
        ret_V_1_reg_1689 <= ret_V_1_fu_867_p2;
        ret_V_23_reg_1791 <= ret_V_23_fu_1117_p2;
        ret_V_37_reg_1709_pp0_iter6_reg <= ret_V_37_reg_1709;
        ret_V_43_reg_1746 <= ret_V_43_fu_960_p2;
        ret_V_48_reg_1801 <= ret_V_48_fu_1130_p2;
        sext_ln728_1_reg_1617_pp0_iter2_reg <= sext_ln728_1_reg_1617;
        sext_ln728_1_reg_1617_pp0_iter3_reg <= sext_ln728_1_reg_1617_pp0_iter2_reg;
        sext_ln728_1_reg_1617_pp0_iter4_reg <= sext_ln728_1_reg_1617_pp0_iter3_reg;
        sext_ln728_1_reg_1617_pp0_iter5_reg <= sext_ln728_1_reg_1617_pp0_iter4_reg;
        trunc_ln708_10_reg_1821 <= {{grp_fu_1516_p3[37:24]}};
        trunc_ln708_13_reg_1659 <= {{r_V_27_fu_761_p2[45:32]}};
        trunc_ln708_1_reg_1649 <= {{ret_V_32_fu_659_p2[29:16]}};
        trunc_ln708_2_reg_1684 <= {{ret_V_34_fu_823_p2[21:8]}};
        trunc_ln708_8_reg_1654 <= {{r_V_22_fu_732_p2[45:32]}};
        trunc_ln708_9_reg_1816 <= {{ret_V_41_fu_1186_p2[37:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_V_5_reg_1592 <= lhs_V_5_fu_548_p1;
        lhs_V_5_reg_1592_pp0_iter1_reg <= lhs_V_5_reg_1592;
        mul_ln1118_5_reg_1639 <= mul_ln1118_5_fu_631_p2;
        mul_ln1118_reg_1629 <= mul_ln1118_fu_584_p2;
        mul_ln1192_6_reg_1623 <= mul_ln1192_6_fu_1389_p2;
        p_Val2_11_reg_1541 <= {{x_V_in_sig[55:42]}};
        p_Val2_11_reg_1541_pp0_iter1_reg <= p_Val2_11_reg_1541;
        p_Val2_1_reg_1555 <= {{x_V_in_sig[209:196]}};
        p_Val2_1_reg_1555_pp0_iter1_reg <= p_Val2_1_reg_1555;
        p_Val2_2_reg_1572 <= {{x_V_in_sig[69:56]}};
        p_Val2_2_reg_1572_pp0_iter1_reg <= p_Val2_2_reg_1572;
        p_Val2_3_reg_1578 <= {{x_V_in_sig[223:210]}};
        p_Val2_3_reg_1578_pp0_iter1_reg <= p_Val2_3_reg_1578;
        p_Val2_s_reg_1533 <= {{x_V_in_sig[41:28]}};
        p_Val2_s_reg_1533_pp0_iter1_reg <= p_Val2_s_reg_1533;
        r_V_12_reg_1602 <= r_V_12_fu_1369_p2;
        r_V_4_reg_1612 <= r_V_4_fu_1383_p2;
        sext_ln727_reg_1562 <= sext_ln727_fu_468_p1;
        sext_ln728_1_reg_1617 <= sext_ln728_1_fu_578_p1;
        sext_ln728_reg_1548 <= sext_ln728_fu_450_p1;
        trunc_ln708_14_reg_1644 <= {{grp_fu_1414_p3[21:8]}};
        trunc_ln708_s_reg_1634 <= {{ret_V_42_fu_612_p2[29:16]}};
        trunc_ln_reg_1567 <= {{grp_fu_1350_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mul_ln1192_9_reg_1826 <= grp_fu_1525_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        r_V_5_reg_1771 <= grp_fu_1477_p3;
        ret_V_19_reg_1786 <= grp_fu_1491_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_16_reg_1597 <= grp_fu_1359_p4;
        ret_V_26_reg_1607 <= grp_fu_1375_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ret_V_37_reg_1709 <= grp_fu_1457_p3;
        ret_V_3_reg_1694 <= grp_fu_1449_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp27) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp38) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp41) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp71) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp78) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp80) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp83) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp88) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp90) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp95) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp97) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp104) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp115) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp117) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp138) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp152) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_12_fu_951_p2 = ($signed(r_V_20_fu_911_p2) + $signed(sext_ln1118_8_fu_947_p1));

assign add_ln1192_16_fu_1048_p2 = (sub_ln1192_1_fu_1035_p2 + rhs_V_2_fu_1041_p3);

assign add_ln1192_17_fu_1078_p2 = ($signed(add_ln1192_16_fu_1048_p2) + $signed(rhs_V_3_fu_1074_p1));

assign add_ln1192_19_fu_1181_p2 = ($signed(add_ln1192_17_reg_1776) + $signed(rhs_V_4_fu_1177_p1));

assign add_ln1192_28_fu_558_p2 = (lhs_V_1_fu_472_p3 + add_ln1192_30_fu_552_p2);

assign add_ln1192_30_fu_552_p2 = ($signed(22'd4083200) + $signed(trunc_ln4_fu_519_p3));

assign add_ln1192_7_fu_527_p2 = ($signed(22'd4180736) + $signed(trunc_ln4_fu_519_p3));

assign add_ln1192_8_fu_681_p2 = ($signed(mul_ln1192_6_reg_1623) + $signed(lhs_V_3_fu_674_p3));

assign add_ln1192_fu_990_p2 = (15'd1001 + ret_V_33_fu_984_p2);

assign add_ln700_fu_600_p2 = ($signed(mul_ln700_2_fu_1395_p2) + $signed(shl_ln1_fu_593_p3));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp104 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp115 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp117 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp138 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp152 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp27 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp38 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp41 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp71 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp78 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp80 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp83 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp87 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp88 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp90 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp95 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp97 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call101 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call114 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call148 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call158 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call170 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call184 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call202 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call208 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call222 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call226 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call237 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call30 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call48 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call62 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call68 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call78 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call91 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1350_p0 = 22'd4194145;

assign grp_fu_1359_p2 = 23'd163;

assign grp_fu_1359_p3 = 23'd65536;

assign grp_fu_1375_p0 = 22'd238;

assign grp_fu_1375_p2 = 22'd65536;

assign grp_fu_1414_p0 = sext_ln728_reg_1548;

assign grp_fu_1414_p1 = sext_ln728_reg_1548;

assign grp_fu_1414_p2 = 22'd4160512;

assign grp_fu_1433_p0 = 22'd4194105;

assign grp_fu_1441_p0 = 15'd32532;

assign grp_fu_1449_p0 = sext_ln1116_fu_873_p1;

assign grp_fu_1449_p1 = sext_ln1116_fu_873_p1;

assign grp_fu_1449_p2 = 20'd1040128;

assign grp_fu_1457_p0 = 18'd77;

assign grp_fu_1477_p0 = 11'd1696;

assign grp_fu_1491_p2 = 17'd45;

assign grp_fu_1491_p3 = 17'd129792;

assign grp_fu_1501_p0 = sext_ln1118_9_fu_1054_p1;

assign grp_fu_1501_p1 = sext_ln1118_9_fu_1054_p1;

assign grp_fu_1516_p2 = 38'd270801043456;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_input_V = {{add_ln1192_7_fu_527_p2[21:8]}};

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_input_V = {{add_ln1192_28_fu_558_p2[21:8]}};

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_input_V = {{ret_V_36_fu_699_p2[21:8]}};

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_input_V = {{ret_V_39_fu_716_p2[21:8]}};

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V = ($signed(14'd16205) + $signed(p_Val2_11_reg_1541_pp0_iter1_reg));

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_input_V = ($signed(p_Val2_3_reg_1578_pp0_iter1_reg) + $signed(p_Val2_11_reg_1541_pp0_iter1_reg));

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V = $signed(trunc_ln708_11_fu_805_p4);

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_input_V = ($signed(14'd377) + $signed(p_Val2_1_reg_1555_pp0_iter3_reg));

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg;

assign lhs_V_1_fu_472_p3 = {{p_Val2_1_fu_458_p4}, {8'd0}};

assign lhs_V_2_fu_652_p3 = {{p_Val2_3_reg_1578_pp0_iter1_reg}, {16'd0}};

assign lhs_V_3_fu_674_p3 = {{p_Val2_3_reg_1578_pp0_iter1_reg}, {8'd0}};

assign lhs_V_4_fu_1024_p3 = {{mul_ln728_reg_1731}, {16'd0}};

assign lhs_V_5_fu_548_p1 = p_Val2_1_fu_458_p4;

assign lhs_V_6_fu_1090_p3 = {{ret_V_43_reg_1746}, {8'd0}};

assign mul_ln1118_5_fu_631_p0 = sext_ln1118_16_fu_628_p1;

assign mul_ln1118_5_fu_631_p1 = sext_ln1118_16_fu_628_p1;

assign mul_ln1118_5_fu_631_p2 = ($signed(mul_ln1118_5_fu_631_p0) * $signed(mul_ln1118_5_fu_631_p1));

assign mul_ln1118_fu_584_p0 = sext_ln1118_11_fu_581_p1;

assign mul_ln1118_fu_584_p1 = sext_ln1118_11_fu_581_p1;

assign mul_ln1118_fu_584_p2 = ($signed(mul_ln1118_fu_584_p0) * $signed(mul_ln1118_fu_584_p1));

assign mul_ln1192_10_fu_1327_p0 = p_0_reg_1831;

assign mul_ln1192_10_fu_1327_p1 = mul_ln1192_9_reg_1826;

assign mul_ln1192_10_fu_1327_p2 = ($signed(mul_ln1192_10_fu_1327_p0) * $signed(mul_ln1192_10_fu_1327_p1));

assign mul_ln1192_2_fu_1428_p0 = 22'd199;

assign mul_ln1192_2_fu_1428_p1 = sext_ln728_1_reg_1617_pp0_iter2_reg;

assign mul_ln1192_4_fu_1298_p0 = p_6_reg_1714_pp0_iter7_reg;

assign mul_ln1192_4_fu_1298_p1 = mul_ln1192_3_reg_1811;

assign mul_ln1192_4_fu_1298_p2 = ($signed(mul_ln1192_4_fu_1298_p0) * $signed(mul_ln1192_4_fu_1298_p1));

assign mul_ln1192_5_fu_1018_p0 = r_V_7_reg_1721;

assign mul_ln1192_5_fu_1018_p1 = add_ln1192_12_reg_1726;

assign mul_ln1192_5_fu_1018_p2 = ($signed(mul_ln1192_5_fu_1018_p0) * $signed(mul_ln1192_5_fu_1018_p1));

assign mul_ln1192_6_fu_1389_p0 = sext_ln728_1_fu_578_p1;

assign mul_ln1192_6_fu_1389_p1 = sext_ln728_1_fu_578_p1;

assign mul_ln700_1_fu_1142_p0 = add_ln1192_reg_1766;

assign mul_ln700_1_fu_1142_p1 = mul_ln700_reg_1761;

assign mul_ln700_1_fu_1142_p2 = ($signed(mul_ln700_1_fu_1142_p0) * $signed(mul_ln700_1_fu_1142_p1));

assign mul_ln700_2_fu_1395_p0 = 30'd840;

assign mul_ln700_3_fu_1402_p0 = 22'd840;

assign mul_ln700_3_fu_1402_p1 = sext_ln727_reg_1562;

assign mul_ln700_fu_971_p0 = ret_V_3_reg_1694;

assign mul_ln700_fu_971_p1 = ret_V_1_reg_1689;

assign mul_ln700_fu_971_p2 = ($signed(mul_ln700_fu_971_p0) * $signed(mul_ln700_fu_971_p1));

assign mul_ln728_1_fu_1485_p0 = 22'd141;

assign mul_ln728_1_fu_1485_p1 = sext_ln728_1_reg_1617_pp0_iter5_reg;

assign mul_ln728_2_fu_1060_p1 = p_6_reg_1714;

assign mul_ln728_2_fu_1060_p2 = ($signed({{1'b0}, {19'd138}}) * $signed(mul_ln728_2_fu_1060_p1));

assign mul_ln728_3_fu_1163_p1 = p_8_reg_1781;

assign mul_ln728_3_fu_1163_p2 = ($signed({{1'b0}, {19'd138}}) * $signed(mul_ln728_3_fu_1163_p1));

assign mul_ln728_4_fu_1408_p0 = 22'd1680;

assign mul_ln728_4_fu_1408_p1 = sext_ln728_reg_1548;

assign mul_ln728_fu_1471_p0 = 21'd2097082;

assign p_Val2_11_fu_440_p4 = {{x_V_in_sig[55:42]}};

assign p_Val2_1_fu_458_p4 = {{x_V_in_sig[209:196]}};

assign p_shl_fu_853_p3 = {{trunc_ln1193_fu_850_p1}, {5'd0}};

assign r_V_11_fu_544_p1 = p_Val2_1_fu_458_p4;

assign r_V_12_fu_1369_p0 = r_V_11_fu_544_p1;

assign r_V_12_fu_1369_p1 = r_V_11_fu_544_p1;

assign r_V_19_fu_879_p3 = {{p_Val2_3_reg_1578_pp0_iter4_reg}, {3'd0}};

assign r_V_20_fu_911_p2 = ($signed(sext_ln1118_5_fu_907_p1) - $signed(sext_ln1118_3_fu_886_p1));

assign r_V_21_fu_941_p2 = ($signed(sext_ln1118_6_fu_925_p1) - $signed(sext_ln1118_7_fu_937_p1));

assign r_V_22_fu_732_p2 = ($signed({{1'b0}, {46'd627}}) * $signed(mul_ln1118_reg_1629));

assign r_V_24_fu_799_p2 = ($signed(sext_ln1118_13_fu_784_p1) - $signed(sext_ln1118_14_fu_795_p1));

assign r_V_25_fu_1220_p2 = ($signed(11'd0) - $signed(sext_ln1253_fu_1217_p1));

assign r_V_26_fu_1229_p0 = sext_ln1116_3_fu_1226_p1;

assign r_V_26_fu_1229_p1 = sext_ln1116_3_fu_1226_p1;

assign r_V_26_fu_1229_p2 = ($signed(r_V_26_fu_1229_p0) * $signed(r_V_26_fu_1229_p1));

assign r_V_27_fu_761_p1 = mul_ln1118_5_reg_1639;

assign r_V_27_fu_761_p2 = ($signed({{1'b0}, {46'd1175}}) * $signed(r_V_27_fu_761_p1));

assign r_V_3_fu_575_p1 = p_Val2_2_reg_1572;

assign r_V_4_fu_1383_p0 = r_V_3_fu_575_p1;

assign r_V_4_fu_1383_p1 = r_V_3_fu_575_p1;

assign r_V_7_fu_1465_p0 = 23'd137;

assign ret_V_10_fu_1002_p2 = ($signed(11'd1811) + $signed(sext_ln703_1_fu_999_p1));

assign ret_V_12_fu_1148_p2 = ($signed(18'd256768) + $signed(ret_V_37_reg_1709_pp0_iter6_reg));

assign ret_V_1_fu_867_p2 = (33'd7274496 + sub_ln1193_1_fu_861_p2);

assign ret_V_23_fu_1117_p2 = ($signed(24'd16533504) + $signed(ret_V_45_fu_1112_p2));

assign ret_V_29_fu_1254_p2 = ($signed(12'd58) + $signed(sext_ln703_7_fu_1251_p1));

assign ret_V_32_fu_659_p2 = ($signed(mul_ln1192_fu_1421_p2) + $signed(lhs_V_2_fu_652_p3));

assign ret_V_33_fu_984_p2 = ($signed(sext_ln1192_3_fu_980_p1) - $signed(sext_ln1192_2_fu_977_p1));

assign ret_V_34_fu_823_p2 = ($signed(22'd50432) + $signed(grp_fu_1433_p3));

assign ret_V_35_fu_1276_p2 = ($signed(mul_ln700_1_reg_1806) - $signed(rhs_V_fu_1272_p1));

assign ret_V_36_fu_699_p2 = ($signed(22'd4092416) + $signed(sub_ln1192_fu_693_p2));

assign ret_V_38_fu_1304_p2 = ($signed(46'd69436736274432) + $signed(mul_ln1192_4_fu_1298_p2));

assign ret_V_39_fu_716_p2 = ($signed(22'd4121856) + $signed(mul_ln1192_6_reg_1623));

assign ret_V_41_fu_1186_p2 = ($signed(38'd272059334656) + $signed(add_ln1192_19_fu_1181_p2));

assign ret_V_42_fu_612_p2 = (add_ln700_fu_600_p2 + rhs_V_5_fu_605_p3);

assign ret_V_43_fu_960_p2 = ($signed(lhs_V_5_reg_1592_pp0_iter4_reg) + $signed(rhs_V_6_fu_957_p1));

assign ret_V_45_fu_1112_p2 = ($signed(grp_fu_1501_p3) + $signed(sext_ln1192_18_fu_1108_p1));

assign ret_V_48_fu_1130_p2 = ($signed(sext_ln703_5_fu_1123_p1) - $signed(sext_ln703_6_fu_1127_p1));

assign ret_V_49_fu_1333_p2 = ($signed(38'd271220473856) + $signed(mul_ln1192_10_fu_1327_p2));

assign rhs_V_1_fu_686_p3 = {{p_Val2_11_reg_1541_pp0_iter1_reg}, {8'd0}};

assign rhs_V_2_fu_1041_p3 = {{mul_ln728_1_fu_1485_p2}, {16'd0}};

assign rhs_V_3_fu_1074_p1 = $signed(tmp_fu_1066_p3);

assign rhs_V_4_fu_1177_p1 = $signed(tmp_10_fu_1169_p3);

assign rhs_V_5_fu_605_p3 = {{mul_ln728_4_fu_1408_p2}, {8'd0}};

assign rhs_V_6_fu_957_p1 = p_Val2_3_reg_1578_pp0_iter4_reg;

assign rhs_V_fu_1272_p1 = $signed(tmp_3_fu_1264_p3);

assign sext_ln1116_3_fu_1226_p1 = $signed(p_2_reg_1674_pp0_iter6_reg);

assign sext_ln1116_fu_873_p1 = $signed(p_s_reg_1679);

assign sext_ln1118_11_fu_581_p1 = ret_V_16_reg_1597;

assign sext_ln1118_13_fu_784_p1 = $signed(shl_ln1118_3_fu_777_p3);

assign sext_ln1118_14_fu_795_p1 = $signed(shl_ln1118_4_fu_788_p3);

assign sext_ln1118_16_fu_628_p1 = ret_V_26_reg_1607;

assign sext_ln1118_3_fu_886_p1 = r_V_19_fu_879_p3;

assign sext_ln1118_5_fu_907_p1 = $signed(shl_ln_fu_900_p3);

assign sext_ln1118_6_fu_925_p1 = $signed(tmp_9_fu_917_p3);

assign sext_ln1118_7_fu_937_p1 = $signed(tmp_s_fu_929_p3);

assign sext_ln1118_8_fu_947_p1 = $signed(r_V_21_fu_941_p2);

assign sext_ln1118_9_fu_1054_p1 = p_6_reg_1714;

assign sext_ln1118_fu_847_p1 = grp_fu_1441_p2;

assign sext_ln1192_11_fu_1031_p1 = $signed(lhs_V_4_fu_1024_p3);

assign sext_ln1192_18_fu_1108_p1 = $signed(tmp_1_fu_1101_p3);

assign sext_ln1192_2_fu_977_p1 = p_Val2_2_reg_1572_pp0_iter5_reg;

assign sext_ln1192_3_fu_980_p1 = $signed(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return);

assign sext_ln1253_fu_1217_p1 = $signed(p_Val2_9_reg_1796);

assign sext_ln703_1_fu_999_p1 = $signed(p_Val2_s_28_reg_1704);

assign sext_ln703_5_fu_1123_p1 = $signed(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return);

assign sext_ln703_6_fu_1127_p1 = $signed(p_Val2_7_reg_1756);

assign sext_ln703_7_fu_1251_p1 = $signed(ret_V_48_reg_1801);

assign sext_ln727_fu_468_p1 = p_Val2_1_fu_458_p4;

assign sext_ln728_1_fu_578_p1 = p_Val2_s_reg_1533;

assign sext_ln728_fu_450_p1 = p_Val2_11_fu_440_p4;

assign shl_ln1118_3_fu_777_p3 = {{p_Val2_3_reg_1578_pp0_iter2_reg}, {6'd0}};

assign shl_ln1118_4_fu_788_p3 = {{p_Val2_3_reg_1578_pp0_iter2_reg}, {2'd0}};

assign shl_ln1_fu_593_p3 = {{mul_ln700_3_fu_1402_p2}, {8'd0}};

assign shl_ln_fu_900_p3 = {{p_Val2_3_reg_1578_pp0_iter4_reg}, {5'd0}};

assign sub_ln1192_1_fu_1035_p2 = ($signed(sext_ln1192_11_fu_1031_p1) - $signed(mul_ln1192_5_fu_1018_p2));

assign sub_ln1192_fu_693_p2 = (add_ln1192_8_fu_681_p2 - rhs_V_1_fu_686_p3);

assign sub_ln1193_1_fu_861_p2 = ($signed(sext_ln1118_fu_847_p1) - $signed(p_shl_fu_853_p3));

assign tmp_10_fu_1169_p3 = {{mul_ln728_3_fu_1163_p2}, {16'd0}};

assign tmp_11_fu_1239_p3 = {{r_V_25_fu_1220_p2}, {8'd0}};

assign tmp_1_fu_1101_p3 = {{p_Val2_8_reg_1751}, {8'd0}};

assign tmp_3_fu_1264_p3 = {{grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_return}, {40'd0}};

assign tmp_7_fu_509_p4 = {{x_V_in_sig[54:42]}};

assign tmp_9_fu_917_p3 = {{grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return}, {5'd0}};

assign tmp_fu_1066_p3 = {{mul_ln728_2_fu_1060_p2}, {16'd0}};

assign tmp_s_fu_929_p3 = {{grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return}, {3'd0}};

assign trunc_ln1193_fu_850_p1 = grp_fu_1441_p2[27:0];

assign trunc_ln4_fu_519_p3 = {{tmp_7_fu_509_p4}, {9'd0}};

assign trunc_ln708_11_fu_805_p4 = {{r_V_24_fu_799_p2[20:8]}};

assign y_0_V = {{ret_V_35_fu_1276_p2[53:40]}};

assign y_1_V = {{ret_V_38_fu_1304_p2[45:32]}};

assign y_2_V = trunc_ln708_9_reg_1816;

assign y_3_V = trunc_ln708_10_reg_1821;

assign y_4_V = {{ret_V_49_fu_1333_p2[37:24]}};

always @ (posedge ap_clk) begin
    add_ln1192_12_reg_1726[2:0] <= 3'b000;
    add_ln1192_17_reg_1776[2:0] <= 3'b000;
end

endmodule //myproject
