// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module SepFilter2D (
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_V_dout,
        p_src_data_stream_V_V_empty_n,
        p_src_data_stream_V_V_read,
        p_dst_data_stream_V_V_din,
        p_dst_data_stream_V_V_full_n,
        p_dst_data_stream_V_V_write,
        ap_clk,
        ap_rst,
        p_src_rows_V_read_ap_vld,
        p_src_cols_V_read_ap_vld,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] p_src_rows_V_read;
input  [31:0] p_src_cols_V_read;
input  [34:0] p_src_data_stream_V_V_dout;
input   p_src_data_stream_V_V_empty_n;
output   p_src_data_stream_V_V_read;
output  [34:0] p_dst_data_stream_V_V_din;
input   p_dst_data_stream_V_V_full_n;
output   p_dst_data_stream_V_V_write;
input   ap_clk;
input   ap_rst;
input   p_src_rows_V_read_ap_vld;
input   p_src_cols_V_read_ap_vld;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    SepFilter2D_entry236_U0_ap_start;
wire    SepFilter2D_entry236_U0_start_full_n;
wire    SepFilter2D_entry236_U0_ap_done;
wire    SepFilter2D_entry236_U0_ap_continue;
wire    SepFilter2D_entry236_U0_ap_idle;
wire    SepFilter2D_entry236_U0_ap_ready;
wire    SepFilter2D_entry236_U0_start_out;
wire    SepFilter2D_entry236_U0_start_write;
wire   [31:0] SepFilter2D_entry236_U0_p_src_rows_V_read_out_din;
wire    SepFilter2D_entry236_U0_p_src_rows_V_read_out_write;
wire   [31:0] SepFilter2D_entry236_U0_p_src_cols_V_read_out_din;
wire    SepFilter2D_entry236_U0_p_src_cols_V_read_out_write;
wire   [0:0] SepFilter2D_entry236_U0_p_read2_out_din;
wire    SepFilter2D_entry236_U0_p_read2_out_write;
wire   [0:0] SepFilter2D_entry236_U0_p_read3_out_din;
wire    SepFilter2D_entry236_U0_p_read3_out_write;
wire    SepFilter2D_Block_p_1_U0_ap_start;
wire    SepFilter2D_Block_p_1_U0_ap_done;
wire    SepFilter2D_Block_p_1_U0_ap_continue;
wire    SepFilter2D_Block_p_1_U0_ap_idle;
wire    SepFilter2D_Block_p_1_U0_ap_ready;
wire    SepFilter2D_Block_p_1_U0_p_read3_read;
wire   [0:0] SepFilter2D_Block_p_1_U0_ap_return;
wire    ap_channel_done_this_assign_1_channe;
wire    this_assign_1_channe_full_n;
wire    column_filter_U0_ap_start;
wire    column_filter_U0_ap_done;
wire    column_filter_U0_ap_continue;
wire    column_filter_U0_ap_idle;
wire    column_filter_U0_ap_ready;
wire    column_filter_U0_start_out;
wire    column_filter_U0_start_write;
wire    column_filter_U0_p_src_data_stream_V_V_read;
wire   [39:0] column_filter_U0_p_dst_V_V_din;
wire    column_filter_U0_p_dst_V_V_write;
wire    column_filter_U0_rows_read;
wire    column_filter_U0_cols_read;
wire   [31:0] column_filter_U0_rows_out_din;
wire    column_filter_U0_rows_out_write;
wire   [31:0] column_filter_U0_cols_out_din;
wire    column_filter_U0_cols_out_write;
wire    SepFilter2D_Block_p_U0_ap_start;
wire    SepFilter2D_Block_p_U0_ap_done;
wire    SepFilter2D_Block_p_U0_ap_continue;
wire    SepFilter2D_Block_p_U0_ap_idle;
wire    SepFilter2D_Block_p_U0_ap_ready;
wire    SepFilter2D_Block_p_U0_p_read2_read;
wire   [0:0] SepFilter2D_Block_p_U0_this_assign_24_0_out_din;
wire    SepFilter2D_Block_p_U0_this_assign_24_0_out_write;
wire    row_filter_U0_ap_start;
wire    row_filter_U0_ap_done;
wire    row_filter_U0_ap_continue;
wire    row_filter_U0_ap_idle;
wire    row_filter_U0_ap_ready;
wire    row_filter_U0_p_src_V_V_read;
wire   [34:0] row_filter_U0_p_dst_data_stream_V_V_din;
wire    row_filter_U0_p_dst_data_stream_V_V_write;
wire    row_filter_U0_p_anchor_x_read;
wire    row_filter_U0_rows_read;
wire    row_filter_U0_cols_read;
wire    ap_sync_continue;
wire    p_src_rows_V_read_c_full_n;
wire   [31:0] p_src_rows_V_read_c_dout;
wire    p_src_rows_V_read_c_empty_n;
wire    p_src_cols_V_read_c_full_n;
wire   [31:0] p_src_cols_V_read_c_dout;
wire    p_src_cols_V_read_c_empty_n;
wire    p_read2_c_full_n;
wire   [0:0] p_read2_c_dout;
wire    p_read2_c_empty_n;
wire    p_read3_c_full_n;
wire   [0:0] p_read3_c_dout;
wire    p_read3_c_empty_n;
wire   [0:0] this_assign_1_channe_dout;
wire    this_assign_1_channe_empty_n;
wire    tempY_stream_0_V_V_full_n;
wire   [39:0] tempY_stream_0_V_V_dout;
wire    tempY_stream_0_V_V_empty_n;
wire    p_src_rows_V_read_c4_full_n;
wire   [31:0] p_src_rows_V_read_c4_dout;
wire    p_src_rows_V_read_c4_empty_n;
wire    p_src_cols_V_read_c5_full_n;
wire   [31:0] p_src_cols_V_read_c5_dout;
wire    p_src_cols_V_read_c5_empty_n;
wire    this_assign_24_0_c_full_n;
wire   [0:0] this_assign_24_0_c_dout;
wire    this_assign_24_0_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_SepFilter2D_entry236_U0_ap_ready;
wire    ap_sync_SepFilter2D_entry236_U0_ap_ready;
reg   [1:0] SepFilter2D_entry236_U0_ap_ready_count;
reg    ap_sync_reg_column_filter_U0_ap_ready;
wire    ap_sync_column_filter_U0_ap_ready;
reg   [1:0] column_filter_U0_ap_ready_count;
wire   [0:0] start_for_SepFilter2D_Block_p_1_U0_din;
wire    start_for_SepFilter2D_Block_p_1_U0_full_n;
wire   [0:0] start_for_SepFilter2D_Block_p_1_U0_dout;
wire    start_for_SepFilter2D_Block_p_1_U0_empty_n;
wire   [0:0] start_for_SepFilter2D_Block_p_U0_din;
wire    start_for_SepFilter2D_Block_p_U0_full_n;
wire   [0:0] start_for_SepFilter2D_Block_p_U0_dout;
wire    start_for_SepFilter2D_Block_p_U0_empty_n;
wire    SepFilter2D_Block_p_1_U0_start_full_n;
wire    SepFilter2D_Block_p_1_U0_start_write;
wire   [0:0] start_for_row_filter_U0_din;
wire    start_for_row_filter_U0_full_n;
wire   [0:0] start_for_row_filter_U0_dout;
wire    start_for_row_filter_U0_empty_n;
wire    SepFilter2D_Block_p_U0_start_full_n;
wire    SepFilter2D_Block_p_U0_start_write;
wire    row_filter_U0_start_full_n;
wire    row_filter_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_SepFilter2D_entry236_U0_ap_ready = 1'b0;
#0 SepFilter2D_entry236_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_column_filter_U0_ap_ready = 1'b0;
#0 column_filter_U0_ap_ready_count = 2'd0;
end

SepFilter2D_entry236 SepFilter2D_entry236_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(SepFilter2D_entry236_U0_ap_start),
    .start_full_n(SepFilter2D_entry236_U0_start_full_n),
    .ap_done(SepFilter2D_entry236_U0_ap_done),
    .ap_continue(SepFilter2D_entry236_U0_ap_continue),
    .ap_idle(SepFilter2D_entry236_U0_ap_idle),
    .ap_ready(SepFilter2D_entry236_U0_ap_ready),
    .start_out(SepFilter2D_entry236_U0_start_out),
    .start_write(SepFilter2D_entry236_U0_start_write),
    .p_src_rows_V_read(p_src_rows_V_read),
    .p_src_cols_V_read(p_src_cols_V_read),
    .p_src_rows_V_read_out_din(SepFilter2D_entry236_U0_p_src_rows_V_read_out_din),
    .p_src_rows_V_read_out_full_n(p_src_rows_V_read_c_full_n),
    .p_src_rows_V_read_out_write(SepFilter2D_entry236_U0_p_src_rows_V_read_out_write),
    .p_src_cols_V_read_out_din(SepFilter2D_entry236_U0_p_src_cols_V_read_out_din),
    .p_src_cols_V_read_out_full_n(p_src_cols_V_read_c_full_n),
    .p_src_cols_V_read_out_write(SepFilter2D_entry236_U0_p_src_cols_V_read_out_write),
    .p_read2_out_din(SepFilter2D_entry236_U0_p_read2_out_din),
    .p_read2_out_full_n(p_read2_c_full_n),
    .p_read2_out_write(SepFilter2D_entry236_U0_p_read2_out_write),
    .p_read3_out_din(SepFilter2D_entry236_U0_p_read3_out_din),
    .p_read3_out_full_n(p_read3_c_full_n),
    .p_read3_out_write(SepFilter2D_entry236_U0_p_read3_out_write)
);

SepFilter2D_Block_p_1 SepFilter2D_Block_p_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(SepFilter2D_Block_p_1_U0_ap_start),
    .ap_done(SepFilter2D_Block_p_1_U0_ap_done),
    .ap_continue(SepFilter2D_Block_p_1_U0_ap_continue),
    .ap_idle(SepFilter2D_Block_p_1_U0_ap_idle),
    .ap_ready(SepFilter2D_Block_p_1_U0_ap_ready),
    .p_read3_dout(p_read3_c_dout),
    .p_read3_empty_n(p_read3_c_empty_n),
    .p_read3_read(SepFilter2D_Block_p_1_U0_p_read3_read),
    .ap_return(SepFilter2D_Block_p_1_U0_ap_return)
);

column_filter column_filter_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(column_filter_U0_ap_start),
    .start_full_n(start_for_row_filter_U0_full_n),
    .ap_done(column_filter_U0_ap_done),
    .ap_continue(column_filter_U0_ap_continue),
    .ap_idle(column_filter_U0_ap_idle),
    .ap_ready(column_filter_U0_ap_ready),
    .start_out(column_filter_U0_start_out),
    .start_write(column_filter_U0_start_write),
    .p_src_data_stream_V_V_dout(p_src_data_stream_V_V_dout),
    .p_src_data_stream_V_V_empty_n(p_src_data_stream_V_V_empty_n),
    .p_src_data_stream_V_V_read(column_filter_U0_p_src_data_stream_V_V_read),
    .p_dst_V_V_din(column_filter_U0_p_dst_V_V_din),
    .p_dst_V_V_full_n(tempY_stream_0_V_V_full_n),
    .p_dst_V_V_write(column_filter_U0_p_dst_V_V_write),
    .p_read(this_assign_1_channe_dout),
    .rows_dout(p_src_rows_V_read_c_dout),
    .rows_empty_n(p_src_rows_V_read_c_empty_n),
    .rows_read(column_filter_U0_rows_read),
    .cols_dout(p_src_cols_V_read_c_dout),
    .cols_empty_n(p_src_cols_V_read_c_empty_n),
    .cols_read(column_filter_U0_cols_read),
    .rows_out_din(column_filter_U0_rows_out_din),
    .rows_out_full_n(p_src_rows_V_read_c4_full_n),
    .rows_out_write(column_filter_U0_rows_out_write),
    .cols_out_din(column_filter_U0_cols_out_din),
    .cols_out_full_n(p_src_cols_V_read_c5_full_n),
    .cols_out_write(column_filter_U0_cols_out_write)
);

SepFilter2D_Block_p SepFilter2D_Block_p_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(SepFilter2D_Block_p_U0_ap_start),
    .ap_done(SepFilter2D_Block_p_U0_ap_done),
    .ap_continue(SepFilter2D_Block_p_U0_ap_continue),
    .ap_idle(SepFilter2D_Block_p_U0_ap_idle),
    .ap_ready(SepFilter2D_Block_p_U0_ap_ready),
    .p_read2_dout(p_read2_c_dout),
    .p_read2_empty_n(p_read2_c_empty_n),
    .p_read2_read(SepFilter2D_Block_p_U0_p_read2_read),
    .this_assign_24_0_out_din(SepFilter2D_Block_p_U0_this_assign_24_0_out_din),
    .this_assign_24_0_out_full_n(this_assign_24_0_c_full_n),
    .this_assign_24_0_out_write(SepFilter2D_Block_p_U0_this_assign_24_0_out_write)
);

row_filter row_filter_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(row_filter_U0_ap_start),
    .ap_done(row_filter_U0_ap_done),
    .ap_continue(row_filter_U0_ap_continue),
    .ap_idle(row_filter_U0_ap_idle),
    .ap_ready(row_filter_U0_ap_ready),
    .p_src_V_V_dout(tempY_stream_0_V_V_dout),
    .p_src_V_V_empty_n(tempY_stream_0_V_V_empty_n),
    .p_src_V_V_read(row_filter_U0_p_src_V_V_read),
    .p_dst_data_stream_V_V_din(row_filter_U0_p_dst_data_stream_V_V_din),
    .p_dst_data_stream_V_V_full_n(p_dst_data_stream_V_V_full_n),
    .p_dst_data_stream_V_V_write(row_filter_U0_p_dst_data_stream_V_V_write),
    .p_anchor_x_dout(this_assign_24_0_c_dout),
    .p_anchor_x_empty_n(this_assign_24_0_c_empty_n),
    .p_anchor_x_read(row_filter_U0_p_anchor_x_read),
    .rows_dout(p_src_rows_V_read_c4_dout),
    .rows_empty_n(p_src_rows_V_read_c4_empty_n),
    .rows_read(row_filter_U0_rows_read),
    .cols_dout(p_src_cols_V_read_c5_dout),
    .cols_empty_n(p_src_cols_V_read_c5_empty_n),
    .cols_read(row_filter_U0_cols_read)
);

fifo_w32_d3_A p_src_rows_V_read_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(SepFilter2D_entry236_U0_p_src_rows_V_read_out_din),
    .if_full_n(p_src_rows_V_read_c_full_n),
    .if_write(SepFilter2D_entry236_U0_p_src_rows_V_read_out_write),
    .if_dout(p_src_rows_V_read_c_dout),
    .if_empty_n(p_src_rows_V_read_c_empty_n),
    .if_read(column_filter_U0_rows_read)
);

fifo_w32_d3_A p_src_cols_V_read_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(SepFilter2D_entry236_U0_p_src_cols_V_read_out_din),
    .if_full_n(p_src_cols_V_read_c_full_n),
    .if_write(SepFilter2D_entry236_U0_p_src_cols_V_read_out_write),
    .if_dout(p_src_cols_V_read_c_dout),
    .if_empty_n(p_src_cols_V_read_c_empty_n),
    .if_read(column_filter_U0_cols_read)
);

fifo_w1_d2_A p_read2_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(SepFilter2D_entry236_U0_p_read2_out_din),
    .if_full_n(p_read2_c_full_n),
    .if_write(SepFilter2D_entry236_U0_p_read2_out_write),
    .if_dout(p_read2_c_dout),
    .if_empty_n(p_read2_c_empty_n),
    .if_read(SepFilter2D_Block_p_U0_p_read2_read)
);

fifo_w1_d2_A p_read3_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(SepFilter2D_entry236_U0_p_read3_out_din),
    .if_full_n(p_read3_c_full_n),
    .if_write(SepFilter2D_entry236_U0_p_read3_out_write),
    .if_dout(p_read3_c_dout),
    .if_empty_n(p_read3_c_empty_n),
    .if_read(SepFilter2D_Block_p_1_U0_p_read3_read)
);

fifo_w1_d2_A this_assign_1_channe_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(SepFilter2D_Block_p_1_U0_ap_return),
    .if_full_n(this_assign_1_channe_full_n),
    .if_write(SepFilter2D_Block_p_1_U0_ap_done),
    .if_dout(this_assign_1_channe_dout),
    .if_empty_n(this_assign_1_channe_empty_n),
    .if_read(column_filter_U0_ap_ready)
);

fifo_w40_d2_A tempY_stream_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(column_filter_U0_p_dst_V_V_din),
    .if_full_n(tempY_stream_0_V_V_full_n),
    .if_write(column_filter_U0_p_dst_V_V_write),
    .if_dout(tempY_stream_0_V_V_dout),
    .if_empty_n(tempY_stream_0_V_V_empty_n),
    .if_read(row_filter_U0_p_src_V_V_read)
);

fifo_w32_d2_A p_src_rows_V_read_c4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(column_filter_U0_rows_out_din),
    .if_full_n(p_src_rows_V_read_c4_full_n),
    .if_write(column_filter_U0_rows_out_write),
    .if_dout(p_src_rows_V_read_c4_dout),
    .if_empty_n(p_src_rows_V_read_c4_empty_n),
    .if_read(row_filter_U0_rows_read)
);

fifo_w32_d2_A p_src_cols_V_read_c5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(column_filter_U0_cols_out_din),
    .if_full_n(p_src_cols_V_read_c5_full_n),
    .if_write(column_filter_U0_cols_out_write),
    .if_dout(p_src_cols_V_read_c5_dout),
    .if_empty_n(p_src_cols_V_read_c5_empty_n),
    .if_read(row_filter_U0_cols_read)
);

fifo_w1_d3_A this_assign_24_0_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(SepFilter2D_Block_p_U0_this_assign_24_0_out_din),
    .if_full_n(this_assign_24_0_c_full_n),
    .if_write(SepFilter2D_Block_p_U0_this_assign_24_0_out_write),
    .if_dout(this_assign_24_0_c_dout),
    .if_empty_n(this_assign_24_0_c_empty_n),
    .if_read(row_filter_U0_p_anchor_x_read)
);

start_for_SepFiltIfE start_for_SepFiltIfE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_SepFilter2D_Block_p_1_U0_din),
    .if_full_n(start_for_SepFilter2D_Block_p_1_U0_full_n),
    .if_write(SepFilter2D_entry236_U0_start_write),
    .if_dout(start_for_SepFilter2D_Block_p_1_U0_dout),
    .if_empty_n(start_for_SepFilter2D_Block_p_1_U0_empty_n),
    .if_read(SepFilter2D_Block_p_1_U0_ap_ready)
);

start_for_SepFiltJfO start_for_SepFiltJfO_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_SepFilter2D_Block_p_U0_din),
    .if_full_n(start_for_SepFilter2D_Block_p_U0_full_n),
    .if_write(SepFilter2D_entry236_U0_start_write),
    .if_dout(start_for_SepFilter2D_Block_p_U0_dout),
    .if_empty_n(start_for_SepFilter2D_Block_p_U0_empty_n),
    .if_read(SepFilter2D_Block_p_U0_ap_ready)
);

start_for_row_filKfY start_for_row_filKfY_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_row_filter_U0_din),
    .if_full_n(start_for_row_filter_U0_full_n),
    .if_write(column_filter_U0_start_write),
    .if_dout(start_for_row_filter_U0_dout),
    .if_empty_n(start_for_row_filter_U0_empty_n),
    .if_read(row_filter_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_SepFilter2D_entry236_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_SepFilter2D_entry236_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_SepFilter2D_entry236_U0_ap_ready <= ap_sync_SepFilter2D_entry236_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_column_filter_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_column_filter_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_column_filter_U0_ap_ready <= ap_sync_column_filter_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == SepFilter2D_entry236_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        SepFilter2D_entry236_U0_ap_ready_count <= (SepFilter2D_entry236_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == SepFilter2D_entry236_U0_ap_ready))) begin
        SepFilter2D_entry236_U0_ap_ready_count <= (SepFilter2D_entry236_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((column_filter_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        column_filter_U0_ap_ready_count <= (column_filter_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (column_filter_U0_ap_ready == 1'b1))) begin
        column_filter_U0_ap_ready_count <= (column_filter_U0_ap_ready_count + 2'd1);
    end
end

assign SepFilter2D_Block_p_1_U0_ap_continue = this_assign_1_channe_full_n;

assign SepFilter2D_Block_p_1_U0_ap_start = start_for_SepFilter2D_Block_p_1_U0_empty_n;

assign SepFilter2D_Block_p_1_U0_start_full_n = 1'b1;

assign SepFilter2D_Block_p_1_U0_start_write = 1'b0;

assign SepFilter2D_Block_p_U0_ap_continue = 1'b1;

assign SepFilter2D_Block_p_U0_ap_start = start_for_SepFilter2D_Block_p_U0_empty_n;

assign SepFilter2D_Block_p_U0_start_full_n = 1'b1;

assign SepFilter2D_Block_p_U0_start_write = 1'b0;

assign SepFilter2D_entry236_U0_ap_continue = 1'b1;

assign SepFilter2D_entry236_U0_ap_start = ((ap_sync_reg_SepFilter2D_entry236_U0_ap_ready ^ 1'b1) & ap_start);

assign SepFilter2D_entry236_U0_start_full_n = (start_for_SepFilter2D_Block_p_U0_full_n & start_for_SepFilter2D_Block_p_1_U0_full_n);

assign ap_channel_done_this_assign_1_channe = SepFilter2D_Block_p_1_U0_ap_done;

assign ap_done = row_filter_U0_ap_done;

assign ap_idle = (row_filter_U0_ap_idle & (this_assign_1_channe_empty_n ^ 1'b1) & column_filter_U0_ap_idle & SepFilter2D_entry236_U0_ap_idle & SepFilter2D_Block_p_U0_ap_idle & SepFilter2D_Block_p_1_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_SepFilter2D_entry236_U0_ap_ready = (ap_sync_reg_SepFilter2D_entry236_U0_ap_ready | SepFilter2D_entry236_U0_ap_ready);

assign ap_sync_column_filter_U0_ap_ready = (column_filter_U0_ap_ready | ap_sync_reg_column_filter_U0_ap_ready);

assign ap_sync_continue = ap_continue;

assign ap_sync_done = row_filter_U0_ap_done;

assign ap_sync_ready = (ap_sync_column_filter_U0_ap_ready & ap_sync_SepFilter2D_entry236_U0_ap_ready);

assign column_filter_U0_ap_continue = 1'b1;

assign column_filter_U0_ap_start = (this_assign_1_channe_empty_n & (ap_sync_reg_column_filter_U0_ap_ready ^ 1'b1) & ap_start);

assign p_dst_data_stream_V_V_din = row_filter_U0_p_dst_data_stream_V_V_din;

assign p_dst_data_stream_V_V_write = row_filter_U0_p_dst_data_stream_V_V_write;

assign p_src_data_stream_V_V_read = column_filter_U0_p_src_data_stream_V_V_read;

assign row_filter_U0_ap_continue = ap_continue;

assign row_filter_U0_ap_start = start_for_row_filter_U0_empty_n;

assign row_filter_U0_start_full_n = 1'b1;

assign row_filter_U0_start_write = 1'b0;

assign start_for_SepFilter2D_Block_p_1_U0_din = 1'b1;

assign start_for_SepFilter2D_Block_p_U0_din = 1'b1;

assign start_for_row_filter_U0_din = 1'b1;

endmodule //SepFilter2D
