git clone --depth 1 --no-tags https://github.com/Heutlett/proyectogrupal1.git f:/verilog_sva_gh_scraper/data/full_repos/538578239
git clone --depth 1 --no-tags https://github.com/barzamin/ece554_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/533894331
git clone --depth 1 --no-tags https://github.com/munjoon98/2022-COSE222-Third-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/532195231
git clone --depth 1 --no-tags https://github.com/good4Ya/NRZ_CDR.git f:/verilog_sva_gh_scraper/data/full_repos/540533682
git clone --depth 1 --no-tags https://github.com/s3722763/GBAEmulator.git f:/verilog_sva_gh_scraper/data/full_repos/531065618
git clone --depth 1 --no-tags https://github.com/vsheung/Bacarrat.git f:/verilog_sva_gh_scraper/data/full_repos/529995404
git clone --depth 1 --no-tags https://github.com/adinavale/Assertions.git f:/verilog_sva_gh_scraper/data/full_repos/529673148
git clone --depth 1 --no-tags https://github.com/CynthiaLi1018/EE-371.git f:/verilog_sva_gh_scraper/data/full_repos/518593917
git clone --depth 1 --no-tags https://github.com/JakobVokac/LNS_MAC_design.git f:/verilog_sva_gh_scraper/data/full_repos/522713597
git clone --depth 1 --no-tags https://github.com/josuah/fpga-wishbone.git f:/verilog_sva_gh_scraper/data/full_repos/522901257
git clone --depth 1 --no-tags https://github.com/SunicYosen/sram.git f:/verilog_sva_gh_scraper/data/full_repos/520034338
git clone --depth 1 --no-tags https://github.com/Atm06/Project_Electronic_Lock-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/520346133
git clone --depth 1 --no-tags https://github.com/Parretto/Scaler.git f:/verilog_sva_gh_scraper/data/full_repos/523739505
git clone --depth 1 --no-tags https://github.com/Nahla-Mustafa99/Multi-ModeCounter.git f:/verilog_sva_gh_scraper/data/full_repos/508448835
git clone --depth 1 --no-tags https://github.com/chen-ian-rong/HW-5.git f:/verilog_sva_gh_scraper/data/full_repos/507662327
git clone --depth 1 --no-tags https://github.com/kmakmichael/ecpe_173.git f:/verilog_sva_gh_scraper/data/full_repos/509613306
git clone --depth 1 --no-tags https://github.com/andrewb1999/calyx-axi-ex.git f:/verilog_sva_gh_scraper/data/full_repos/509584332
git clone --depth 1 --no-tags https://github.com/alainlou/chipdev.git f:/verilog_sva_gh_scraper/data/full_repos/524230988
git clone --depth 1 --no-tags https://github.com/gitoper/learngit.git f:/verilog_sva_gh_scraper/data/full_repos/521496980
git clone --depth 1 --no-tags https://github.com/zjed/SystemVerilog_DMA_Controller_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/512062720
git clone --depth 1 --no-tags https://github.com/alexc0888/fourToSixteenBinaryDecoder.git f:/verilog_sva_gh_scraper/data/full_repos/519455807
git clone --depth 1 --no-tags https://github.com/mohammedsaber10/async_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/519906592
git clone --depth 1 --no-tags https://github.com/Bhavanasandrala/try.git f:/verilog_sva_gh_scraper/data/full_repos/521846920
git clone --depth 1 --no-tags https://github.com/varghese-rahul/SystemVerilog_DMA_Controller_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/506817915
git clone --depth 1 --no-tags https://github.com/supleed2/axiTest.git f:/verilog_sva_gh_scraper/data/full_repos/535754748
git clone --depth 1 --no-tags https://github.com/HieronZhang/project-v-open-beta-For-ECE4700J.git f:/verilog_sva_gh_scraper/data/full_repos/502721752
git clone --depth 1 --no-tags https://github.com/felpsribeiro/acelerador-raiz-quadrada.git f:/verilog_sva_gh_scraper/data/full_repos/499279474
git clone --depth 1 --no-tags https://github.com/geoneill12/OTTER_Multicycle_STM32_Programmer.git f:/verilog_sva_gh_scraper/data/full_repos/502206443
git clone --depth 1 --no-tags https://github.com/ishmemon/EE-469-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/502492288
git clone --depth 1 --no-tags https://github.com/RehanEjaz/peripherals-fpga-design.git f:/verilog_sva_gh_scraper/data/full_repos/497821922
git clone --depth 1 --no-tags https://github.com/romerojhh/TheSnakeGame.git f:/verilog_sva_gh_scraper/data/full_repos/497268485
git clone --depth 1 --no-tags https://github.com/roberto967/Projetos_Circuitos_Logicos_2.git f:/verilog_sva_gh_scraper/data/full_repos/496734673
git clone --depth 1 --no-tags https://github.com/ashleyjr/rv32i_peripheral.git f:/verilog_sva_gh_scraper/data/full_repos/495194216
git clone --depth 1 --no-tags https://github.com/kenzhang82/git-submodule-demo.git f:/verilog_sva_gh_scraper/data/full_repos/497554506
git clone --depth 1 --no-tags https://github.com/Richard-Voragen/Single-Cycle-ARM.git f:/verilog_sva_gh_scraper/data/full_repos/495537022
git clone --depth 1 --no-tags https://github.com/boga-vidhath/8-bit-Unsigned-Division-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/500922621
git clone --depth 1 --no-tags https://github.com/ishfaqahmed29/uvm_xor_tb.git f:/verilog_sva_gh_scraper/data/full_repos/499692436
git clone --depth 1 --no-tags https://github.com/Faisalawan11/Project-1-AHB-LITE-.git f:/verilog_sva_gh_scraper/data/full_repos/515500420
git clone --depth 1 --no-tags https://github.com/Foh-k/AKARIN_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/522128039
git clone --depth 1 --no-tags https://github.com/ryan-trampe/verification_proj.git f:/verilog_sva_gh_scraper/data/full_repos/521125798
git clone --depth 1 --no-tags https://github.com/Bryukvina/Risc_v.git f:/verilog_sva_gh_scraper/data/full_repos/520523047
git clone --depth 1 --no-tags https://github.com/PaulManriquez/MIPS_FULL_PROCESSOR_MONOCYCLE.git f:/verilog_sva_gh_scraper/data/full_repos/520720360
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/Systemverilog-Bootcamp.git f:/verilog_sva_gh_scraper/data/full_repos/522526220
git clone --depth 1 --no-tags https://github.com/RazaSaleem/DV-Essentials-Trianing.git f:/verilog_sva_gh_scraper/data/full_repos/522217141
git clone --depth 1 --no-tags https://github.com/Howard-121/Computer_Architecture_I.git f:/verilog_sva_gh_scraper/data/full_repos/508769096
git clone --depth 1 --no-tags https://github.com/vagrant313/HDLpractice.git f:/verilog_sva_gh_scraper/data/full_repos/509713947
git clone --depth 1 --no-tags https://github.com/MicroGrit/grm.git f:/verilog_sva_gh_scraper/data/full_repos/509631106
git clone --depth 1 --no-tags https://github.com/Me-RajatChaudhary/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/524097435
git clone --depth 1 --no-tags https://github.com/visionvlsi/sv1.git f:/verilog_sva_gh_scraper/data/full_repos/503362154
git clone --depth 1 --no-tags https://github.com/CurtisFod/DES.git f:/verilog_sva_gh_scraper/data/full_repos/505656206
git clone --depth 1 --no-tags https://github.com/nkjenkin/arm-cpu-5stage.git f:/verilog_sva_gh_scraper/data/full_repos/520654454
git clone --depth 1 --no-tags https://github.com/liangcha1980/liangcha1980.git f:/verilog_sva_gh_scraper/data/full_repos/517907547
git clone --depth 1 --no-tags https://github.com/mauer4/Personal-Project-Verilog-CLOCK.git f:/verilog_sva_gh_scraper/data/full_repos/511793998
git clone --depth 1 --no-tags https://github.com/aastha0603/round_robin_arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/513820826
git clone --depth 1 --no-tags https://github.com/krzpch/SDwUP_Projekt.git f:/verilog_sva_gh_scraper/data/full_repos/507016237
git clone --depth 1 --no-tags https://github.com/ZeroMips/zeromips-logic.git f:/verilog_sva_gh_scraper/data/full_repos/512894525
git clone --depth 1 --no-tags https://github.com/poorvi01w/Adder-cum-Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/513938379
git clone --depth 1 --no-tags https://github.com/jayeshsuyal/whishbone-memory.git f:/verilog_sva_gh_scraper/data/full_repos/534342457
git clone --depth 1 --no-tags https://github.com/prajwal0718/FIFO_Layered_TB.git f:/verilog_sva_gh_scraper/data/full_repos/534322668
git clone --depth 1 --no-tags https://github.com/meghnamandava/CS534-Project.git f:/verilog_sva_gh_scraper/data/full_repos/535340713
git clone --depth 1 --no-tags https://github.com/bguan2022/HDL_Templates.git f:/verilog_sva_gh_scraper/data/full_repos/537949124
git clone --depth 1 --no-tags https://github.com/lazhero/Lab3TallerDigitales.git f:/verilog_sva_gh_scraper/data/full_repos/528608702
git clone --depth 1 --no-tags https://github.com/rijegaro287/DigitalDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/528580965
git clone --depth 1 --no-tags https://github.com/RuihongY/verilog_sample_ex.git f:/verilog_sva_gh_scraper/data/full_repos/529533437
git clone --depth 1 --no-tags https://github.com/clarksyd18/ECE551-Project.git f:/verilog_sva_gh_scraper/data/full_repos/533043120
git clone --depth 1 --no-tags https://github.com/kiheon1116/Compressor.git f:/verilog_sva_gh_scraper/data/full_repos/533638774
git clone --depth 1 --no-tags https://github.com/bienkuba/Projekt_cvlsi.git f:/verilog_sva_gh_scraper/data/full_repos/527683023
git clone --depth 1 --no-tags https://github.com/audiocx/labs-inf245.git f:/verilog_sva_gh_scraper/data/full_repos/540077597
git clone --depth 1 --no-tags https://github.com/DylanKennyBoland/mem_block_APB_IF.git f:/verilog_sva_gh_scraper/data/full_repos/532318156
git clone --depth 1 --no-tags https://github.com/piyushagrawal4578/control-flow.git f:/verilog_sva_gh_scraper/data/full_repos/532018114
git clone --depth 1 --no-tags https://github.com/leyawels/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/537385909
git clone --depth 1 --no-tags https://github.com/allisonseigler/ece554_miniproject5.git f:/verilog_sva_gh_scraper/data/full_repos/540110600
git clone --depth 1 --no-tags https://github.com/JustinCWeiler/Verilog-Playground.git f:/verilog_sva_gh_scraper/data/full_repos/494371241
git clone --depth 1 --no-tags https://github.com/hthanh2712/MasterMind-GuessingGame.git f:/verilog_sva_gh_scraper/data/full_repos/491747721
git clone --depth 1 --no-tags https://github.com/svhum/ltc2308-axi.git f:/verilog_sva_gh_scraper/data/full_repos/491738871
git clone --depth 1 --no-tags https://github.com/himanshu5-prog/verif-env-beta-arch.git f:/verilog_sva_gh_scraper/data/full_repos/496094550
git clone --depth 1 --no-tags https://github.com/BuminK1907/RISC-V-Tabanli-Islemci-Tasarimi.git f:/verilog_sva_gh_scraper/data/full_repos/493632231
git clone --depth 1 --no-tags https://github.com/denSmashh/single-cycle-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/512392098
git clone --depth 1 --no-tags https://github.com/YehorKrapovnytskyi/envelope_approximation.git f:/verilog_sva_gh_scraper/data/full_repos/512268885
git clone --depth 1 --no-tags https://github.com/dkim1235/EmbeddedJourney.git f:/verilog_sva_gh_scraper/data/full_repos/506408657
git clone --depth 1 --no-tags https://github.com/torochashu/jtag-base.git f:/verilog_sva_gh_scraper/data/full_repos/507130227
git clone --depth 1 --no-tags https://github.com/Khaled-Tarek-Abdelfattah/Multimode_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/519840178
git clone --depth 1 --no-tags https://github.com/hxfabc2012/uvm_gen-1.git f:/verilog_sva_gh_scraper/data/full_repos/521822897
git clone --depth 1 --no-tags https://github.com/FarukTK/Project-SHA-256-Blockchain-Bitcoin-Hashing.git f:/verilog_sva_gh_scraper/data/full_repos/522113207
git clone --depth 1 --no-tags https://github.com/avishekchoudhary/Hex_keypad.git f:/verilog_sva_gh_scraper/data/full_repos/515349489
git clone --depth 1 --no-tags https://github.com/sofiwiwiwi/2022_01-Arqui.git f:/verilog_sva_gh_scraper/data/full_repos/519032705
git clone --depth 1 --no-tags https://github.com/qasimnaeem364/demos.git f:/verilog_sva_gh_scraper/data/full_repos/517916931
git clone --depth 1 --no-tags https://github.com/Archit286/UART.git f:/verilog_sva_gh_scraper/data/full_repos/518936393
git clone --depth 1 --no-tags https://github.com/GPericone/Simple-Asymmetric-Encryption-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/525861574
git clone --depth 1 --no-tags https://github.com/NuwanUdara/System-Verilog-examples.git f:/verilog_sva_gh_scraper/data/full_repos/520984046
git clone --depth 1 --no-tags https://github.com/PaulManriquez/Register_Transfer.git f:/verilog_sva_gh_scraper/data/full_repos/520719031
git clone --depth 1 --no-tags https://github.com/padung99/Metrotek_LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/520453790
git clone --depth 1 --no-tags https://github.com/chen-ian-rong/HW-4.git f:/verilog_sva_gh_scraper/data/full_repos/507662065
git clone --depth 1 --no-tags https://github.com/taylorkcantalice/Projetos_Quartus.git f:/verilog_sva_gh_scraper/data/full_repos/508344227
git clone --depth 1 --no-tags https://github.com/ArshMarsh/RISC.git f:/verilog_sva_gh_scraper/data/full_repos/495462179
git clone --depth 1 --no-tags https://github.com/YassAje/cva6-softcore-contest-Riscetmorty-unistra.git f:/verilog_sva_gh_scraper/data/full_repos/495970194
git clone --depth 1 --no-tags https://github.com/Darcywantloli/PRPG.git f:/verilog_sva_gh_scraper/data/full_repos/502328626
git clone --depth 1 --no-tags https://github.com/TatshSiow/HW5.git f:/verilog_sva_gh_scraper/data/full_repos/502253561
git clone --depth 1 --no-tags https://github.com/nettalee19/Round-Robin-Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/506611926
git clone --depth 1 --no-tags https://github.com/sohanchatterjee06/apbProtocol.git f:/verilog_sva_gh_scraper/data/full_repos/513588841
