module UncachedFetch(
  input          clock,
                 reset,
  input  [31:0]  io_csr_value_0,
  output         io_ibus_valid,
  input          io_ibus_ready,
  output [31:0]  io_ibus_addr,
  input  [127:0] io_ibus_rdata,
  input          io_ibus_fault_valid,
                 io_inst_lanes_0_ready,
  output         io_inst_lanes_0_valid,
  output [31:0]  io_inst_lanes_0_bits_addr,
                 io_inst_lanes_0_bits_inst,
  output         io_inst_lanes_0_bits_brchFwd,
  input          io_inst_lanes_1_ready,
  output         io_inst_lanes_1_valid,
  output [31:0]  io_inst_lanes_1_bits_addr,
                 io_inst_lanes_1_bits_inst,
  output         io_inst_lanes_1_bits_brchFwd,
  input          io_inst_lanes_2_ready,
  output         io_inst_lanes_2_valid,
  output [31:0]  io_inst_lanes_2_bits_addr,
                 io_inst_lanes_2_bits_inst,
  output         io_inst_lanes_2_bits_brchFwd,
  input          io_inst_lanes_3_ready,
  output         io_inst_lanes_3_valid,
  output [31:0]  io_inst_lanes_3_bits_addr,
                 io_inst_lanes_3_bits_inst,
  output         io_inst_lanes_3_bits_brchFwd,
  input          io_branch_0_valid,
  input  [31:0]  io_branch_0_value,
  input          io_branch_1_valid,
  input  [31:0]  io_branch_1_value,
  input          io_branch_2_valid,
  input  [31:0]  io_branch_2_value,
  input          io_branch_3_valid,
  input  [31:0]  io_branch_3_value,
  input          io_iflush_valid,
  input  [31:0]  io_iflush_pcNext,
  output [31:0]  io_pc,
  output         io_fault_valid,
  output [31:0]  io_fault_bits
);

  wire        _instructionBuffer_io_out_0_valid;
  wire [31:0] _instructionBuffer_io_out_0_bits_addr;
  wire [3:0]  _instructionBuffer_io_nSpace;
  wire        _fetcher_io_fetch_valid;
  wire [31:0] _fetcher_io_fetch_bits_addr;
  wire [31:0] _fetcher_io_fetch_bits_inst_0;
  wire [31:0] _fetcher_io_fetch_bits_inst_1;
  wire [31:0] _fetcher_io_fetch_bits_inst_2;
  wire [31:0] _fetcher_io_fetch_bits_inst_3;
  wire        _fetcher_io_fetch_bits_fault;
  wire        _ctrl_io_fetchAddr_valid;
  wire [31:0] _ctrl_io_fetchAddr_bits;
  wire [2:0]  _ctrl_io_bufferRequest_nValid;
  wire [31:0] _ctrl_io_bufferRequest_bits_0_addr;
  wire [31:0] _ctrl_io_bufferRequest_bits_0_inst;
  wire        _ctrl_io_bufferRequest_bits_0_brchFwd;
  wire [31:0] _ctrl_io_bufferRequest_bits_1_addr;
  wire [31:0] _ctrl_io_bufferRequest_bits_1_inst;
  wire        _ctrl_io_bufferRequest_bits_1_brchFwd;
  wire [31:0] _ctrl_io_bufferRequest_bits_2_addr;
  wire [31:0] _ctrl_io_bufferRequest_bits_2_inst;
  wire        _ctrl_io_bufferRequest_bits_2_brchFwd;
  wire [31:0] _ctrl_io_bufferRequest_bits_3_addr;
  wire [31:0] _ctrl_io_bufferRequest_bits_3_inst;
  wire        _ctrl_io_bufferRequest_bits_3_brchFwd;
  wire        branch_valid =
    io_branch_0_valid | io_branch_1_valid | io_branch_2_valid | io_branch_3_valid;
  reg  [31:0] pc;
  always @(posedge clock or posedge reset) begin
    if (reset)
      pc <= 32'h0;
    else if (_instructionBuffer_io_out_0_valid)
      pc <= _instructionBuffer_io_out_0_bits_addr;
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        pc = _RANDOM[/*Zero width*/ 1'b0];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        pc = 32'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FetchControl ctrl (
    .clock                           (clock),
    .reset                           (reset),
    .io_fetchFault_valid             (io_fault_valid),
    .io_fetchFault_bits              (io_fault_bits),
    .io_csr_value_0                  (io_csr_value_0),
    .io_iflush_valid                 (io_iflush_valid),
    .io_iflush_bits                  (io_iflush_valid ? io_iflush_pcNext : 32'h0),
    .io_branch_valid                 (branch_valid),
    .io_branch_bits
      (io_branch_0_valid
         ? io_branch_0_value
         : io_branch_1_valid
             ? io_branch_1_value
             : io_branch_2_valid
                 ? io_branch_2_value
                 : io_branch_3_valid ? io_branch_3_value : 32'h0),
    .io_fetchData_valid              (_fetcher_io_fetch_valid),
    .io_fetchData_bits_addr          (_fetcher_io_fetch_bits_addr),
    .io_fetchData_bits_inst_0        (_fetcher_io_fetch_bits_inst_0),
    .io_fetchData_bits_inst_1        (_fetcher_io_fetch_bits_inst_1),
    .io_fetchData_bits_inst_2        (_fetcher_io_fetch_bits_inst_2),
    .io_fetchData_bits_inst_3        (_fetcher_io_fetch_bits_inst_3),
    .io_fetchData_bits_fault         (_fetcher_io_fetch_bits_fault),
    .io_fetchAddr_valid              (_ctrl_io_fetchAddr_valid),
    .io_fetchAddr_bits               (_ctrl_io_fetchAddr_bits),
    .io_bufferRequest_nValid         (_ctrl_io_bufferRequest_nValid),
    .io_bufferRequest_bits_0_addr    (_ctrl_io_bufferRequest_bits_0_addr),
    .io_bufferRequest_bits_0_inst    (_ctrl_io_bufferRequest_bits_0_inst),
    .io_bufferRequest_bits_0_brchFwd (_ctrl_io_bufferRequest_bits_0_brchFwd),
    .io_bufferRequest_bits_1_addr    (_ctrl_io_bufferRequest_bits_1_addr),
    .io_bufferRequest_bits_1_inst    (_ctrl_io_bufferRequest_bits_1_inst),
    .io_bufferRequest_bits_1_brchFwd (_ctrl_io_bufferRequest_bits_1_brchFwd),
    .io_bufferRequest_bits_2_addr    (_ctrl_io_bufferRequest_bits_2_addr),
    .io_bufferRequest_bits_2_inst    (_ctrl_io_bufferRequest_bits_2_inst),
    .io_bufferRequest_bits_2_brchFwd (_ctrl_io_bufferRequest_bits_2_brchFwd),
    .io_bufferRequest_bits_3_addr    (_ctrl_io_bufferRequest_bits_3_addr),
    .io_bufferRequest_bits_3_inst    (_ctrl_io_bufferRequest_bits_3_inst),
    .io_bufferRequest_bits_3_brchFwd (_ctrl_io_bufferRequest_bits_3_brchFwd),
    .io_bufferSpaces                 (_instructionBuffer_io_nSpace)
  );
  Fetcher fetcher (
    .clock                (clock),
    .reset                (reset),
    .io_ctrl_valid        (_ctrl_io_fetchAddr_valid),
    .io_ctrl_bits         (_ctrl_io_fetchAddr_bits),
    .io_fetch_valid       (_fetcher_io_fetch_valid),
    .io_fetch_bits_addr   (_fetcher_io_fetch_bits_addr),
    .io_fetch_bits_inst_0 (_fetcher_io_fetch_bits_inst_0),
    .io_fetch_bits_inst_1 (_fetcher_io_fetch_bits_inst_1),
    .io_fetch_bits_inst_2 (_fetcher_io_fetch_bits_inst_2),
    .io_fetch_bits_inst_3 (_fetcher_io_fetch_bits_inst_3),
    .io_fetch_bits_fault  (_fetcher_io_fetch_bits_fault),
    .io_ibus_valid        (io_ibus_valid),
    .io_ibus_ready        (io_ibus_ready),
    .io_ibus_addr         (io_ibus_addr),
    .io_ibus_rdata        (io_ibus_rdata),
    .io_ibus_fault_valid  (io_ibus_fault_valid)
  );
  InstructionBuffer instructionBuffer (
    .clock                    (clock),
    .reset                    (reset),
    .io_feedIn_nReady         (/* unused */),
    .io_feedIn_nValid         (_ctrl_io_bufferRequest_nValid),
    .io_feedIn_bits_0_addr    (_ctrl_io_bufferRequest_bits_0_addr),
    .io_feedIn_bits_0_inst    (_ctrl_io_bufferRequest_bits_0_inst),
    .io_feedIn_bits_0_brchFwd (_ctrl_io_bufferRequest_bits_0_brchFwd),
    .io_feedIn_bits_1_addr    (_ctrl_io_bufferRequest_bits_1_addr),
    .io_feedIn_bits_1_inst    (_ctrl_io_bufferRequest_bits_1_inst),
    .io_feedIn_bits_1_brchFwd (_ctrl_io_bufferRequest_bits_1_brchFwd),
    .io_feedIn_bits_2_addr    (_ctrl_io_bufferRequest_bits_2_addr),
    .io_feedIn_bits_2_inst    (_ctrl_io_bufferRequest_bits_2_inst),
    .io_feedIn_bits_2_brchFwd (_ctrl_io_bufferRequest_bits_2_brchFwd),
    .io_feedIn_bits_3_addr    (_ctrl_io_bufferRequest_bits_3_addr),
    .io_feedIn_bits_3_inst    (_ctrl_io_bufferRequest_bits_3_inst),
    .io_feedIn_bits_3_brchFwd (_ctrl_io_bufferRequest_bits_3_brchFwd),
    .io_out_0_ready           (io_inst_lanes_0_ready),
    .io_out_0_valid           (_instructionBuffer_io_out_0_valid),
    .io_out_0_bits_addr       (_instructionBuffer_io_out_0_bits_addr),
    .io_out_0_bits_inst       (io_inst_lanes_0_bits_inst),
    .io_out_0_bits_brchFwd    (io_inst_lanes_0_bits_brchFwd),
    .io_out_1_ready           (io_inst_lanes_1_ready),
    .io_out_1_valid           (io_inst_lanes_1_valid),
    .io_out_1_bits_addr       (io_inst_lanes_1_bits_addr),
    .io_out_1_bits_inst       (io_inst_lanes_1_bits_inst),
    .io_out_1_bits_brchFwd    (io_inst_lanes_1_bits_brchFwd),
    .io_out_2_ready           (io_inst_lanes_2_ready),
    .io_out_2_valid           (io_inst_lanes_2_valid),
    .io_out_2_bits_addr       (io_inst_lanes_2_bits_addr),
    .io_out_2_bits_inst       (io_inst_lanes_2_bits_inst),
    .io_out_2_bits_brchFwd    (io_inst_lanes_2_bits_brchFwd),
    .io_out_3_ready           (io_inst_lanes_3_ready),
    .io_out_3_valid           (io_inst_lanes_3_valid),
    .io_out_3_bits_addr       (io_inst_lanes_3_bits_addr),
    .io_out_3_bits_inst       (io_inst_lanes_3_bits_inst),
    .io_out_3_bits_brchFwd    (io_inst_lanes_3_bits_brchFwd),
    .io_flush                 (io_iflush_valid | branch_valid),
    .io_nEnqueued             (/* unused */),
    .io_nSpace                (_instructionBuffer_io_nSpace)
  );
  assign io_inst_lanes_0_valid = _instructionBuffer_io_out_0_valid;
  assign io_inst_lanes_0_bits_addr = _instructionBuffer_io_out_0_bits_addr;
  assign io_pc = pc;
endmodule
