#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Aug 27 14:17:32 2023
# Process ID: 1208
# Current directory: C:/Users/liyon/Desktop/Subtractor_28bits
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16396 C:\Users\liyon\Desktop\Subtractor_28bits\Subtractor_28bits.xpr
# Log file: C:/Users/liyon/Desktop/Subtractor_28bits/vivado.log
# Journal file: C:/Users/liyon/Desktop/Subtractor_28bits\vivado.jou
# Running On: DESKTOP-L6ICV7M, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16520 MB
#-----------------------------------------------------------
start_gui
ERROR: [Common 17-190] Invalid Tcl eval of 'open_project C:/Users/liyon/Desktop/Exponential/Exponential.xpr' during processing of event '50'.
ERROR: [Common 17-190] Invalid Tcl eval of 'open_project C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.xpr' during processing of event '337'.
ERROR: [Common 17-39] 'rdi::open_ppr_or_dcp' failed due to earlier errors.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::basys3:1.2' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Subtractor_28bits
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1770.227 ; gain = 388.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Subtractor_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Subtractor_28bits.vhd:44]
INFO: [Synth 8-3491] module 'Negate_28bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Negate_28bits.vhd:34' bound to instance 'Negate_28bits_0' of component 'Negate_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Subtractor_28bits.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Negate_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Negate_28bits.vhd:40]
INFO: [Synth 8-3491] module 'Twos_Complement_28bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_28bits.vhd:35' bound to instance 'Twos_Complement_0' of component 'Twos_Complement_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Negate_28bits.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Twos_Complement_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_28bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Twos_Complement_28bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_28bits.vhd:41]
INFO: [Synth 8-3491] module 'Twos_Complement_Inv_28bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_Inv_28bits.vhd:35' bound to instance 'Twos_Complement_Inv_0' of component 'Twos_Complement_Inv_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Negate_28bits.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Twos_Complement_Inv_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_Inv_28bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Twos_Complement_Inv_28bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_Inv_28bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Negate_28bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Negate_28bits.vhd:40]
INFO: [Synth 8-3491] module 'Adder_Unsigned_28bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd:34' bound to instance 'Adder_Unsigned_28bits_0' of component 'Adder_Unsigned_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Subtractor_28bits.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_4bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:34' bound to instance 'Adder_Unsigned_4bits_0' of component 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_1bit' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd:34' bound to instance 'Adder_Unsigned_1bit_0' of component 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_1bit' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_1bit' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd:34' bound to instance 'Adder_Unsigned_1bit_1' of component 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:73]
INFO: [Synth 8-3491] module 'Adder_Unsigned_1bit' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd:34' bound to instance 'Adder_Unsigned_1bit_2' of component 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:81]
INFO: [Synth 8-3491] module 'Adder_Unsigned_1bit' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd:34' bound to instance 'Adder_Unsigned_1bit_3' of component 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_4bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_8bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:34' bound to instance 'Adder_Unsigned_8bits_0' of component 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_4bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:34' bound to instance 'Adder_Unsigned_4bits_0' of component 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:61]
INFO: [Synth 8-3491] module 'Adder_Unsigned_4bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:34' bound to instance 'Adder_Unsigned_4bits_1' of component 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_8bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_16bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_16bits.vhd:34' bound to instance 'Adder_Unsigned_16bits_0' of component 'Adder_Unsigned_16bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_16bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_16bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_8bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:34' bound to instance 'Adder_Unsigned_8bits_0' of component 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_16bits.vhd:61]
INFO: [Synth 8-3491] module 'Adder_Unsigned_8bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:34' bound to instance 'Adder_Unsigned_8bits_1' of component 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_16bits.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_16bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_16bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_28bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Subtractor_28bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Subtractor_28bits.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1858.605 ; gain = 476.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1858.605 ; gain = 476.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1858.605 ; gain = 476.457
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1858.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2008.980 ; gain = 626.832
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2008.980 ; gain = 930.293
