cd fpga && make
make[1]: Entering directory '/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga'
rm -rf defines.v
touch defines.v
for x in ; do echo '`define' $x >> defines.v; done
echo "create_project -force -part xcvu9p-flgb2104-1-e fpga" > create_project.tcl
echo "add_files -fileset sources_1 defines.v" >> create_project.tcl
for x in  ../rtl/fpga.v  ../rtl/fpga_core.v  ../rtl/debounce_switch.v  ../rtl/sync_signal.v  ../rtl/common/mqnic_interface.v  ../rtl/common/mqnic_port.v  ../rtl/common/cpl_write.v  ../rtl/common/cpl_op_mux.v  ../rtl/common/desc_fetch.v  ../rtl/common/desc_op_mux.v  ../rtl/common/queue_manager.v  ../rtl/common/cpl_queue_manager.v  ../rtl/common/event_mux.v  ../rtl/common/tx_scheduler_rr.v  ../rtl/common/tdma_scheduler.v  ../rtl/common/tx_engine.v  ../rtl/common/rx_engine.v  ../rtl/common/tx_checksum.v  ../rtl/common/rx_hash.v  ../rtl/common/rx_checksum.v  ../rtl/common/cmac_pad.v  ../lib/eth/rtl/ptp_clock.v  ../lib/eth/rtl/ptp_clock_cdc.v  ../lib/eth/rtl/ptp_ts_extract.v  ../lib/axi/rtl/axil_interconnect.v  ../lib/axi/rtl/arbiter.v  ../lib/axi/rtl/priority_encoder.v  ../lib/axis/rtl/axis_adapter.v  ../lib/axis/rtl/axis_async_fifo.v  ../lib/axis/rtl/axis_fifo.v  ../lib/axis/rtl/axis_register.v  ../lib/axis/rtl/axis_pipeline_register.v  ../lib/axis/rtl/sync_reset.v  ../lib/pcie/rtl/pcie_us_axil_master.v  ../lib/pcie/rtl/dma_if_pcie_us.v  ../lib/pcie/rtl/dma_if_pcie_us_rd.v  ../lib/pcie/rtl/dma_if_pcie_us_wr.v  ../lib/pcie/rtl/dma_if_mux.v  ../lib/pcie/rtl/dma_if_mux_rd.v  ../lib/pcie/rtl/dma_if_mux_wr.v  ../lib/pcie/rtl/dma_psdpram.v  ../lib/pcie/rtl/dma_client_axis_sink.v  ../lib/pcie/rtl/dma_client_axis_source.v  ../lib/pcie/rtl/pcie_us_cfg.v  ../lib/pcie/rtl/pcie_us_msi.v  ../lib/pcie/rtl/pulse_merge.v; do echo "add_files -fileset sources_1 $x" >> create_project.tcl; done
for x in  ../fpga.xdc  ../placement.xdc  ../cfgmclk.xdc  ../boot.xdc  ../lib/axis/syn/axis_async_fifo.tcl  ../lib/axis/syn/sync_reset.tcl  ../lib/eth/syn/ptp_clock_cdc.tcl  ../../../../common/syn/tdma_ber_ch.tcl; do echo "add_files -fileset constrs_1 $x" >> create_project.tcl; done
for x in ; do echo "import_ip $x" >> create_project.tcl; done
for x in  ../ip/pcie4_uscale_plus_0.tcl  ../ip/cmac_usplus_0.tcl  ../ip/cmac_usplus_1.tcl; do echo "source $x" >> create_project.tcl; done
echo "exit" >> create_project.tcl
vivado -nojournal -nolog -mode batch -source create_project.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source create_project.tcl
# create_project -force -part xcvu9p-flgb2104-1-e fpga
# add_files -fileset sources_1 defines.v
# add_files -fileset sources_1 ../rtl/fpga.v
# add_files -fileset sources_1 ../rtl/fpga_core.v
# add_files -fileset sources_1 ../rtl/debounce_switch.v
# add_files -fileset sources_1 ../rtl/sync_signal.v
# add_files -fileset sources_1 ../rtl/common/mqnic_interface.v
# add_files -fileset sources_1 ../rtl/common/mqnic_port.v
# add_files -fileset sources_1 ../rtl/common/cpl_write.v
# add_files -fileset sources_1 ../rtl/common/cpl_op_mux.v
# add_files -fileset sources_1 ../rtl/common/desc_fetch.v
# add_files -fileset sources_1 ../rtl/common/desc_op_mux.v
# add_files -fileset sources_1 ../rtl/common/queue_manager.v
# add_files -fileset sources_1 ../rtl/common/cpl_queue_manager.v
# add_files -fileset sources_1 ../rtl/common/event_mux.v
# add_files -fileset sources_1 ../rtl/common/tx_scheduler_rr.v
# add_files -fileset sources_1 ../rtl/common/tdma_scheduler.v
# add_files -fileset sources_1 ../rtl/common/tx_engine.v
# add_files -fileset sources_1 ../rtl/common/rx_engine.v
# add_files -fileset sources_1 ../rtl/common/tx_checksum.v
# add_files -fileset sources_1 ../rtl/common/rx_hash.v
# add_files -fileset sources_1 ../rtl/common/rx_checksum.v
# add_files -fileset sources_1 ../rtl/common/cmac_pad.v
# add_files -fileset sources_1 ../lib/eth/rtl/ptp_clock.v
# add_files -fileset sources_1 ../lib/eth/rtl/ptp_clock_cdc.v
# add_files -fileset sources_1 ../lib/eth/rtl/ptp_ts_extract.v
# add_files -fileset sources_1 ../lib/axi/rtl/axil_interconnect.v
# add_files -fileset sources_1 ../lib/axi/rtl/arbiter.v
# add_files -fileset sources_1 ../lib/axi/rtl/priority_encoder.v
# add_files -fileset sources_1 ../lib/axis/rtl/axis_adapter.v
# add_files -fileset sources_1 ../lib/axis/rtl/axis_async_fifo.v
# add_files -fileset sources_1 ../lib/axis/rtl/axis_fifo.v
# add_files -fileset sources_1 ../lib/axis/rtl/axis_register.v
# add_files -fileset sources_1 ../lib/axis/rtl/axis_pipeline_register.v
# add_files -fileset sources_1 ../lib/axis/rtl/sync_reset.v
# add_files -fileset sources_1 ../lib/pcie/rtl/pcie_us_axil_master.v
# add_files -fileset sources_1 ../lib/pcie/rtl/dma_if_pcie_us.v
# add_files -fileset sources_1 ../lib/pcie/rtl/dma_if_pcie_us_rd.v
# add_files -fileset sources_1 ../lib/pcie/rtl/dma_if_pcie_us_wr.v
# add_files -fileset sources_1 ../lib/pcie/rtl/dma_if_mux.v
# add_files -fileset sources_1 ../lib/pcie/rtl/dma_if_mux_rd.v
# add_files -fileset sources_1 ../lib/pcie/rtl/dma_if_mux_wr.v
# add_files -fileset sources_1 ../lib/pcie/rtl/dma_psdpram.v
# add_files -fileset sources_1 ../lib/pcie/rtl/dma_client_axis_sink.v
# add_files -fileset sources_1 ../lib/pcie/rtl/dma_client_axis_source.v
# add_files -fileset sources_1 ../lib/pcie/rtl/pcie_us_cfg.v
# add_files -fileset sources_1 ../lib/pcie/rtl/pcie_us_msi.v
# add_files -fileset sources_1 ../lib/pcie/rtl/pulse_merge.v
# add_files -fileset constrs_1 ../fpga.xdc
# add_files -fileset constrs_1 ../placement.xdc
# add_files -fileset constrs_1 ../cfgmclk.xdc
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
# add_files -fileset constrs_1 ../boot.xdc
# add_files -fileset constrs_1 ../lib/axis/syn/axis_async_fifo.tcl
# add_files -fileset constrs_1 ../lib/axis/syn/sync_reset.tcl
# add_files -fileset constrs_1 ../lib/eth/syn/ptp_clock_cdc.tcl
# add_files -fileset constrs_1 ../../../../common/syn/tdma_ber_ch.tcl
# source ../ip/pcie4_uscale_plus_0.tcl
## create_ip -name pcie4_uscale_plus -vendor xilinx.com -library ip -module_name pcie4_uscale_plus_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
## set_property -dict [list \
##     CONFIG.PL_LINK_CAP_MAX_LINK_SPEED {8.0_GT/s} \
##     CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH {X16} \
##     CONFIG.AXISTEN_IF_EXT_512_RQ_STRADDLE {false} \
##     CONFIG.axisten_if_enable_client_tag {true} \
##     CONFIG.axisten_if_width {512_bit} \
##     CONFIG.axisten_freq {250} \
##     CONFIG.PF0_CLASS_CODE {020000} \
##     CONFIG.PF0_DEVICE_ID {1001} \
##     CONFIG.PF0_MSI_CAP_MULTIMSGCAP {32_vectors} \
##     CONFIG.PF0_SUBSYSTEM_ID {1001} \
##     CONFIG.PF0_SUBSYSTEM_VENDOR_ID {1234} \
##     CONFIG.PF0_Use_Class_Code_Lookup_Assistant {true} \
##     CONFIG.pf0_class_code_sub {00} \
##     CONFIG.pf0_base_class_menu {Network_controller} \
##     CONFIG.pf0_sub_class_interface_menu {Ethernet_controller} \
##     CONFIG.pf0_bar0_64bit {true} \
##     CONFIG.pf0_bar0_prefetchable {true} \
##     CONFIG.pf0_bar0_scale {Megabytes} \
##     CONFIG.pf0_bar0_size {16} \
##     CONFIG.vendor_id {1234} \
##     CONFIG.en_msi_per_vec_masking {true} \
## ] [get_ips pcie4_uscale_plus_0]
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-1-e
xit::create_sub_core: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2689.688 ; gain = 354.020 ; free physical = 16598 ; free virtual = 78056
# source ../ip/cmac_usplus_0.tcl
## create_ip -name cmac_usplus -vendor xilinx.com -library ip -module_name cmac_usplus_0
create_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2745.035 ; gain = 33.566 ; free physical = 16563 ; free virtual = 78023
## set_property -dict [list \
##     CONFIG.CMAC_CAUI4_MODE {1} \
##     CONFIG.NUM_LANES {4x25} \
##     CONFIG.GT_REF_CLK_FREQ {161.1328125} \
##     CONFIG.USER_INTERFACE {AXIS} \
##     CONFIG.GT_DRP_CLK {125} \
##     CONFIG.TX_FLOW_CONTROL {0} \
##     CONFIG.RX_FLOW_CONTROL {0} \
##     CONFIG.INCLUDE_RS_FEC {1} \
##     CONFIG.CMAC_CORE_SELECT {CMACE4_X0Y1} \
##     CONFIG.GT_GROUP_SELECT {X0Y4~X0Y7} \
##     CONFIG.LANE1_GT_LOC {X0Y4} \
##     CONFIG.LANE2_GT_LOC {X0Y5} \
##     CONFIG.LANE3_GT_LOC {X0Y6} \
##     CONFIG.LANE4_GT_LOC {X0Y7} \
##     CONFIG.ENABLE_PIPELINE_REG {1} \
##     CONFIG.ENABLE_TIME_STAMPING {1}
## ] [get_ips cmac_usplus_0]
# source ../ip/cmac_usplus_1.tcl
## create_ip -name cmac_usplus -vendor xilinx.com -library ip -module_name cmac_usplus_1
create_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2756.910 ; gain = 0.000 ; free physical = 16546 ; free virtual = 78010
## set_property -dict [list \
##     CONFIG.CMAC_CAUI4_MODE {1} \
##     CONFIG.NUM_LANES {4x25} \
##     CONFIG.GT_REF_CLK_FREQ {161.1328125} \
##     CONFIG.USER_INTERFACE {AXIS} \
##     CONFIG.GT_DRP_CLK {125} \
##     CONFIG.TX_FLOW_CONTROL {0} \
##     CONFIG.RX_FLOW_CONTROL {0} \
##     CONFIG.INCLUDE_RS_FEC {1} \
##     CONFIG.CMAC_CORE_SELECT {CMACE4_X0Y5} \
##     CONFIG.GT_GROUP_SELECT {X0Y32~X0Y35} \
##     CONFIG.LANE1_GT_LOC {X0Y32} \
##     CONFIG.LANE2_GT_LOC {X0Y33} \
##     CONFIG.LANE3_GT_LOC {X0Y34} \
##     CONFIG.LANE4_GT_LOC {X0Y35} \
##     CONFIG.ENABLE_PIPELINE_REG {1} \
##     CONFIG.ENABLE_TIME_STAMPING {1}
## ] [get_ips cmac_usplus_1]
# exit
INFO: [Common 17-206] Exiting Vivado at Mon May 10 04:05:54 2021...
echo "open_project fpga.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_synth.tcl
# open_project fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2319.414 ; gain = 27.750 ; free physical = 17556 ; free virtual = 79021
# reset_run synth_1
# launch_runs -jobs 4 synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmac_usplus_1'...
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cmac_usplus_1'...
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-1-e
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmac_usplus_0'...
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cmac_usplus_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie4_uscale_plus_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pcie4_uscale_plus_0'...
[Mon May 10 04:07:10 2021] Launched pcie4_uscale_plus_0_synth_1, cmac_usplus_0_synth_1, cmac_usplus_1_synth_1...
Run output will be captured here:
pcie4_uscale_plus_0_synth_1: /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/pcie4_uscale_plus_0_synth_1/runme.log
cmac_usplus_0_synth_1: /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/cmac_usplus_0_synth_1/runme.log
cmac_usplus_1_synth_1: /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/cmac_usplus_1_synth_1/runme.log
[Mon May 10 04:07:10 2021] Launched synth_1...
Run output will be captured here: /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 2729.934 ; gain = 410.520 ; free physical = 16552 ; free virtual = 78037
# wait_on_run synth_1
[Mon May 10 04:07:10 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source fpga.tcl -notrace
Command: synth_design -top fpga -part xcvu9p-flgb2104-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2638921
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_interconnect with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_interconnect with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:115]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_interconnect with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_adapter.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_adapter.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_adapter.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_adapter.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_adapter.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_adapter.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_adapter.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_adapter.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_adapter.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_adapter.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_adapter.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_async_fifo.v:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_op_mux with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_op_mux.v:102]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:141]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:143]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:145]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:146]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_write with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_write.v:158]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_write with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_write.v:159]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_write with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_write.v:161]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/desc_fetch.v:185]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/desc_fetch.v:186]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/desc_fetch.v:188]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/desc_fetch.v:190]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_op_mux with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/desc_op_mux.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_mux_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_rd.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_mux_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_rd.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_mux_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_rd.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_mux_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_wr.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_mux_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_wr.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_mux_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_wr.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_mux_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_wr.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:154]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:155]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:157]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:158]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:160]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:161]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:163]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:166]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:167]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:169]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:170]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:172]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:173]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_rd with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:175]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:152]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:153]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:155]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:156]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:158]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:159]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:160]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:161]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:163]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:166]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:168]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_us_wr with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:170]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_psdpram with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_psdpram.v:72]
WARNING: [Synth 8-2507] parameter declaration becomes local in event_mux with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/event_mux.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga_core with formal parameter declaration list [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:248]
INFO: [Common 17-14] Message 'Synth 8-2507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.910 ; gain = 213.719 ; free physical = 14115 ; free virtual = 75735
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:41]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter BAR0_APERTURE bound to: 24 - type: integer 
	Parameter AXIS_ETH_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_KEEP_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME4_BASE' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40518]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 64.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 6.206000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 7.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 11 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_BASE' (1#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40518]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/sync_reset.v:33]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (3#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/sync_reset.v:33]
INFO: [Synth 8-6157] synthesizing module 'sync_signal' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/sync_signal.v:33]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal' (4#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/sync_signal.v:33]
WARNING: [Synth 8-689] width (8) of port connection 'out' does not match port width (10) of module 'sync_signal' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:314]
INFO: [Synth 8-6157] synthesizing module 'debounce_switch' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/debounce_switch.v:32]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter RATE bound to: 250000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce_switch' (5#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/debounce_switch.v:32]
INFO: [Synth 8-6157] synthesizing module 'sync_signal__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/sync_signal.v:33]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal__parameterized0' (5#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/sync_signal.v:33]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE3' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78238]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE3' (6#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78238]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:451]
INFO: [Synth 8-6157] synthesizing module 'ICAPE3' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:34820]
	Parameter DEVICE_ID bound to: 56787091 - type: integer 
	Parameter ICAP_AUTO_SWITCH bound to: DISABLE - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE3' (7#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:34820]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (8#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2638537-fpgadev/realtime/pcie4_uscale_plus_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0' (9#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2638537-fpgadev/realtime/pcie4_uscale_plus_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_rq_tready' does not match port width (4) of module 'pcie4_uscale_plus_0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:654]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_cc_tready' does not match port width (4) of module 'pcie4_uscale_plus_0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:675]
WARNING: [Synth 8-689] width (3) of port connection 'cfg_max_payload' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:699]
WARNING: [Synth 8-689] width (4) of port connection 'cfg_interrupt_msi_select' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:771]
WARNING: [Synth 8-689] width (4) of port connection 'cfg_interrupt_msi_pending_status_function_num' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:775]
WARNING: [Synth 8-689] width (9) of port connection 'cfg_interrupt_msi_tph_st_tag' does not match port width (8) of module 'pcie4_uscale_plus_0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:781]
WARNING: [Synth 8-7071] port 'cfg_bus_number' of module 'pcie4_uscale_plus_0' is unconnected for instance 'pcie4_uscale_plus_inst' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:642]
WARNING: [Synth 8-7023] instance 'pcie4_uscale_plus_inst' of module 'pcie4_uscale_plus_0' has 137 connections declared, but only 136 given [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:642]
INFO: [Synth 8-6157] synthesizing module 'cmac_pad' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cmac_pad.v:41]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_pad' (10#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cmac_pad.v:41]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2638537-fpgadev/realtime/cmac_usplus_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0' (11#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2638537-fpgadev/realtime/cmac_usplus_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2638537-fpgadev/realtime/cmac_usplus_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1' (12#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2638537-fpgadev/realtime/cmac_usplus_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fpga_core' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:41]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter BAR0_APERTURE bound to: 24 - type: integer 
	Parameter AXIS_ETH_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter PTP_PERIOD_NS_WIDTH bound to: 4 - type: integer 
	Parameter PTP_OFFSET_NS_WIDTH bound to: 32 - type: integer 
	Parameter PTP_FNS_WIDTH bound to: 32 - type: integer 
	Parameter PTP_PERIOD_NS bound to: 4'b0100 
	Parameter PTP_PERIOD_FNS bound to: 0 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 1 - type: integer 
	Parameter BOARD_ID bound to: 314218531 - type: integer 
	Parameter BOARD_VER bound to: 1 - type: integer 
	Parameter FPGA_ID bound to: 78844051 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 2 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_CPL_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_CPL_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter TX_CPL_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter RX_CPL_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter EVENT_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 4 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter TX_CPL_QUEUE_PIPELINE bound to: 4 - type: integer 
	Parameter RX_CPL_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_PKT_TABLE_SIZE bound to: 8 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_PKT_TABLE_SIZE bound to: 8 - type: integer 
	Parameter TX_SCHEDULER bound to: RR - type: string 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 4 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_PTP_TS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter RX_PTP_TS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_RSS_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 16384 - type: integer 
	Parameter MAX_RX_SIZE bound to: 16384 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter IF_AXIL_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter PCIE_DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter IF_PCIE_DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter IF_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter QSFP0_IND bound to: 0 - type: integer 
	Parameter QSFP1_IND bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_if_mux' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 14 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE bound to: ROUND_ROBIN - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-6157] synthesizing module 'dma_if_mux_rd' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_rd.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 14 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE bound to: ROUND_ROBIN - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/arbiter.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter TYPE bound to: ROUND_ROBIN - type: string 
	Parameter BLOCK bound to: ACKNOWLEDGE - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/priority_encoder.v:32]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter LEVELS bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/priority_encoder.v:49]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (13#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/priority_encoder.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (14#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/arbiter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_mux_rd' (15#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_rd.v:32]
INFO: [Synth 8-6157] synthesizing module 'dma_if_mux_wr' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_wr.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 14 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE bound to: ROUND_ROBIN - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_if_mux_wr' (16#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_wr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_mux' (17#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'ptp_clock_cdc' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:32]
	Parameter TS_WIDTH bound to: 96 - type: integer 
	Parameter NS_WIDTH bound to: 4 - type: integer 
	Parameter FNS_WIDTH bound to: 16 - type: integer 
	Parameter USE_SAMPLE_CLOCK bound to: 1'b0 
	Parameter LOG_RATE bound to: 3 - type: integer 
	Parameter TS_NS_WIDTH bound to: 30 - type: integer 
	Parameter PHASE_CNT_WIDTH bound to: 3 - type: integer 
	Parameter PHASE_ACC_WIDTH bound to: 19 - type: integer 
	Parameter LOG_SAMPLE_SYNC_RATE bound to: 3 - type: integer 
	Parameter SAMPLE_ACC_WIDTH bound to: 5 - type: integer 
	Parameter DEST_SYNC_LOCK_WIDTH bound to: 7 - type: integer 
	Parameter PTP_LOCK_WIDTH bound to: 8 - type: integer 
	Parameter TIME_ERR_INT_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ptp_clock_cdc' (18#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 10 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter KEEP_OFFSET bound to: 80 - type: integer 
	Parameter LAST_OFFSET bound to: 80 - type: integer 
	Parameter ID_OFFSET bound to: 80 - type: integer 
	Parameter DEST_OFFSET bound to: 80 - type: integer 
	Parameter USER_OFFSET bound to: 80 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (19#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_async_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_pipeline_register' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_pipeline_register.v:32]
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 10 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter REG_TYPE bound to: 2 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_register' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_register.v:32]
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 10 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter REG_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register' (20#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_register.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axis_pipeline_register' (21#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_pipeline_register.v:32]
INFO: [Synth 8-6157] synthesizing module 'ptp_ts_extract' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_ts_extract.v:32]
	Parameter TS_WIDTH bound to: 80 - type: integer 
	Parameter TS_OFFSET bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 81 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ptp_ts_extract' (22#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_ts_extract.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 10 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter KEEP_OFFSET bound to: 80 - type: integer 
	Parameter LAST_OFFSET bound to: 80 - type: integer 
	Parameter ID_OFFSET bound to: 80 - type: integer 
	Parameter DEST_OFFSET bound to: 80 - type: integer 
	Parameter USER_OFFSET bound to: 80 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (23#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_pipeline_register__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_pipeline_register.v:32]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter REG_TYPE bound to: 2 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_register__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_register.v:32]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter REG_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register__parameterized0' (23#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_register.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axis_pipeline_register__parameterized0' (23#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_pipeline_register.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_pipeline_register__parameterized1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_pipeline_register.v:32]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 81 - type: integer 
	Parameter REG_TYPE bound to: 2 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_register__parameterized1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_register.v:32]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 81 - type: integer 
	Parameter REG_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register__parameterized1' (23#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_register.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axis_pipeline_register__parameterized1' (23#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_pipeline_register.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter KEEP_OFFSET bound to: 512 - type: integer 
	Parameter LAST_OFFSET bound to: 576 - type: integer 
	Parameter ID_OFFSET bound to: 577 - type: integer 
	Parameter DEST_OFFSET bound to: 577 - type: integer 
	Parameter USER_OFFSET bound to: 577 - type: integer 
	Parameter WIDTH bound to: 578 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (23#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_async_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 131072 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 81 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter KEEP_OFFSET bound to: 512 - type: integer 
	Parameter LAST_OFFSET bound to: 576 - type: integer 
	Parameter ID_OFFSET bound to: 577 - type: integer 
	Parameter DEST_OFFSET bound to: 577 - type: integer 
	Parameter USER_OFFSET bound to: 577 - type: integer 
	Parameter WIDTH bound to: 658 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized1' (23#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_async_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'mqnic_interface' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:41]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_CPL_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_CPL_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EVENT_QUEUE_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter TX_CPL_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter RX_CPL_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter EVENT_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 4 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter TX_CPL_QUEUE_PIPELINE bound to: 4 - type: integer 
	Parameter RX_CPL_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_PKT_TABLE_SIZE bound to: 8 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_PKT_TABLE_SIZE bound to: 8 - type: integer 
	Parameter TX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter RX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter TX_SCHEDULER bound to: RR - type: string 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 4 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter INT_WIDTH bound to: 8 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_RSS_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter MAX_TX_SIZE bound to: 16384 - type: integer 
	Parameter MAX_RX_SIZE bound to: 16384 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter EVENT_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter EVENT_SOURCE_WIDTH bound to: 16 - type: integer 
	Parameter EVENT_TYPE_WIDTH bound to: 16 - type: integer 
	Parameter MAX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter DMA_TAG_WIDTH_INT bound to: 14 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter CPL_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter PORT_DESC_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_EQM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_TX_QM_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_TX_CQM_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_RX_QM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_RX_CQM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_PORT_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_CSR_BASE_ADDR bound to: 0 - type: integer 
	Parameter AXIL_CTRL_BASE_ADDR bound to: 262144 - type: integer 
	Parameter AXIL_EQM_BASE_ADDR bound to: 524288 - type: integer 
	Parameter AXIL_TX_QM_BASE_ADDR bound to: 1048576 - type: integer 
	Parameter AXIL_TX_CQM_BASE_ADDR bound to: 2097152 - type: integer 
	Parameter AXIL_RX_QM_BASE_ADDR bound to: 3145728 - type: integer 
	Parameter AXIL_RX_CQM_BASE_ADDR bound to: 3670016 - type: integer 
	Parameter AXIL_PORT_BASE_ADDR bound to: 4194304 - type: integer 
	Parameter AXIL_S_COUNT bound to: 1 - type: integer 
	Parameter AXIL_M_COUNT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mqnic_port' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:41]
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter TX_CPL_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter RX_CPL_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CPL_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_PKT_TABLE_SIZE bound to: 8 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_PKT_TABLE_SIZE bound to: 8 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter TX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter TX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter RX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter RX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter TX_SCHEDULER bound to: RR - type: string 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 4 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_RSS_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter MAX_TX_SIZE bound to: 16384 - type: integer 
	Parameter MAX_RX_SIZE bound to: 16384 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH_INT bound to: 5 - type: integer 
	Parameter SCHED_COUNT bound to: 1 - type: integer 
	Parameter AXIL_SCHED_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_S_COUNT bound to: 1 - type: integer 
	Parameter AXIL_M_COUNT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tx_scheduler_rr' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/tx_scheduler_rr.v:41]
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter PIPELINE bound to: 4 - type: integer 
	Parameter SCHED_CTRL_ENABLE bound to: 1'b0 
	Parameter QUEUE_COUNT bound to: 8192 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 2 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_OFFSET bound to: 13 - type: integer 
	Parameter LAST_OFFSET bound to: 13 - type: integer 
	Parameter ID_OFFSET bound to: 13 - type: integer 
	Parameter DEST_OFFSET bound to: 13 - type: integer 
	Parameter USER_OFFSET bound to: 13 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (23#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter KEEP_OFFSET bound to: 13 - type: integer 
	Parameter LAST_OFFSET bound to: 13 - type: integer 
	Parameter ID_OFFSET bound to: 13 - type: integer 
	Parameter DEST_OFFSET bound to: 13 - type: integer 
	Parameter USER_OFFSET bound to: 13 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized1' (23#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/priority_encoder.v:32]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter LEVELS bound to: 5 - type: integer 
	Parameter W bound to: 32 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/priority_encoder.v:49]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized0' (23#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/priority_encoder.v:32]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "op_table_doorbell_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'tx_scheduler_rr' (24#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/tx_scheduler_rr.v:41]
WARNING: [Synth 8-689] width (20) of port connection 's_axil_awaddr' does not match port width (19) of module 'tx_scheduler_rr' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:976]
WARNING: [Synth 8-689] width (20) of port connection 's_axil_araddr' does not match port width (19) of module 'tx_scheduler_rr' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:987]
INFO: [Synth 8-6157] synthesizing module 'rx_hash' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/rx_hash.v:41]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter CYCLE_COUNT bound to: 1 - type: integer 
	Parameter PTR_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rx_hash' (25#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/rx_hash.v:41]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized2' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter KEEP_OFFSET bound to: 36 - type: integer 
	Parameter LAST_OFFSET bound to: 36 - type: integer 
	Parameter ID_OFFSET bound to: 36 - type: integer 
	Parameter DEST_OFFSET bound to: 36 - type: integer 
	Parameter USER_OFFSET bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized2' (25#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized3' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter KEEP_OFFSET bound to: 512 - type: integer 
	Parameter LAST_OFFSET bound to: 576 - type: integer 
	Parameter ID_OFFSET bound to: 577 - type: integer 
	Parameter DEST_OFFSET bound to: 577 - type: integer 
	Parameter USER_OFFSET bound to: 577 - type: integer 
	Parameter WIDTH bound to: 578 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized3' (25#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized4' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 8 - type: integer 
	Parameter DEST_OFFSET bound to: 8 - type: integer 
	Parameter USER_OFFSET bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized4' (25#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
WARNING: [Synth 8-689] width (32) of port connection 's_axis_tdata' does not match port width (8) of module 'axis_fifo__parameterized4' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:1614]
INFO: [Synth 8-6157] synthesizing module 'rx_checksum' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/rx_checksum.v:41]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter START_OFFSET bound to: 14 - type: integer 
	Parameter LEVELS bound to: 6 - type: integer 
	Parameter OFFSET_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rx_checksum' (26#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/rx_checksum.v:41]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized5' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 2 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter KEEP_OFFSET bound to: 16 - type: integer 
	Parameter LAST_OFFSET bound to: 16 - type: integer 
	Parameter ID_OFFSET bound to: 16 - type: integer 
	Parameter DEST_OFFSET bound to: 16 - type: integer 
	Parameter USER_OFFSET bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized5' (26#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized6' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 2 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter KEEP_OFFSET bound to: 17 - type: integer 
	Parameter LAST_OFFSET bound to: 17 - type: integer 
	Parameter ID_OFFSET bound to: 17 - type: integer 
	Parameter DEST_OFFSET bound to: 17 - type: integer 
	Parameter USER_OFFSET bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized6' (26#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'tx_checksum' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/tx_checksum.v:41]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter USE_INIT_VALUE bound to: 0 - type: integer 
	Parameter DATA_FIFO_DEPTH bound to: 16384 - type: integer 
	Parameter CHECKSUM_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter LEVELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized7' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_OFFSET bound to: 512 - type: integer 
	Parameter LAST_OFFSET bound to: 576 - type: integer 
	Parameter ID_OFFSET bound to: 577 - type: integer 
	Parameter DEST_OFFSET bound to: 577 - type: integer 
	Parameter USER_OFFSET bound to: 577 - type: integer 
	Parameter WIDTH bound to: 578 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized7' (26#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized8' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 25 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 3 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter KEEP_OFFSET bound to: 25 - type: integer 
	Parameter LAST_OFFSET bound to: 25 - type: integer 
	Parameter ID_OFFSET bound to: 25 - type: integer 
	Parameter DEST_OFFSET bound to: 25 - type: integer 
	Parameter USER_OFFSET bound to: 25 - type: integer 
	Parameter WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized8' (26#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'tx_checksum' (27#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/tx_checksum.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:622]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:675]
INFO: [Synth 8-6157] synthesizing module 'axil_interconnect' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:32]
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001001100000000000000000000000000010011 
	Parameter M_CONNECT_READ bound to: 2'b11 
	Parameter M_CONNECT_WRITE bound to: 2'b11 
	Parameter M_SECURE bound to: 2'b00 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 1 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 40'b1000000000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
	Parameter STATE_WRITE bound to: 3'b010 
	Parameter STATE_WRITE_RESP bound to: 3'b011 
	Parameter STATE_WRITE_DROP bound to: 3'b100 
	Parameter STATE_READ bound to: 3'b101 
	Parameter STATE_WAIT_IDLE bound to: 3'b110 
INFO: [Synth 8-251] Addressing configuration for axil_interconnect instance  [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:147]
INFO: [Synth 8-251] 0 (0): 0 / 19 -- 0-7ffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-251] 1 (0): 80000 / 19 -- 80000-fffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:336]
INFO: [Synth 8-6155] done synthesizing module 'axil_interconnect' (28#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:32]
INFO: [Synth 8-6157] synthesizing module 'desc_op_mux' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/desc_op_mux.v:41]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter CPL_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter S_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter M_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE bound to: ROUND_ROBIN - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'desc_op_mux' (29#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/desc_op_mux.v:41]
INFO: [Synth 8-6157] synthesizing module 'cpl_op_mux' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_op_mux.v:41]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter S_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter M_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter ARB_TYPE bound to: ROUND_ROBIN - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cpl_op_mux' (30#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_op_mux.v:41]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized9' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter KEEP_OFFSET bound to: 128 - type: integer 
	Parameter LAST_OFFSET bound to: 144 - type: integer 
	Parameter ID_OFFSET bound to: 145 - type: integer 
	Parameter DEST_OFFSET bound to: 150 - type: integer 
	Parameter USER_OFFSET bound to: 150 - type: integer 
	Parameter WIDTH bound to: 150 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized9' (30#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'tx_engine' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/tx_engine.v:41]
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter CPL_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter MAX_TX_SIZE bound to: 16384 - type: integer 
	Parameter TX_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter TX_BUFFER_SIZE bound to: 131072 - type: integer 
	Parameter TX_BUFFER_STEP_SIZE bound to: 128 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_MAX_TX_SIZE bound to: 14 - type: integer 
	Parameter CL_TX_BUFFER_SIZE bound to: 17 - type: integer 
	Parameter TX_BUFFER_PTR_MASK bound to: 17'b11111111111111111 
	Parameter TX_BUFFER_PTR_MASK_LOWER bound to: 7'b1111111 
	Parameter TX_BUFFER_PTR_MASK_UPPER bound to: 17'b11111111110000000 
	Parameter CL_MAX_DESC_REQ bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tx_engine' (31#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/tx_engine.v:41]
INFO: [Synth 8-6157] synthesizing module 'rx_engine' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/rx_engine.v:41]
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter CPL_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter MAX_RX_SIZE bound to: 16384 - type: integer 
	Parameter RX_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter RX_BUFFER_SIZE bound to: 131072 - type: integer 
	Parameter RX_BUFFER_STEP_SIZE bound to: 128 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_MAX_RX_SIZE bound to: 14 - type: integer 
	Parameter CL_RX_BUFFER_SIZE bound to: 17 - type: integer 
	Parameter RX_BUFFER_PTR_MASK bound to: 17'b11111111111111111 
	Parameter RX_BUFFER_PTR_MASK_LOWER bound to: 7'b1111111 
	Parameter RX_BUFFER_PTR_MASK_UPPER bound to: 17'b11111111110000000 
	Parameter CL_MAX_DESC_REQ bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rx_engine' (32#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/rx_engine.v:41]
WARNING: [Synth 8-689] width (13) of port connection 'm_axis_desc_req_queue' does not match port width (8) of module 'rx_engine' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:1378]
WARNING: [Synth 8-689] width (13) of port connection 's_axis_desc_req_status_queue' does not match port width (8) of module 'rx_engine' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:1386]
WARNING: [Synth 8-689] width (13) of port connection 's_axis_desc_req_status_cpl' does not match port width (8) of module 'rx_engine' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:1388]
WARNING: [Synth 8-689] width (13) of port connection 'm_axis_cpl_req_queue' does not match port width (8) of module 'rx_engine' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:1408]
WARNING: [Synth 8-7071] port 'm_axis_rx_req_status_len' of module 'rx_engine' is unconnected for instance 'rx_engine_inst' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:1357]
WARNING: [Synth 8-7023] instance 'rx_engine_inst' of module 'rx_engine' has 65 connections declared, but only 64 given [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:1357]
INFO: [Synth 8-6157] synthesizing module 'dma_psdpram' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_psdpram.v:32]
	Parameter SIZE bound to: 131072 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter PIPELINE bound to: 2 - type: integer 
	Parameter INT_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_psdpram' (33#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_psdpram.v:32]
INFO: [Synth 8-6157] synthesizing module 'dma_client_axis_source' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:32]
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 16 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 64 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter PART_COUNT bound to: 2 - type: integer 
	Parameter PART_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PART_OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter PARTS_PER_SEG bound to: 1 - type: integer 
	Parameter SEGS_PER_PART bound to: 4 - type: integer 
	Parameter OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter OFFSET_MASK bound to: 63 - type: integer 
	Parameter ADDR_MASK bound to: 19'b1111111111111000000 
	Parameter CYCLE_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter READ_STATE_IDLE bound to: 1'b0 
	Parameter READ_STATE_READ bound to: 1'b1 
	Parameter AXIS_STATE_IDLE bound to: 1'b0 
	Parameter AXIS_STATE_READ bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'dma_client_axis_source' (34#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:32]
INFO: [Synth 8-6157] synthesizing module 'dma_client_axis_sink' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:32]
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 16 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 64 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter PART_COUNT bound to: 2 - type: integer 
	Parameter PART_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PART_OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter PARTS_PER_SEG bound to: 1 - type: integer 
	Parameter SEGS_PER_PART bound to: 4 - type: integer 
	Parameter OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter OFFSET_MASK bound to: 63 - type: integer 
	Parameter ADDR_MASK bound to: 19'b1111111111111000000 
	Parameter CYCLE_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter STATUS_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WRITE bound to: 2'b01 
	Parameter STATE_DROP_DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:310]
INFO: [Synth 8-6155] done synthesizing module 'dma_client_axis_sink' (35#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mqnic_port' (36#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_port.v:41]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (20) of module 'mqnic_port' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:2177]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (20) of module 'mqnic_port' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:2188]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:837]
INFO: [Synth 8-6157] synthesizing module 'axil_interconnect__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:32]
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010000000000000000000000000000010011000000000000000000000000000100110000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100110000000000000000000000000001001000000000000000000000000000010010 
	Parameter M_CONNECT_READ bound to: 8'b11111111 
	Parameter M_CONNECT_WRITE bound to: 8'b11111111 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 3 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 184'b1000000000000000000000001110000000000000000000011000000000000000000000100000000000000000000000100000000000000000000000100000000000000000000000100000000000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
	Parameter STATE_WRITE bound to: 3'b010 
	Parameter STATE_WRITE_RESP bound to: 3'b011 
	Parameter STATE_WRITE_DROP bound to: 3'b100 
	Parameter STATE_READ bound to: 3'b101 
	Parameter STATE_WAIT_IDLE bound to: 3'b110 
INFO: [Synth 8-251] Addressing configuration for axil_interconnect instance  [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:147]
INFO: [Synth 8-251] 0 (0): 0 / 18 -- 0-3ffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-251] 1 (0): 40000 / 18 -- 40000-7ffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-251] 2 (0): 80000 / 19 -- 80000-fffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-251] 3 (0): 100000 / 20 -- 100000-1fffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-251] 4 (0): 200000 / 20 -- 200000-2fffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-251] 5 (0): 300000 / 19 -- 300000-37ffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-251] 6 (0): 380000 / 19 -- 380000-3fffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-251] 7 (0): 400000 / 20 -- 400000-4fffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:336]
INFO: [Synth 8-6155] done synthesizing module 'axil_interconnect__parameterized0' (36#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:32]
INFO: [Synth 8-6157] synthesizing module 'cpl_queue_manager' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:41]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter EVENT_WIDTH bound to: 8 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter QUEUE_COUNT bound to: 32 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_CPL_SIZE bound to: 5 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:498]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:584]
INFO: [Synth 8-6155] done synthesizing module 'cpl_queue_manager' (37#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:41]
WARNING: [Synth 8-689] width (13) of port connection 's_axis_enqueue_req_queue' does not match port width (5) of module 'cpl_queue_manager' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:953]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (19) of module 'cpl_queue_manager' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:989]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (19) of module 'cpl_queue_manager' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1000]
INFO: [Synth 8-6157] synthesizing module 'queue_manager' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/queue_manager.v:41]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter CPL_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter PIPELINE bound to: 4 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter QUEUE_COUNT bound to: 8192 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_DESC_SIZE bound to: 4 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/queue_manager.v:486]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/queue_manager.v:559]
INFO: [Synth 8-6155] done synthesizing module 'queue_manager' (38#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/queue_manager.v:41]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (20) of module 'queue_manager' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1074]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (20) of module 'queue_manager' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1085]
INFO: [Synth 8-6157] synthesizing module 'cpl_queue_manager__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:41]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter EVENT_WIDTH bound to: 5 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 4 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter QUEUE_COUNT bound to: 8192 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_CPL_SIZE bound to: 5 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:498]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:584]
INFO: [Synth 8-6155] done synthesizing module 'cpl_queue_manager__parameterized0' (38#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:41]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_event_source' does not match port width (13) of module 'cpl_queue_manager__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1152]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (20) of module 'cpl_queue_manager__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1158]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (20) of module 'cpl_queue_manager__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1169]
INFO: [Synth 8-6157] synthesizing module 'queue_manager__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/queue_manager.v:41]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CPL_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter QUEUE_COUNT bound to: 256 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_DESC_SIZE bound to: 4 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/queue_manager.v:486]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/queue_manager.v:559]
INFO: [Synth 8-6155] done synthesizing module 'queue_manager__parameterized0' (38#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/queue_manager.v:41]
WARNING: [Synth 8-689] width (13) of port connection 's_axis_dequeue_req_queue' does not match port width (8) of module 'queue_manager__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1207]
WARNING: [Synth 8-689] width (13) of port connection 'm_axis_dequeue_resp_queue' does not match port width (8) of module 'queue_manager__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1215]
WARNING: [Synth 8-689] width (13) of port connection 'm_axis_dequeue_resp_cpl' does not match port width (8) of module 'queue_manager__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1219]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (19) of module 'queue_manager__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1243]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (19) of module 'queue_manager__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1254]
INFO: [Synth 8-6157] synthesizing module 'cpl_queue_manager__parameterized1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:41]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter EVENT_WIDTH bound to: 5 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter QUEUE_COUNT bound to: 256 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_CPL_SIZE bound to: 5 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:498]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:584]
INFO: [Synth 8-6155] done synthesizing module 'cpl_queue_manager__parameterized1' (38#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_queue_manager.v:41]
WARNING: [Synth 8-689] width (13) of port connection 's_axis_enqueue_req_queue' does not match port width (8) of module 'cpl_queue_manager__parameterized1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1291]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_event_source' does not match port width (8) of module 'cpl_queue_manager__parameterized1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1321]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (19) of module 'cpl_queue_manager__parameterized1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1327]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (19) of module 'cpl_queue_manager__parameterized1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:1338]
INFO: [Synth 8-6157] synthesizing module 'desc_fetch' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/desc_fetch.v:41]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter CPL_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter CL_DESC_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_psdpram__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_psdpram.v:32]
	Parameter SIZE bound to: 4096 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter PIPELINE bound to: 2 - type: integer 
	Parameter INT_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_psdpram__parameterized0' (38#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_psdpram.v:32]
INFO: [Synth 8-6157] synthesizing module 'dma_client_axis_source__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:32]
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 16 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 16 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter PART_COUNT bound to: 8 - type: integer 
	Parameter PART_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter PART_OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter PARTS_PER_SEG bound to: 1 - type: integer 
	Parameter SEGS_PER_PART bound to: 1 - type: integer 
	Parameter OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter OFFSET_MASK bound to: 15 - type: integer 
	Parameter ADDR_MASK bound to: 19'b1111111111111110000 
	Parameter CYCLE_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter READ_STATE_IDLE bound to: 1'b0 
	Parameter READ_STATE_READ bound to: 1'b1 
	Parameter AXIS_STATE_IDLE bound to: 1'b0 
	Parameter AXIS_STATE_READ bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'dma_client_axis_source__parameterized0' (38#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:32]
INFO: [Synth 8-6155] done synthesizing module 'desc_fetch' (39#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/desc_fetch.v:41]
INFO: [Synth 8-6157] synthesizing module 'cpl_op_mux__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_op_mux.v:41]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 2 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter S_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter M_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter ARB_TYPE bound to: ROUND_ROBIN - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cpl_op_mux__parameterized0' (39#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_op_mux.v:41]
INFO: [Synth 8-6157] synthesizing module 'cpl_write' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_write.v:41]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter SELECT_WIDTH bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/priority_encoder.v:32]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter LEVELS bound to: 2 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized1' (39#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/priority_encoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'dma_client_axis_sink__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:32]
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 32 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 16 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 32 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 32 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter PART_COUNT bound to: 4 - type: integer 
	Parameter PART_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PART_OFFSET_WIDTH bound to: 5 - type: integer 
	Parameter PARTS_PER_SEG bound to: 1 - type: integer 
	Parameter SEGS_PER_PART bound to: 2 - type: integer 
	Parameter OFFSET_WIDTH bound to: 5 - type: integer 
	Parameter OFFSET_MASK bound to: 31 - type: integer 
	Parameter ADDR_MASK bound to: 19'b1111111111111100000 
	Parameter CYCLE_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter STATUS_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WRITE bound to: 2'b01 
	Parameter STATE_DROP_DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:310]
INFO: [Synth 8-6155] done synthesizing module 'dma_client_axis_sink__parameterized0' (39#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:32]
INFO: [Synth 8-6155] done synthesizing module 'cpl_write' (40#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/cpl_write.v:41]
INFO: [Synth 8-6157] synthesizing module 'event_mux' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/event_mux.v:41]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter EVENT_TYPE_WIDTH bound to: 16 - type: integer 
	Parameter EVENT_SOURCE_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE bound to: ROUND_ROBIN - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'event_mux' (41#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/event_mux.v:41]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized10' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_OFFSET bound to: 37 - type: integer 
	Parameter LAST_OFFSET bound to: 37 - type: integer 
	Parameter ID_OFFSET bound to: 37 - type: integer 
	Parameter DEST_OFFSET bound to: 37 - type: integer 
	Parameter USER_OFFSET bound to: 37 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized10' (41#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mqnic_interface' (42#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/mqnic_interface.v:41]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (23) of module 'mqnic_interface' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:2303]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (23) of module 'mqnic_interface' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:2314]
WARNING: [Synth 8-689] width (18) of port connection 'm_axil_csr_awaddr' does not match port width (23) of module 'mqnic_interface' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:2326]
WARNING: [Synth 8-689] width (18) of port connection 'm_axil_csr_araddr' does not match port width (23) of module 'mqnic_interface' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:2337]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (23) of module 'mqnic_interface' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:2303]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (23) of module 'mqnic_interface' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:2314]
WARNING: [Synth 8-689] width (18) of port connection 'm_axil_csr_awaddr' does not match port width (23) of module 'mqnic_interface' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:2326]
WARNING: [Synth 8-689] width (18) of port connection 'm_axil_csr_araddr' does not match port width (23) of module 'mqnic_interface' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:2337]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:554]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:635]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_cfg' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/pcie_us_cfg.v:32]
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter VF_OFFSET bound to: 4 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter READ_EXT_TAG_ENABLE bound to: 1 - type: integer 
	Parameter READ_MAX_READ_REQ_SIZE bound to: 1 - type: integer 
	Parameter READ_MAX_PAYLOAD_SIZE bound to: 1 - type: integer 
	Parameter PCIE_CAP_OFFSET bound to: 12'b000001110000 
	Parameter READ_REV_CTRL bound to: 1'b1 
	Parameter DEV_CTRL_OFFSET bound to: 12'b000001111000 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_cfg' (43#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/pcie_us_cfg.v:32]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axil_master' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/pcie_us_axil_master.v:32]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
	Parameter ENABLE_PARITY bound to: 0 - type: integer 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_HEADER bound to: 3'b001 
	Parameter STATE_READ bound to: 3'b010 
	Parameter STATE_WRITE_1 bound to: 3'b011 
	Parameter STATE_WRITE_2 bound to: 3'b100 
	Parameter STATE_WAIT_END bound to: 3'b101 
	Parameter STATE_CPL_1 bound to: 3'b110 
	Parameter STATE_CPL_2 bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axil_master' (44#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/pcie_us_axil_master.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_register__parameterized2' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_register.v:32]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 161 - type: integer 
	Parameter REG_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register__parameterized2' (44#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_register.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_register__parameterized3' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_register.v:32]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 137 - type: integer 
	Parameter REG_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register__parameterized3' (44#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/rtl/axis_register.v:32]
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie_us' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us.v:32]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter RQ_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 16 - type: integer 
	Parameter READ_OP_TABLE_SIZE bound to: 64 - type: integer 
	Parameter READ_TX_LIMIT bound to: 16 - type: integer 
	Parameter READ_TX_FC_ENABLE bound to: 1 - type: integer 
	Parameter WRITE_OP_TABLE_SIZE bound to: 16 - type: integer 
	Parameter WRITE_TX_LIMIT bound to: 3 - type: integer 
	Parameter WRITE_TX_FC_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie_us_rd' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:32]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter RQ_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 16 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 64 - type: integer 
	Parameter TX_LIMIT bound to: 16 - type: integer 
	Parameter TX_FC_ENABLE bound to: 1 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 16 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_PCIE_WORD_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_WORD_SIZE bound to: 32 - type: integer 
	Parameter OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter RAM_OFFSET_WIDTH bound to: 7 - type: integer 
	Parameter PCIE_TAG_WIDTH bound to: 6 - type: integer 
	Parameter PCIE_TAG_COUNT_1 bound to: 32 - type: integer 
	Parameter PCIE_TAG_WIDTH_1 bound to: 5 - type: integer 
	Parameter PCIE_TAG_COUNT_2 bound to: 32 - type: integer 
	Parameter PCIE_TAG_WIDTH_2 bound to: 5 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter OP_TABLE_READ_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter STATUS_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter INIT_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter RC_ERROR_NORMAL_TERMINATION bound to: 5'b00000 
	Parameter RC_ERROR_POISONED bound to: 5'b00001 
	Parameter RC_ERROR_BAD_STATUS bound to: 5'b00010 
	Parameter RC_ERROR_INVALID_LENGTH bound to: 5'b00011 
	Parameter RC_ERROR_MISMATCH bound to: 5'b00100 
	Parameter RC_ERROR_INVALID_ADDRESS bound to: 5'b00101 
	Parameter RC_ERROR_INVALID_TAG bound to: 5'b00110 
	Parameter RC_ERROR_TIMEOUT bound to: 5'b01001 
	Parameter RC_ERROR_FLR bound to: 5'b01000 
	Parameter REQ_STATE_IDLE bound to: 2'b00 
	Parameter REQ_STATE_START bound to: 2'b01 
	Parameter REQ_STATE_HEADER bound to: 2'b10 
	Parameter TLP_STATE_IDLE bound to: 2'b00 
	Parameter TLP_STATE_HEADER bound to: 2'b01 
	Parameter TLP_STATE_WRITE bound to: 2'b10 
	Parameter TLP_STATE_WAIT_END bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:650]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie_us_rd' (45#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:32]
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie_us_wr' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:32]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter RQ_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 16 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 16 - type: integer 
	Parameter TX_LIMIT bound to: 3 - type: integer 
	Parameter TX_FC_ENABLE bound to: 1 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 16 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_PCIE_WORD_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_WORD_SIZE bound to: 32 - type: integer 
	Parameter OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter RAM_OFFSET_WIDTH bound to: 7 - type: integer 
	Parameter WORD_LEN_WIDTH bound to: 12 - type: integer 
	Parameter CYCLE_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter SEQ_NUM_MASK bound to: 5'b11111 
	Parameter SEQ_NUM_FLAG bound to: 6'b100000 
	Parameter MASK_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 4 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter REQ_STATE_IDLE bound to: 1'b0 
	Parameter REQ_STATE_START bound to: 1'b1 
	Parameter READ_STATE_IDLE bound to: 1'b0 
	Parameter READ_STATE_READ bound to: 1'b1 
	Parameter TLP_STATE_IDLE bound to: 2'b00 
	Parameter TLP_STATE_HEADER bound to: 2'b01 
	Parameter TLP_STATE_TRANSFER bound to: 2'b10 
	Parameter TLP_OUTPUT_STATE_IDLE bound to: 2'b00 
	Parameter TLP_OUTPUT_STATE_HEADER bound to: 2'b01 
	Parameter TLP_OUTPUT_STATE_PAYLOAD bound to: 2'b10 
	Parameter TLP_OUTPUT_STATE_PASSTHROUGH bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:979]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie_us_wr' (46#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie_us' (47#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us.v:32]
INFO: [Synth 8-6157] synthesizing module 'pulse_merge' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/pulse_merge.v:32]
	Parameter INPUT_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_merge' (48#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/pulse_merge.v:32]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_msi' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/pcie_us_msi.v:32]
	Parameter MSI_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/arbiter.v:32]
	Parameter PORTS bound to: 32 - type: integer 
	Parameter TYPE bound to: ROUND_ROBIN - type: string 
	Parameter BLOCK bound to: ACKNOWLEDGE - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-6155] done synthesizing module 'arbiter__parameterized0' (48#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/arbiter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_msi' (49#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/pcie_us_msi.v:32]
INFO: [Synth 8-6157] synthesizing module 'axil_interconnect__parameterized1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:32]
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT_READ bound to: 2'b11 
	Parameter M_CONNECT_WRITE bound to: 2'b11 
	Parameter M_SECURE bound to: 2'b00 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 1 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 48'b100000000000000000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
	Parameter STATE_WRITE bound to: 3'b010 
	Parameter STATE_WRITE_RESP bound to: 3'b011 
	Parameter STATE_WRITE_DROP bound to: 3'b100 
	Parameter STATE_READ bound to: 3'b101 
	Parameter STATE_WAIT_IDLE bound to: 3'b110 
INFO: [Synth 8-251] Addressing configuration for axil_interconnect instance  [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:147]
INFO: [Synth 8-251] 0 (0): 0 / 23 -- 0-7fffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-251] 1 (0): 800000 / 23 -- 800000-ffffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:336]
INFO: [Synth 8-6155] done synthesizing module 'axil_interconnect__parameterized1' (49#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:32]
INFO: [Synth 8-6157] synthesizing module 'axil_interconnect__parameterized2' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:32]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter M_CONNECT_READ bound to: 2'b11 
	Parameter M_CONNECT_WRITE bound to: 2'b11 
	Parameter M_SECURE bound to: 1'b0 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
	Parameter CL_M_COUNT bound to: 0 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 0 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
	Parameter STATE_WRITE bound to: 3'b010 
	Parameter STATE_WRITE_RESP bound to: 3'b011 
	Parameter STATE_WRITE_DROP bound to: 3'b100 
	Parameter STATE_READ bound to: 3'b101 
	Parameter STATE_WAIT_IDLE bound to: 3'b110 
INFO: [Synth 8-251] Addressing configuration for axil_interconnect instance  [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:147]
INFO: [Synth 8-251] 0 (0): 0 / 17 -- 0-1ffff [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:150]
INFO: [Synth 8-6157] synthesizing module 'arbiter__parameterized1' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/arbiter.v:32]
	Parameter PORTS bound to: 4 - type: integer 
	Parameter TYPE bound to: ROUND_ROBIN - type: string 
	Parameter BLOCK bound to: ACKNOWLEDGE - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized2' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/priority_encoder.v:32]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter LEVELS bound to: 2 - type: integer 
	Parameter W bound to: 4 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/priority_encoder.v:49]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized2' (49#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/priority_encoder.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arbiter__parameterized1' (49#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/arbiter.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:336]
INFO: [Synth 8-6155] done synthesizing module 'axil_interconnect__parameterized2' (49#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/axil_interconnect.v:32]
INFO: [Synth 8-6157] synthesizing module 'dma_if_mux__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE bound to: PRIORITY - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-6157] synthesizing module 'dma_if_mux_rd__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_rd.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE bound to: PRIORITY - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 2 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter__parameterized2' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/arbiter.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter TYPE bound to: PRIORITY - type: string 
	Parameter BLOCK bound to: ACKNOWLEDGE - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-6155] done synthesizing module 'arbiter__parameterized2' (49#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axi/rtl/arbiter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_mux_rd__parameterized0' (49#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_rd.v:32]
INFO: [Synth 8-6157] synthesizing module 'dma_if_mux_wr__parameterized0' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_wr.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 8 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 16 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE bound to: PRIORITY - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 2 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_if_mux_wr__parameterized0' (49#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux_wr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_mux__parameterized0' (49#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'ptp_clock' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock.v:32]
	Parameter PERIOD_NS_WIDTH bound to: 4 - type: integer 
	Parameter OFFSET_NS_WIDTH bound to: 32 - type: integer 
	Parameter DRIFT_NS_WIDTH bound to: 4 - type: integer 
	Parameter FNS_WIDTH bound to: 32 - type: integer 
	Parameter PERIOD_NS bound to: 4'b0100 
	Parameter PERIOD_FNS bound to: 0 - type: integer 
	Parameter DRIFT_ENABLE bound to: 0 - type: integer 
	Parameter DRIFT_NS bound to: 4'b0000 
	Parameter DRIFT_FNS bound to: 16'b0000000000000010 
	Parameter DRIFT_RATE bound to: 16'b0000000000000101 
	Parameter INC_NS_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ptp_clock' (50#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock.v:32]
INFO: [Synth 8-6155] done synthesizing module 'fpga_core' (51#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga_core.v:41]
WARNING: [Synth 8-689] width (4) of port connection 'pcie_tfc_nph_av' does not match port width (2) of module 'fpga_core' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:1611]
WARNING: [Synth 8-689] width (4) of port connection 'pcie_tfc_npd_av' does not match port width (2) of module 'fpga_core' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:1612]
INFO: [Synth 8-6155] done synthesizing module 'fpga' (52#1) [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/fpga.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3198.949 ; gain = 595.758 ; free physical = 14602 ; free virtual = 76230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3213.793 ; gain = 610.602 ; free physical = 14672 ; free virtual = 76300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3213.793 ; gain = 610.602 ; free physical = 14672 ; free virtual = 76300
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3289.488 ; gain = 0.000 ; free physical = 14392 ; free virtual = 76020
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc] for cell 'pcie4_uscale_plus_inst'
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc] for cell 'pcie4_uscale_plus_inst'
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_0/cmac_usplus_0/cmac_usplus_0_in_context.xdc] for cell 'qsfp0_cmac_inst'
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_0/cmac_usplus_0/cmac_usplus_0_in_context.xdc] for cell 'qsfp0_cmac_inst'
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_1/cmac_usplus_1/cmac_usplus_1_in_context.xdc] for cell 'qsfp1_cmac_inst'
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_1/cmac_usplus_1/cmac_usplus_1_in_context.xdc] for cell 'qsfp1_cmac_inst'
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_mgt_refclk_1_p'. [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_mgt_refclk_1_n'. [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:104]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:168]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:330]
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/fpga_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/placement.xdc]
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/placement.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/placement.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/cfgmclk.xdc]
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/cfgmclk.xdc]
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/boot.xdc]
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/boot.xdc]
Sourcing Tcl File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/iface[0].mac[0].mac_rx_fifo_inst
INFO: [Timing 38-2] Deriving generated clocks [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance core_inst/iface[0].mac[0].mac_tx_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/iface[0].mac[0].tx_ptp_ts_fifo
Inserting timing constraints for axis_async_fifo instance core_inst/iface[1].mac[0].mac_rx_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/iface[1].mac[0].mac_tx_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/iface[1].mac[0].tx_ptp_ts_fifo
Finished Sourcing Tcl File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_125mhz_inst
Finished Sourcing Tcl File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/sync_reset.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/sync_reset.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/syn/ptp_clock_cdc.tcl]
Inserting timing constraints for ptp_clock_cdc instance core_inst/qsfp0.ptp.rx_ptp_cdc
Inserting timing constraints for ptp_clock_cdc instance core_inst/qsfp0.ptp.tx_ptp_cdc
Inserting timing constraints for ptp_clock_cdc instance core_inst/qsfp1.ptp.rx_ptp_cdc
Inserting timing constraints for ptp_clock_cdc instance core_inst/qsfp1.ptp.tx_ptp_cdc
Finished Sourcing Tcl File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/syn/ptp_clock_cdc.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/syn/ptp_clock_cdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/giray/projects/corundum/fpga/common/syn/tdma_ber_ch.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == tdma_ber_ch || REF_NAME == tdma_ber_ch)}'. [/home/giray/projects/corundum/fpga/common/syn/tdma_ber_ch.tcl:32]
Finished Sourcing Tcl File [/home/giray/projects/corundum/fpga/common/syn/tdma_ber_ch.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/giray/projects/corundum/fpga/common/syn/tdma_ber_ch.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4010.324 ; gain = 0.000 ; free physical = 13793 ; free virtual = 75421
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 2 instances
  MMCME4_BASE => MMCME4_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.49 . Memory (MB): peak = 4010.324 ; gain = 0.000 ; free physical = 13793 ; free virtual = 75421
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:29 ; elapsed = 00:01:15 . Memory (MB): peak = 4010.324 ; gain = 1407.133 ; free physical = 14598 ; free virtual = 76226
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pcie_us_axil_master'
INFO: [Synth 8-802] inferred FSM for state register 'tlp_state_reg_reg' in module 'dma_if_pcie_us_wr'
INFO: [Synth 8-802] inferred FSM for state register 'icap_state_reg' in module 'fpga'
INFO: [Synth 8-6904] The RAM "dma_if_mux_rd:/genblk1[0].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_rd:/genblk1[1].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_rd:/genblk1[2].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_rd:/genblk1[3].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_rd:/genblk1[4].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_rd:/genblk1[5].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_rd:/genblk1[6].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_rd:/genblk1[7].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_wr:/genblk1[0].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_wr:/genblk1[1].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_wr:/genblk1[2].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_wr:/genblk1[3].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_wr:/genblk1[4].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_wr:/genblk1[5].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_wr:/genblk1[6].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_mux_wr:/genblk1[7].fifo_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_async_fifo__xdcDup__1:/mem_reg" of size (depth=32 x width=80) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo:/mem_reg" of size (depth=32 x width=80) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "axis_async_fifo__parameterized1__xdcDup__1:/mem_reg"
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized0:/mem_reg" of size (depth=256 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"axis_fifo__parameterized1:/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "axis_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "axis_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-6904] The RAM "tx_scheduler_rr:/finish_fifo_tag_reg" of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_rr:/op_table_queue_reg" of size (depth=32 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_rr:/op_table_is_head_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_rr:/op_table_next_index_reg" of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_rr:/op_table_prev_index_reg" of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_rr:/finish_fifo_status_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6793] RAM ("tx_scheduler_rr:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-6793] RAM ("tx_scheduler_rr:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
WARNING: [Synth 8-6841] Block RAM (queue_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-6793] RAM ("tx_scheduler_rr:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"tx_scheduler_rr:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "tx_scheduler_rr:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("tx_scheduler_rr:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"tx_scheduler_rr:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "tx_scheduler_rr:/queue_ram_reg"
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized2:/mem_reg" of size (depth=32 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized3:/mem_reg" of size (depth=32 x width=578) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized4:/mem_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized5:/mem_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized6:/mem_reg" of size (depth=32 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized8:/mem_reg" of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_engine:/desc_table_read_count_start_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_engine:/desc_table_len_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_engine:/desc_table_buf_ptr_reg" of size (depth=32 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_engine:/desc_table_read_commit_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_engine:/desc_table_tag_reg" of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_engine:/desc_table_cpl_queue_reg" of size (depth=32 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_engine:/desc_table_queue_reg" of size (depth=32 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_engine:/desc_table_ptp_ts_reg" of size (depth=32 x width=96) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_engine:/desc_table_csum_enable_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_engine:/desc_table_csum_start_reg" of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_engine:/desc_table_csum_offset_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rx_engine:/desc_table_dma_len_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rx_engine:/desc_table_buf_ptr_reg" of size (depth=32 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rx_engine:/desc_table_tag_reg" of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rx_engine:/desc_table_queue_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rx_engine:/desc_table_cpl_queue_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rx_engine:/desc_table_ptp_ts_reg" of size (depth=32 x width=96) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rx_engine:/desc_table_csum_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rx_engine:/desc_table_hash_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rx_engine:/desc_table_hash_type_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[0].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[0].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[0].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"dma_psdpram:/genblk1[0].mem_reg_reg"'.
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[1].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[1].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[1].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"dma_psdpram:/genblk1[1].mem_reg_reg"'.
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[2].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[2].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[2].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"dma_psdpram:/genblk1[2].mem_reg_reg"'.
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[3].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[3].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[3].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"dma_psdpram:/genblk1[3].mem_reg_reg"'.
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[4].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[4].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[4].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"dma_psdpram:/genblk1[4].mem_reg_reg"'.
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[5].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[5].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[5].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"dma_psdpram:/genblk1[5].mem_reg_reg"'.
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[6].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[6].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[6].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"dma_psdpram:/genblk1[6].mem_reg_reg"'.
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[7].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[7].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("dma_psdpram:/genblk1[7].mem_reg_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"dma_psdpram:/genblk1[7].mem_reg_reg"'.
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_len_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_tag_reg" of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_id_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_dest_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_user_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cpl_queue_manager:/op_table_queue_ptr_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cpl_queue_manager:/op_table_queue_reg" of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "queue_manager:/op_table_queue_ptr_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
WARNING: [Synth 8-6841] Block RAM (queue_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"queue_manager:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6904] The RAM "queue_manager:/op_table_queue_reg" of size (depth=32 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cpl_queue_manager__parameterized0:/op_table_queue_ptr_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
WARNING: [Synth 8-6841] Block RAM (queue_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6904] The RAM "cpl_queue_manager__parameterized0:/op_table_queue_reg" of size (depth=32 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "queue_manager__parameterized0:/op_table_queue_ptr_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "queue_manager__parameterized0:/op_table_queue_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cpl_queue_manager__parameterized1:/op_table_queue_ptr_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cpl_queue_manager__parameterized1:/op_table_queue_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "desc_fetch:/desc_table_sel_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "desc_fetch:/desc_table_queue_op_tag_reg" of size (depth=32 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "desc_fetch:/desc_table_log_desc_block_size_reg" of size (depth=32 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "desc_fetch:/desc_table_tag_reg" of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink__parameterized0:/status_fifo_len_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink__parameterized0:/status_fifo_tag_reg" of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink__parameterized0:/status_fifo_id_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink__parameterized0:/status_fifo_dest_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink__parameterized0:/status_fifo_user_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cpl_write:/desc_table_sel_reg" of size (depth=32 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cpl_write:/desc_table_tag_reg" of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cpl_write:/desc_table_queue_op_tag_reg" of size (depth=32 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized10:/mem_reg" of size (depth=16 x width=37) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_async_fifo:/mem_reg" of size (depth=32 x width=80) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"axis_async_fifo__parameterized1:/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axis_async_fifo__parameterized1:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "axis_async_fifo__parameterized1:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                            00001 |                              000
              STATE_READ |                            00010 |                              010
          STATE_WAIT_END |                            00100 |                              101
             STATE_CPL_1 |                            01000 |                              110
           STATE_WRITE_2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'pcie_us_axil_master'
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/pcie_tag_table_active_b_reg" of size (depth=64 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/status_fifo_finish_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/pcie_tag_table_op_tag_reg" of size (depth=64 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/status_fifo_op_tag_reg" of size (depth=32 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/op_table_read_commit_reg" of size (depth=64 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/op_tag_fifo_mem_reg" of size (depth=64 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/op_table_read_count_finish_reg" of size (depth=64 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/op_table_read_init_b_reg" of size (depth=64 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/op_table_read_init_a_reg" of size (depth=64 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/op_table_read_count_start_reg" of size (depth=64 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/pcie_tag_fifo_1_mem_reg" of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/pcie_tag_fifo_2_mem_reg" of size (depth=32 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/pcie_tag_table_active_a_reg" of size (depth=64 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/pcie_tag_table_ram_addr_reg" of size (depth=64 x width=19) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/status_fifo_mask_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/op_table_tag_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_rd:/pcie_tag_table_ram_sel_reg" of size (depth=64 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr:/mask_fifo_mask_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr:/op_table_cycle_count_reg" of size (depth=16 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_if_pcie_us_wr:/op_table_offset_reg" of size (depth=16 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          TLP_STATE_IDLE |                               00 |                               00
        TLP_STATE_HEADER |                               01 |                               01
      TLP_STATE_TRANSFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlp_state_reg_reg' using encoding 'sequential' in module 'dma_if_pcie_us_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                           000001 |                              000
                 iSTATE4 |                           000010 |                              001
                  iSTATE |                           000100 |                              010
                 iSTATE0 |                           001000 |                              011
                 iSTATE1 |                           010000 |                              100
                 iSTATE2 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icap_state_reg' using encoding 'one-hot' in module 'fpga'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:54 ; elapsed = 00:01:41 . Memory (MB): peak = 4010.324 ; gain = 1407.133 ; free physical = 11434 ; free virtual = 73073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   80 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 17    
	   2 Input   63 Bit       Adders := 4     
	   3 Input   63 Bit       Adders := 1     
	   2 Input   62 Bit       Adders := 3     
	   2 Input   52 Bit       Adders := 1     
	   2 Input   48 Bit       Adders := 4     
	   3 Input   48 Bit       Adders := 4     
	   2 Input   47 Bit       Adders := 24    
	   3 Input   47 Bit       Adders := 4     
	   2 Input   46 Bit       Adders := 12    
	   2 Input   38 Bit       Adders := 8     
	   2 Input   37 Bit       Adders := 13    
	   2 Input   32 Bit       Adders := 18    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   22 Bit       Adders := 12    
	   2 Input   21 Bit       Adders := 8     
	   2 Input   20 Bit       Adders := 12    
	   2 Input   19 Bit       Adders := 35    
	   3 Input   19 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 33    
	   3 Input   18 Bit       Adders := 13    
	   2 Input   17 Bit       Adders := 72    
	   2 Input   16 Bit       Adders := 27    
	   3 Input   16 Bit       Adders := 19    
	   3 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 8     
	   2 Input   13 Bit       Adders := 5     
	   3 Input   13 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 9     
	   2 Input   11 Bit       Adders := 7     
	   2 Input   10 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 35    
	   3 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 28    
	   2 Input    6 Bit       Adders := 489   
	   3 Input    6 Bit       Adders := 75    
	   5 Input    6 Bit       Adders := 2     
	   5 Input    5 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 80    
	   3 Input    5 Bit       Adders := 9     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 10    
	   4 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 36    
+---XORs : 
	   2 Input     81 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 239   
	   2 Input     14 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 10    
	   2 Input     10 Bit         XORs := 10    
	   2 Input      9 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 79    
	   2 Input      5 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 48    
+---Registers : 
	              658 Bit    Registers := 4     
	              578 Bit    Registers := 12    
	              512 Bit    Registers := 51    
	              288 Bit    Registers := 2     
	              256 Bit    Registers := 14    
	              161 Bit    Registers := 2     
	              150 Bit    Registers := 8     
	              137 Bit    Registers := 5     
	              128 Bit    Registers := 283   
	               96 Bit    Registers := 7     
	               81 Bit    Registers := 10    
	               80 Bit    Registers := 24    
	               64 Bit    Registers := 60    
	               48 Bit    Registers := 17    
	               37 Bit    Registers := 8     
	               36 Bit    Registers := 8     
	               32 Bit    Registers := 140   
	               31 Bit    Registers := 9     
	               30 Bit    Registers := 22    
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 53    
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 244   
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 18    
	               13 Bit    Registers := 70    
	               12 Bit    Registers := 155   
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 23    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 113   
	                7 Bit    Registers := 92    
	                6 Bit    Registers := 452   
	                5 Bit    Registers := 154   
	                4 Bit    Registers := 117   
	                3 Bit    Registers := 108   
	                2 Bit    Registers := 353   
	                1 Bit    Registers := 1462  
+---RAMs : 
	            1316K Bit	(2048 X 658 bit)          RAMs := 2     
	            1024K Bit	(8192 X 128 bit)          RAMs := 4     
	             289K Bit	(512 X 578 bit)          RAMs := 2     
	             144K Bit	(256 X 578 bit)          RAMs := 2     
	             128K Bit	(1024 X 128 bit)          RAMs := 32    
	             128K Bit	(8192 X 16 bit)          RAMs := 2     
	             104K Bit	(8192 X 13 bit)          RAMs := 2     
	              32K Bit	(256 X 128 bit)          RAMs := 4     
	              18K Bit	(32 X 578 bit)          RAMs := 2     
	              18K Bit	(128 X 150 bit)          RAMs := 4     
	               4K Bit	(32 X 128 bit)          RAMs := 34    
	               3K Bit	(32 X 96 bit)          RAMs := 4     
	               3K Bit	(256 X 13 bit)          RAMs := 2     
	               2K Bit	(32 X 80 bit)          RAMs := 4     
	               1K Bit	(64 X 25 bit)          RAMs := 2     
	             1024 Bit	(32 X 32 bit)          RAMs := 2     
	               1K Bit	(32 X 36 bit)          RAMs := 2     
	               1K Bit	(64 X 19 bit)          RAMs := 1     
	             1024 Bit	(64 X 16 bit)          RAMs := 1     
	             1024 Bit	(16 X 64 bit)          RAMs := 1     
	              592 Bit	(16 X 37 bit)          RAMs := 4     
	              576 Bit	(32 X 18 bit)          RAMs := 4     
	              544 Bit	(32 X 17 bit)          RAMs := 2     
	              512 Bit	(32 X 16 bit)          RAMs := 20    
	              448 Bit	(64 X 7 bit)          RAMs := 2     
	              416 Bit	(32 X 13 bit)          RAMs := 10    
	              384 Bit	(64 X 6 bit)          RAMs := 2     
	              256 Bit	(32 X 8 bit)          RAMs := 24    
	              256 Bit	(16 X 16 bit)          RAMs := 1     
	              224 Bit	(32 X 7 bit)          RAMs := 10    
	              192 Bit	(32 X 6 bit)          RAMs := 6     
	              192 Bit	(64 X 3 bit)          RAMs := 1     
	              192 Bit	(16 X 12 bit)          RAMs := 1     
	              160 Bit	(32 X 5 bit)          RAMs := 13    
	              160 Bit	(16 X 10 bit)          RAMs := 1     
	              128 Bit	(32 X 4 bit)          RAMs := 4     
	              112 Bit	(16 X 7 bit)          RAMs := 2     
	               64 Bit	(32 X 2 bit)          RAMs := 4     
	               64 Bit	(64 X 1 bit)          RAMs := 5     
	               32 Bit	(32 X 1 bit)          RAMs := 63    
	               16 Bit	(16 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 26    
	   4 Input  512 Bit        Muxes := 1     
	   5 Input  512 Bit        Muxes := 1     
	   2 Input  288 Bit        Muxes := 10    
	   2 Input  256 Bit        Muxes := 8     
	   4 Input  256 Bit        Muxes := 4     
	   2 Input  161 Bit        Muxes := 1     
	   2 Input  137 Bit        Muxes := 3     
	   4 Input  137 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 2313  
	   2 Input   96 Bit        Muxes := 14    
	   4 Input   96 Bit        Muxes := 4     
	  16 Input   96 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 5     
	  19 Input   80 Bit        Muxes := 8     
	   2 Input   80 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 41    
	   4 Input   64 Bit        Muxes := 8     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 5     
	   2 Input   37 Bit        Muxes := 13    
	   2 Input   36 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 364   
	   8 Input   32 Bit        Muxes := 6     
	  24 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 1     
	  32 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 14    
	   2 Input   30 Bit        Muxes := 28    
	   2 Input   24 Bit        Muxes := 3     
	   2 Input   23 Bit        Muxes := 4     
	  16 Input   23 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 22    
	   4 Input   19 Bit        Muxes := 6     
	   2 Input   18 Bit        Muxes := 12    
	   2 Input   17 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 299   
	   4 Input   16 Bit        Muxes := 6     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 6     
	   2 Input   14 Bit        Muxes := 6     
	   3 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 27    
	   7 Input   13 Bit        Muxes := 2     
	   4 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 96    
	   2 Input   11 Bit        Muxes := 10    
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 26    
	   3 Input   10 Bit        Muxes := 3     
	   4 Input   10 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 571   
	   4 Input    8 Bit        Muxes := 22    
	   8 Input    8 Bit        Muxes := 10    
	   3 Input    8 Bit        Muxes := 11    
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 56    
	  65 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 7     
	   3 Input    7 Bit        Muxes := 8     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 17    
	  33 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 6     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 29    
	  27 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 4     
	  24 Input    5 Bit        Muxes := 1     
	  38 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 72    
	   4 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 74    
	   3 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 565   
	   8 Input    2 Bit        Muxes := 27    
	   6 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1525  
	  15 Input    1 Bit        Muxes := 71    
	   3 Input    1 Bit        Muxes := 35    
	   4 Input    1 Bit        Muxes := 78    
	   8 Input    1 Bit        Muxes := 74    
	   5 Input    1 Bit        Muxes := 18    
	   7 Input    1 Bit        Muxes := 20    
	  11 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 2     
	  38 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM ("core_insti_16/\iface[0].mac[0].mac_tx_fifo_inst /mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_if_mux_wr_inst/\arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_if_mux_rd_inst/\arb_inst/mask_reg_reg[0] )
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[7] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[6] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[5] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[4] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[3] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[2] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[1] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[0] driven by constant 1
WARNING: [Synth 8-7129] Port wr_cmd_addr[95] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[94] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[83] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[82] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[71] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[70] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[59] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[58] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[47] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[46] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[35] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[34] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[23] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[22] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[11] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[10] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[95] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[94] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[83] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[82] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[71] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[70] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[59] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[58] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[47] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[46] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[35] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[34] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[23] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[22] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[11] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[10] in module dma_psdpram is either unconnected or has no load
RAM ("dma_psdpram/genblk1[0].mem_reg_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[1].mem_reg_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[2].mem_reg_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[3].mem_reg_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[4].mem_reg_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[5].mem_reg_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[6].mem_reg_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[7].mem_reg_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-4471] merging register 'csum_offset_reg_reg[7:0]' into 'csum_offset_reg_reg[7:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/tx_checksum.v:465]
INFO: [Synth 8-4471] merging register 'csum_offset_reg_reg[7:0]' into 'csum_offset_reg_reg[7:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/rtl/common/tx_checksum.v:465]
WARNING: [Synth 8-7129] Port s_axis_desc_req_status_queue[7] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_req_status_queue[6] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_req_status_queue[5] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_req_status_queue[4] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_req_status_queue[3] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_req_status_queue[2] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_req_status_queue[1] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_req_status_queue[0] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[31] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[30] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[29] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[28] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[27] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[26] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[25] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[24] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[23] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[22] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[21] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[20] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[19] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[18] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[17] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[16] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[15] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[14] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[13] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[12] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[11] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[10] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[9] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[8] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[7] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[6] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[5] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[4] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[3] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[2] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[1] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tdata[0] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[15] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[14] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[13] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[12] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[11] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[10] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[9] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[8] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[7] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[6] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[5] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[4] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[3] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[2] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[1] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tkeep[0] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_desc_tuser in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cpl_req_status_full in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cpl_req_status_error in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_dma_write_desc_status_tag[13] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_dma_write_desc_status_tag[12] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_dma_write_desc_status_tag[11] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_dma_write_desc_status_tag[10] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_dma_write_desc_status_tag[9] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_dma_write_desc_status_tag[8] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_dma_write_desc_status_tag[7] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_dma_write_desc_status_tag[6] in module rx_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_dma_write_desc_status_tag[5] in module rx_engine is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("tx_checksum_inst/data_fifo/mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3886] merging instance 'dma_client_axis_source_inst/axis_cmd_addr_reg_reg[0]' (FDE) to 'dma_client_axis_source_inst/axis_cmd_addr_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dma_client_axis_source_inst/axis_cmd_addr_reg_reg[1]' (FDE) to 'dma_client_axis_source_inst/axis_cmd_addr_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dma_client_axis_source_inst/axis_cmd_addr_reg_reg[2]' (FDE) to 'dma_client_axis_source_inst/axis_cmd_addr_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dma_client_axis_source_inst/axis_cmd_addr_reg_reg[3]' (FDE) to 'dma_client_axis_source_inst/axis_cmd_addr_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dma_client_axis_source_inst/axis_cmd_addr_reg_reg[4]' (FDE) to 'dma_client_axis_source_inst/axis_cmd_addr_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_client_axis_source_inst/\axis_cmd_addr_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/buf_rd_ptr_reg_reg[0]' (FDRE) to 'rx_engine_inst/buf_rd_ptr_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/buf_wr_ptr_reg_reg[0]' (FDRE) to 'rx_engine_inst/buf_wr_ptr_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/buf_wr_ptr_reg_reg[1]' (FDRE) to 'rx_engine_inst/buf_wr_ptr_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/buf_rd_ptr_reg_reg[1]' (FDRE) to 'rx_engine_inst/buf_rd_ptr_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/buf_wr_ptr_reg_reg[2]' (FDRE) to 'rx_engine_inst/buf_wr_ptr_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/buf_rd_ptr_reg_reg[2]' (FDRE) to 'rx_engine_inst/buf_rd_ptr_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/buf_wr_ptr_reg_reg[3]' (FDRE) to 'rx_engine_inst/buf_wr_ptr_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/buf_rd_ptr_reg_reg[3]' (FDRE) to 'rx_engine_inst/buf_rd_ptr_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/buf_wr_ptr_reg_reg[4]' (FDRE) to 'rx_engine_inst/buf_wr_ptr_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/buf_rd_ptr_reg_reg[4]' (FDRE) to 'rx_engine_inst/buf_rd_ptr_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/buf_wr_ptr_reg_reg[5]' (FDRE) to 'rx_engine_inst/buf_wr_ptr_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/buf_rd_ptr_reg_reg[5]' (FDRE) to 'rx_engine_inst/buf_rd_ptr_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_engine_inst/\buf_wr_ptr_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_engine_inst/\buf_rd_ptr_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'dma_client_axis_source_inst/read_ram_mask_reg_reg[0]' (FDE) to 'dma_client_axis_source_inst/read_ram_mask_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'dma_client_axis_source_inst/read_ram_mask_reg_reg[1]' (FDE) to 'dma_client_axis_source_inst/read_ram_mask_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'dma_client_axis_source_inst/read_ram_mask_reg_reg[2]' (FDE) to 'dma_client_axis_source_inst/read_ram_mask_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dma_client_axis_source_inst/read_ram_mask_reg_reg[4]' (FDE) to 'dma_client_axis_source_inst/read_ram_mask_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dma_client_axis_source_inst/read_ram_mask_reg_reg[5]' (FDE) to 'dma_client_axis_source_inst/read_ram_mask_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dma_client_axis_source_inst/read_ram_mask_reg_reg[6]' (FDE) to 'dma_client_axis_source_inst/read_ram_mask_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpl_op_mux_inst/arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[8]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[9]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[10]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[11]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[12]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[13]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[14]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[15]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[48]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[48]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[49]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[49]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[50]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[50]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[51]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[51]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[52]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[52]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[53]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[54]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[54]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[55]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[55]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[56]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[56]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[57]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[58]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[58]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[59]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[60]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[60]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[61]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[61]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[62]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[62]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[63]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[63]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[164]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[164]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[165]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[165]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[166]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[166]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[167]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[167]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[168]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[168]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[169]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[169]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[170]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[170]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[171]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[171]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[172]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[172]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[173]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[173]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[174]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[174]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[175]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[175]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[176]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[176]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[177]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[177]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[178]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[178]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[179]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[179]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[180]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[180]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[181]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[181]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[182]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[182]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[183]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[183]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[184]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[184]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[185]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[185]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[186]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[186]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[187]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[187]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[188]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[188]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[189]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[189]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[190]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[190]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[191]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[191]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[192]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[192]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[193]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[193]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[194]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[194]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[195]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[195]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[196]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[196]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[197]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[197]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[198]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[198]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[199]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[199]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[200]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[200]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[201]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[201]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[202]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[202]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[203]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[203]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[204]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[204]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[205]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[205]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[206]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[206]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[207]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[207]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[208]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[208]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[209]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[209]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[210]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[210]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[211]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[211]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[212]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[212]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[213]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[213]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[214]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[214]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[215]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[215]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[216]'
INFO: [Synth 8-3886] merging instance 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[216]' (FDRE) to 'rx_engine_inst/m_axis_cpl_req_data_reg_reg[217]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_engine_inst/\m_axis_cpl_req_data_reg_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_engine_inst/\m_axis_rx_desc_len_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_engine_inst/\m_axis_rx_desc_addr_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_hash_inst/\hash_data_type_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_hash_inst/\hash_part_type_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_hash_inst/\hash_part_type_reg_reg[1] )
INFO: [Synth 8-5546] ROM "rx_mtu_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rss_mask_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_mtu_reg" won't be mapped to RAM because it is too sparse
RAM ("mqnic_port__GCB2/tx_desc_fifo/mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
RAM ("mqnic_port__GCB2/rx_desc_fifo/mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7124] RAM ("tx_scheduler_inst/rr_fifo/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"tx_scheduler_inst/rr_fifo/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "tx_scheduler_inst/rr_fifo/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "tx_scheduler_inst/rr_fifo/mem_reg"
INFO: [Synth 8-7124] RAM ("tx_scheduler_inst/queue_ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
WARNING: [Synth 8-6841] Block RAM (queue_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-7124] RAM ("tx_scheduler_inst/queue_ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"tx_scheduler_inst/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "tx_scheduler_inst/queue_ram_reg"
INFO: [Synth 8-7124] RAM ("tx_scheduler_inst/queue_ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"tx_scheduler_inst/queue_ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "tx_scheduler_inst/queue_ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM op_table_prev_index_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM op_table_prev_index_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM op_table_next_index_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM op_table_next_index_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM op_table_is_head_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM op_table_is_head_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM op_table_prev_index_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM op_table_next_index_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM op_table_is_head_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance tx_engine_inst/i_53/desc_table_ptp_ts_reg_0_31_0_13 from module tx_engine due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module tx_engine due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_scheduler_inst/\m_axis_tx_req_tag_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_scheduler_inst/\op_ctrl_pipe_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_engine_inst/\buf_rd_ptr_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_interconnect_inst/arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_engine_inst/\buf_wr_ptr_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc_op_mux_inst/arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_scheduler_inst/\s_axil_rdata_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_engine_inst/m_axis_tx_desc_user_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_engine_inst/\m_axis_cpl_req_data_reg_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_scheduler_inst/\op_ctrl_pipe_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_scheduler_inst/\op_ctrl_pipe_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_engine_inst/i_6/\m_axis_tx_desc_addr_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_scheduler_inst/\op_ctrl_pipe_reg_reg[3] )
WARNING: [Synth 8-3917] design dma_psdpram__parameterized0 has port wr_cmd_ready[7] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram__parameterized0 has port wr_cmd_ready[6] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram__parameterized0 has port wr_cmd_ready[5] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram__parameterized0 has port wr_cmd_ready[4] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram__parameterized0 has port wr_cmd_ready[3] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram__parameterized0 has port wr_cmd_ready[2] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram__parameterized0 has port wr_cmd_ready[1] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram__parameterized0 has port wr_cmd_ready[0] driven by constant 1
RAM ("dma_psdpram/genblk1[0].mem_reg_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[1].mem_reg_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[2].mem_reg_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[3].mem_reg_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[4].mem_reg_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[5].mem_reg_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[6].mem_reg_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram/genblk1[7].mem_reg_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("event_queue_manager_inst/queue_ram_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6794] RAM ("tx_queue_manager_inst/queue_ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("tx_queue_manager_inst/queue_ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"tx_queue_manager_inst/queue_ram_reg"'.
RAM ("rx_queue_manager_inst/queue_ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6794] RAM ("tx_queue_manager_inst/queue_ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("tx_queue_manager_inst/queue_ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"tx_queue_manager_inst/queue_ram_reg"'.
INFO: [Synth 8-6776] UltraRAM "tx_queue_manager_inst/queue_ram_reg": Pipeline stages found = 2; Recommended pipeline stages =1, Maximum pipeline stages = 3
INFO: [Synth 8-5814] Pipeline result for URAM ("tx_queue_manager_inst/queue_ram_reg"): Matrix size= (1 cols x 2 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_interconnect_inst/arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpl_op_mux_inst/arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_queue_manager_inst/\m_axis_dequeue_resp_op_tag_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_queue_manager_inst/\m_axis_dequeue_resp_op_tag_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_queue_manager_inst/\m_axis_enqueue_resp_op_tag_reg_reg[5] )
INFO: [Synth 8-5546] ROM "axil_ctrl_rdata_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design mqnic_interface__GCBM1 has port m_axil_rdata[31] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCBM1 has port m_axil_rdata[30] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCBM1 has port m_axil_rdata[29] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCBM1 has port m_axil_rdata[28] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCBM1 has port m_axil_rdata[27] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCBM1 has port m_axil_rdata[26] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCBM1 has port m_axil_rdata[25] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCBM1 has port m_axil_rdata[24] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCBM1 has port m_axil_rdata[23] driven by constant 0
RAM ("rx_cpl_queue_manager_inst/queue_ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6794] RAM ("tx_cpl_queue_manager_inst/queue_ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("tx_cpl_queue_manager_inst/queue_ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"tx_cpl_queue_manager_inst/queue_ram_reg"'.
INFO: [Synth 8-6794] RAM ("tx_cpl_queue_manager_inst/queue_ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("tx_cpl_queue_manager_inst/queue_ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"tx_cpl_queue_manager_inst/queue_ram_reg"'.
INFO: [Synth 8-6776] UltraRAM "tx_cpl_queue_manager_inst/queue_ram_reg": Pipeline stages found = 2; Recommended pipeline stages =1, Maximum pipeline stages = 3
INFO: [Synth 8-5814] Pipeline result for URAM ("tx_cpl_queue_manager_inst/queue_ram_reg"): Matrix size= (1 cols x 2 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rx_event_fifo/m_axis_pipe_reg_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\tx_event_fifo/m_axis_pipe_reg_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\event_mux_inst/arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_ctrl_rdata_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_ctrl_bresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_cpl_queue_manager_inst/\m_axis_enqueue_resp_op_tag_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_cpl_queue_manager_inst/\m_axis_enqueue_resp_op_tag_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_event_fifo/m_axis_pipe_reg_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_event_fifo/m_axis_pipe_reg_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\event_mux_inst/temp_m_axis_event_source_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\event_mux_inst/m_axis_event_source_reg_reg[15] )
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[511] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[510] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[509] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[508] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[507] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[506] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[505] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[504] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[503] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[502] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[501] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[500] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[499] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[498] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[497] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[496] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[495] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[494] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[493] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[492] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[491] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[490] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[489] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[488] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[487] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[486] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[485] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[484] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[483] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[482] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[481] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[480] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[479] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[478] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[477] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[476] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[475] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[474] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[473] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[472] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[471] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[470] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[469] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[468] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[467] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[466] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[465] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[464] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[463] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[462] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[461] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[460] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[459] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[458] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[457] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[456] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[455] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[454] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[453] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[452] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[451] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[450] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[449] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[448] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[447] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[446] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[445] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[444] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[443] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[442] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[441] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[440] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[439] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[438] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_us_rd has port m_axis_rq_tdata[437] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_op_tag_reg0_reg was removed.  [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_rd.v:1326]
RAM Pipeline Warning: Read Address Register Found For RAM op_table_read_commit_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM op_table_read_commit_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM op_table_read_commit_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temp_m_axis_rq_tkeep_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_read_request_size_dw_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_read_request_size_dw_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_read_request_size_dw_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_read_request_size_dw_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_read_request_size_dw_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temp_m_axis_rq_tdata_reg_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_axis_rq_tkeep_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_axis_rq_tdata_reg_reg[127] )
INFO: [Synth 8-4471] merging register 'offset_reg_reg[6:0]' into 'offset_reg_reg[6:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/dma_if_pcie_us_wr.v:1179]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_payload_size_dw_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_payload_size_dw_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_payload_size_dw_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_payload_size_dw_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_payload_size_dw_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tlp_header_data_reg_reg[127] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\iface[0].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"\iface[1].mac[0].mac_rx_fifo_inst/mem_reg "'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[1].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[1].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[1].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[1].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[1].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[1].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[1].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\iface[1].mac[0].mac_rx_fifo_inst/mem_reg "
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\iface[1].mac[0].mac_rx_fifo_inst/mem_reg "
RAM ("\iface[1].mac[0].mac_tx_fifo_inst/mem_reg ") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axil_master_inst/\status_reg_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axil_master_inst/\temp_m_axis_cc_tdata_reg_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axil_master_inst/\m_axil_addr_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axil_master_inst/\temp_m_axis_cc_tdata_reg_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axil_master_inst/\m_axis_cc_tdata_reg_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_axil_master_inst/\m_axis_cc_tdata_reg_reg[44] )
INFO: [Synth 8-4471] merging register 'qsfp1.ptp.rx_ptp_cdc/sample_acc_reg_reg[4:0]' into 'qsfp1.ptp.rx_ptp_cdc/sample_acc_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:291]
INFO: [Synth 8-4471] merging register 'qsfp1.ptp.rx_ptp_cdc/sample_acc_reg_reg[4:0]' into 'qsfp1.ptp.rx_ptp_cdc/sample_acc_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:291]
INFO: [Synth 8-4471] merging register 'qsfp1.ptp.rx_ptp_cdc/sample_acc_reg_reg[4:0]' into 'qsfp1.ptp.rx_ptp_cdc/sample_acc_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:291]
INFO: [Synth 8-4471] merging register 'qsfp1.ptp.tx_ptp_cdc/sample_acc_reg_reg[4:0]' into 'qsfp1.ptp.tx_ptp_cdc/sample_acc_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:291]
INFO: [Synth 8-4471] merging register 'qsfp1.ptp.tx_ptp_cdc/sample_acc_reg_reg[4:0]' into 'qsfp1.ptp.tx_ptp_cdc/sample_acc_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:291]
INFO: [Synth 8-4471] merging register 'qsfp1.ptp.tx_ptp_cdc/sample_acc_reg_reg[4:0]' into 'qsfp1.ptp.tx_ptp_cdc/sample_acc_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:291]
INFO: [Synth 8-4471] merging register 'qsfp0.ptp.rx_ptp_cdc/sample_acc_reg_reg[4:0]' into 'qsfp0.ptp.rx_ptp_cdc/sample_acc_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:291]
INFO: [Synth 8-4471] merging register 'qsfp0.ptp.rx_ptp_cdc/sample_acc_reg_reg[4:0]' into 'qsfp0.ptp.rx_ptp_cdc/sample_acc_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:291]
INFO: [Synth 8-4471] merging register 'qsfp0.ptp.rx_ptp_cdc/sample_acc_reg_reg[4:0]' into 'qsfp0.ptp.rx_ptp_cdc/sample_acc_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:291]
INFO: [Synth 8-4471] merging register 'qsfp1.ptp.rx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' into 'qsfp1.ptp.rx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:299]
INFO: [Synth 8-4471] merging register 'qsfp1.ptp.rx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' into 'qsfp1.ptp.rx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:299]
INFO: [Synth 8-4471] merging register 'qsfp1.ptp.rx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' into 'qsfp1.ptp.rx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:299]
INFO: [Synth 8-4471] merging register 'qsfp1.ptp.tx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' into 'qsfp1.ptp.tx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:299]
INFO: [Synth 8-4471] merging register 'qsfp1.ptp.tx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' into 'qsfp1.ptp.tx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:299]
INFO: [Synth 8-4471] merging register 'qsfp1.ptp.tx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' into 'qsfp1.ptp.tx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:299]
INFO: [Synth 8-4471] merging register 'qsfp0.ptp.rx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' into 'qsfp0.ptp.rx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:299]
INFO: [Synth 8-4471] merging register 'qsfp0.ptp.rx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' into 'qsfp0.ptp.rx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:299]
INFO: [Synth 8-4471] merging register 'qsfp0.ptp.rx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' into 'qsfp0.ptp.rx_ptp_cdc/sample_acc_sync_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:299]
INFO: [Synth 8-4471] merging register 'func_cnt_reg_reg[7:0]' into 'func_cnt_reg_reg[7:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/pcie/rtl/pcie_us_cfg.v:151]
INFO: [Synth 8-4471] merging register 'sample_acc_reg_reg[4:0]' into 'sample_acc_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:291]
INFO: [Synth 8-4471] merging register 'sample_acc_reg_reg[4:0]' into 'sample_acc_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:291]
INFO: [Synth 8-4471] merging register 'sample_acc_reg_reg[4:0]' into 'sample_acc_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:291]
INFO: [Synth 8-4471] merging register 'sample_acc_sync_reg_reg[4:0]' into 'sample_acc_sync_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:299]
INFO: [Synth 8-4471] merging register 'sample_acc_sync_reg_reg[4:0]' into 'sample_acc_sync_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:299]
INFO: [Synth 8-4471] merging register 'sample_acc_sync_reg_reg[4:0]' into 'sample_acc_sync_reg_reg[4:0]' [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:299]
INFO: [Synth 8-5546] ROM "fpga_boot_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_ptp_ts_96_valid_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_ptp_period_valid_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_ptp_period_fns_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_ptp_offset_ns_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_ptp_offset_fns_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_ptp_offset_valid_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_ptp_ts_96_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_cfg_inst/cfg_mgmt_addr_reg_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:03:04 . Memory (MB): peak = 4010.324 ; gain = 1407.133 ; free physical = 8485 ; free virtual = 70216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Preliminary Mapping	Report (see note below)
+--------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name               | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|tx_queue_manager_inst     | queue_ram_reg | 8 K x 128              | W |   | 8 K x 128              |   | R | Port A and B     | 4       | 2x1          | 2                        | 2           | 
|tx_cpl_queue_manager_inst | queue_ram_reg | 8 K x 128              | W |   | 8 K x 128              |   | R | Port A and B     | 4       | 2x1          | 2                        | 2           | 
+--------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------+
|Module Name                                      | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                       | 
+-------------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------+
|dma_psdpram                                      | genblk1[0].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                      | genblk1[1].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                      | genblk1[2].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                      | genblk1[3].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                      | genblk1[4].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                      | genblk1[5].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                      | genblk1[6].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                      | genblk1[7].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|tx_checksum_inst/data_fifo                       | mem_reg                | 256 x 578(READ_FIRST)  | W |   | 256 x 578(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                                       | 
|mqnic_port__GCB2                                 | tx_desc_fifo/mem_reg   | 128 x 150(READ_FIRST)  | W |   | 128 x 150(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                                       | 
|mqnic_port__GCB2                                 | rx_desc_fifo/mem_reg   | 128 x 150(READ_FIRST)  | W |   | 128 x 150(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                                       | 
|tx_scheduler_inst                                | rr_fifo/mem_reg        | 8 K x 13(READ_FIRST)   | W |   | 8 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1                                   | 
|tx_scheduler_inst                                | queue_ram_reg          | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,2                                   | 
|dma_psdpram                                      | genblk1[0].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                      | genblk1[1].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                      | genblk1[2].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                      | genblk1[3].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                      | genblk1[4].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                      | genblk1[5].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                      | genblk1[6].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                      | genblk1[7].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|event_queue_manager_inst                         | queue_ram_reg          | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|rx_queue_manager_inst                            | queue_ram_reg          | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                                       | 
|rx_cpl_queue_manager_inst                        | queue_ram_reg          | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                                       | 
|\iface[0].mac[0].mac_rx_fifo_inst                | mem_reg                | 2 K x 658(NO_CHANGE)   | W |   | 2 K x 658(WRITE_FIRST) |   | R | Port A and B     | 0      | 37     | 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,1 | 
|\iface[1].mac[0].mac_rx_fifo_inst                | mem_reg                | 2 K x 658(NO_CHANGE)   | W |   | 2 K x 658(WRITE_FIRST) |   | R | Port A and B     | 0      | 37     | 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,1 | 
|\iface[1].mac[0].mac_tx_fifo_inst                | mem_reg                | 512 x 578(NO_CHANGE)   | W |   | 512 x 578(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                                       | 
|core_insti_16/\iface[0].mac[0].mac_tx_fifo_inst  | mem_reg                | 512 x 578(NO_CHANGE)   | W |   | 512 x 578(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                                       | 
+-------------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------+
|Module Name                          | RTL Object                                                    | Inference      | Size (Depth x Width) | Primitives                | 
+-------------------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------+
|dma_if_mux_rd_inst                   | genblk1[0].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[1].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[2].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[3].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[4].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[5].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[6].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[7].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[0].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[1].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[2].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[3].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[4].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[5].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[6].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[7].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[0].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[1].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[2].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[3].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[4].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[5].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[6].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[7].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|tx_checksum_inst/csum_fifo           | mem_reg                                                       | Implied        | 64 x 25              | RAM64M8 x 4	              | 
|dma_client_axis_source_inst          | out_fifo_tdata_reg                                            | User Attribute | 32 x 512             | RAM32M16 x 37	            | 
|dma_client_axis_source_inst          | out_fifo_tkeep_reg                                            | User Attribute | 32 x 64              | RAM32M16 x 5	             | 
|dma_client_axis_source_inst          | out_fifo_tlast_reg                                            | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|dma_client_axis_source_inst          | out_fifo_tuser_reg                                            | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|rx_engine_inst                       | desc_table_dma_len_reg                                        | Implied        | 32 x 16              | RAM32M16 x 6	             | 
|rx_engine_inst                       | desc_table_buf_ptr_reg                                        | Implied        | 32 x 18              | RAM32M16 x 4	             | 
|rx_engine_inst                       | desc_table_queue_reg                                          | Implied        | 32 x 8               | RAM32M16 x 2	             | 
|rx_engine_inst                       | desc_table_cpl_queue_reg                                      | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|rx_engine_inst                       | desc_table_queue_ptr_reg                                      | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|rx_engine_inst                       | desc_table_ptp_ts_reg                                         | Implied        | 32 x 64              | RAM32M16 x 5	             | 
|rx_engine_inst                       | desc_table_csum_reg                                           | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|rx_engine_inst                       | desc_table_hash_reg                                           | Implied        | 32 x 32              | RAM32M16 x 3	             | 
|rx_engine_inst                       | desc_table_hash_type_reg                                      | Implied        | 32 x 4               | RAM32M16 x 1	             | 
|mqnic_port__GCB1                     | rx_hash_data_fifo/mem_reg                                     | Implied        | 32 x 578             | RAM32M16 x 42	            | 
|tx_engine_inst                       | desc_table_read_count_finish_reg                              | Implied        | 32 x 4               | RAM32M16 x 2	             | 
|tx_engine_inst                       | desc_table_read_count_start_reg                               | Implied        | 32 x 4               | RAM32X1D x 4	             | 
|tx_engine_inst                       | desc_table_len_reg                                            | Implied        | 32 x 16              | RAM32M16 x 8	             | 
|tx_engine_inst                       | desc_table_buf_ptr_reg                                        | Implied        | 32 x 18              | RAM32M16 x 4	             | 
|tx_engine_inst                       | desc_table_read_commit_reg                                    | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|tx_engine_inst                       | desc_table_tag_reg                                            | Implied        | 32 x 7               | RAM32M16 x 2	             | 
|tx_engine_inst                       | desc_table_cpl_queue_reg                                      | Implied        | 32 x 13              | RAM32M16 x 1	             | 
|tx_engine_inst                       | desc_table_queue_reg                                          | Implied        | 32 x 13              | RAM32M16 x 1	             | 
|tx_engine_inst                       | desc_table_queue_ptr_reg                                      | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|tx_engine_inst                       | desc_table_ptp_ts_reg                                         | Implied        | 32 x 64              | RAM32M16 x 5	             | 
|tx_engine_inst                       | desc_table_csum_enable_reg                                    | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|tx_engine_inst                       | desc_table_csum_start_reg                                     | Implied        | 32 x 7               | RAM32M16 x 1	             | 
|tx_engine_inst                       | desc_table_csum_offset_reg                                    | Implied        | 32 x 7               | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | status_fifo_mask_reg                                          | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | status_fifo_last_reg                                          | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_client_axis_sink_inst            | status_fifo_len_reg                                           | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | status_fifo_tag_reg                                           | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | status_fifo_user_reg                                          | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_client_axis_sink_inst            | genblk1[0].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[1].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[2].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[3].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[4].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[5].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[6].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[7].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[0].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[1].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[2].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[3].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[4].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[5].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[6].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[7].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[0].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[1].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[2].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[3].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[4].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[5].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[6].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[7].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|tx_scheduler_inst                    | doorbell_fifo/mem_reg                                         | Implied        | 256 x 13             | RAM64M8 x 8	              | 
|tx_scheduler_inst                    | finish_fifo_tag_reg                                           | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|tx_scheduler_inst                    | op_table_queue_reg                                            | Implied        | 32 x 13              | RAM32M16 x 2	             | 
|tx_scheduler_inst                    | op_table_prev_index_reg                                       | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|tx_scheduler_inst                    | op_table_next_index_reg                                       | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|tx_scheduler_inst                    | op_table_is_head_reg                                          | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|tx_scheduler_inst                    | finish_fifo_status_reg                                        | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|mqnic_port__GCB2                     | tx_csum_fifo/mem_reg                                          | Implied        | 32 x 17              | RAM32M16 x 2	             | 
|mqnic_port__GCB2                     | rx_csum_fifo/mem_reg                                          | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|mqnic_port__GCB2                     | rx_req_fifo/mem_reg                                           | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|mqnic_port__GCB2                     | rx_hash_fifo/mem_reg                                          | Implied        | 32 x 36              | RAM32M16 x 3	             | 
|fpga                                 | dma_client_axis_source_inst/out_fifo_tdata_reg                | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_source_inst/out_fifo_tlast_reg                | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|fpga                                 | dma_client_axis_source_inst/out_fifo_tid_reg                  | User Attribute | 32 x 7               | RAM32M16 x 1	             | 
|fpga                                 | desc_table_sel_reg                                            | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|fpga                                 | desc_table_queue_op_tag_reg                                   | Implied        | 32 x 6               | RAM32M16 x 1	             | 
|fpga                                 | desc_table_log_desc_block_size_reg                            | Implied        | 32 x 2               | RAM32X1D x 2	             | 
|fpga                                 | desc_table_tag_reg                                            | Implied        | 32 x 7               | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/status_fifo_mask_reg                | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[0].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[1].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[2].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[3].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[4].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[5].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[6].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[7].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[0].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[1].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[2].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[3].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[4].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[5].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[6].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[7].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[0].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[1].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[2].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[3].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[4].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[5].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[6].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[7].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | desc_table_sel_reg                                            | Implied        | 32 x 2               | RAM32X1D x 2	             | 
|fpga                                 | desc_table_tag_reg                                            | Implied        | 32 x 7               | RAM32M16 x 1	             | 
|fpga                                 | desc_table_queue_op_tag_reg                                   | Implied        | 32 x 6               | RAM32M16 x 1	             | 
|event_queue_manager_inst             | op_table_queue_reg                                            | Implied        | 32 x 5               | RAM32M16 x 2	             | 
|event_queue_manager_inst             | op_table_queue_ptr_reg                                        | Implied        | 32 x 16              | RAM32M16 x 4	             | 
|tx_queue_manager_inst                | op_table_queue_reg                                            | Implied        | 32 x 13              | RAM32M16 x 2	             | 
|tx_queue_manager_inst                | op_table_queue_ptr_reg                                        | Implied        | 32 x 16              | RAM32M16 x 4	             | 
|rx_queue_manager_inst                | op_table_queue_reg                                            | Implied        | 32 x 8               | RAM32M16 x 2	             | 
|rx_queue_manager_inst                | op_table_queue_ptr_reg                                        | Implied        | 32 x 16              | RAM32M16 x 4	             | 
|rx_cpl_queue_manager_inst            | op_table_queue_reg                                            | Implied        | 32 x 8               | RAM32M16 x 2	             | 
|rx_cpl_queue_manager_inst            | op_table_queue_ptr_reg                                        | Implied        | 32 x 16              | RAM32M16 x 4	             | 
|tx_cpl_queue_manager_inst            | op_table_queue_reg                                            | Implied        | 32 x 13              | RAM32M16 x 2	             | 
|tx_cpl_queue_manager_inst            | op_table_queue_ptr_reg                                        | Implied        | 32 x 16              | RAM32M16 x 4	             | 
|mqnic_interface__GCBM1               | tx_event_fifo/mem_reg                                         | Implied        | 16 x 37              | RAM32M16 x 3	             | 
|mqnic_interface__GCBM1               | rx_event_fifo/mem_reg                                         | Implied        | 16 x 37              | RAM32M16 x 3	             | 
|dma_if_pcie_us_rd                    | pcie_tag_fifo_1_mem_reg                                       | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | pcie_tag_fifo_2_mem_reg                                       | Implied        | 32 x 6               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | pcie_tag_table_active_b_reg                                   | Implied        | 64 x 1               | RAM64X1D x 4	             | 
|dma_if_pcie_us_rd                    | pcie_tag_table_active_a_reg                                   | Implied        | 64 x 1               | RAM64X1D x 4	             | 
|dma_if_pcie_us_rd                    | status_fifo_finish_reg                                        | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_pcie_us_rd                    | pcie_tag_table_op_tag_reg                                     | Implied        | 64 x 6               | RAM64M8 x 2	              | 
|dma_if_pcie_us_rd                    | status_fifo_op_tag_reg                                        | Implied        | 32 x 6               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | op_tag_fifo_mem_reg                                           | Implied        | 64 x 6               | RAM64M8 x 1	              | 
|dma_if_pcie_us_rd                    | op_table_read_commit_reg                                      | Implied        | 64 x 1               | RAM64X1D x 1	             | 
|dma_if_pcie_us_rd                    | op_table_read_count_finish_reg                                | Implied        | 64 x 7               | RAM64M8 x 2	              | 
|dma_if_pcie_us_rd                    | op_table_read_init_b_reg                                      | Implied        | 64 x 1               | RAM64X1D x 2	             | 
|dma_if_pcie_us_rd                    | op_table_read_init_a_reg                                      | Implied        | 64 x 1               | RAM64X1D x 2	             | 
|dma_if_pcie_us_rd                    | op_table_read_count_start_reg                                 | Implied        | 64 x 7               | RAM64M8 x 2	              | 
|dma_if_pcie_us_rd                    | pcie_tag_table_ram_addr_reg                                   | Implied        | 64 x 19              | RAM64M8 x 6	              | 
|dma_if_pcie_us_rd                    | status_fifo_mask_reg                                          | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | op_table_tag_reg                                              | Implied        | 64 x 16              | RAM64X1D x 2	RAM64M8 x 2	 | 
|dma_if_pcie_us_rd                    | pcie_tag_table_ram_sel_reg                                    | Implied        | 64 x 3               | RAM64M8 x 2	              | 
|dma_if_pcie_us_rd                    | genblk1[0].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[1].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[2].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[3].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[4].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[5].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[6].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[7].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[0].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[1].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[2].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[3].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[4].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[5].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[6].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[7].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[0].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[1].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[2].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[3].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[4].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[5].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[6].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[7].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[0].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[1].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[2].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[3].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[4].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[5].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[6].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[7].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_wr                    | mask_fifo_mask_reg                                            | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|dma_if_pcie_us_wr                    | op_table_cycle_count_reg                                      | Implied        | 16 x 7               | RAM32M16 x 1	             | 
|dma_if_pcie_us_wr                    | op_table_offset_reg                                           | Implied        | 16 x 7               | RAM32M16 x 1	             | 
|dma_if_pcie_us_wr                    | op_table_pcie_addr_reg                                        | Implied        | 16 x 64              | RAM32M16 x 5	             | 
|dma_if_pcie_us_wr                    | op_table_dword_len_reg                                        | Implied        | 16 x 10              | RAM32M16 x 1	             | 
|dma_if_pcie_us_wr                    | op_table_len_reg                                              | Implied        | 16 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_wr                    | op_table_last_reg                                             | Implied        | 16 x 1               | RAM16X1D x 1	             | 
|dma_if_pcie_us_wr                    | op_table_tag_reg                                              | Implied        | 16 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_wr                    | out_fifo_tdata_reg                                            | User Attribute | 32 x 512             | RAM32M16 x 37	            | 
|dma_if_pcie_us_wr                    | out_fifo_tkeep_reg                                            | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_wr                    | out_fifo_tlast_reg                                            | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_pcie_us_wr                    | out_fifo_tuser_reg                                            | User Attribute | 32 x 137             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[0].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[1].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[2].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[3].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[4].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[5].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[6].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[7].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[0].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[1].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[2].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[3].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[4].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[5].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[6].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[7].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[0].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[1].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[2].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[3].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[4].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[5].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[6].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[7].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\iface[1].mac[0].rx_ptp_ts_fifo      | mem_reg                                                       | Implied        | 32 x 80              | RAM32M16 x 6	             | 
|\iface[1].mac[0].tx_ptp_ts_fifo      | mem_reg                                                       | Implied        | 32 x 80              | RAM32M16 x 6	             | 
|\iface[0].mac[0].rx_ptp_ts_fifo      | mem_reg                                                       | Implied        | 32 x 80              | RAM32M16 x 6	             | 
|\iface[0].mac[0].tx_ptp_ts_fifo      | mem_reg                                                       | Implied        | 32 x 80              | RAM32M16 x 6	             | 
+-------------------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl. [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl. [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl. [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl. [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl:23]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:34 ; elapsed = 00:03:44 . Memory (MB): peak = 4010.324 ; gain = 1407.133 ; free physical = 7937 ; free virtual = 69742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "\port[0].port_insti_2 /\core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/mem_reg " may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("\port[0].port_insti_2 /\core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/mem_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "\port[0].port_insti_2 /\core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/mem_reg "
INFO: [Synth 8-5556] The block RAM "\port[0].port_insti_2 /\core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/queue_ram_reg " may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("\port[0].port_insti_2 /\core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/queue_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
WARNING: [Synth 8-6841] Block RAM (queue_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-7124] RAM ("\port[0].port_insti_2 /\core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/queue_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("\port[0].port_insti_2 /\core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/queue_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "\port[0].port_insti_10 /\core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/mem_reg " may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("\port[0].port_insti_10 /\core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/mem_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "\port[0].port_insti_10 /\core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/mem_reg "
INFO: [Synth 8-5556] The block RAM "\port[0].port_insti_10 /\core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/queue_ram_reg " may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("\port[0].port_insti_10 /\core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/queue_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
WARNING: [Synth 8-6841] Block RAM (queue_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-7124] RAM ("\port[0].port_insti_10 /\core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/queue_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("\port[0].port_insti_10 /\core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/queue_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "core_insti_15/\core_inst/iface[0].mac[0].mac_rx_fifo_inst /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "core_insti_15/\core_inst/iface[0].mac[0].mac_rx_fifo_inst /mem_reg"
INFO: [Synth 8-5556] The block RAM "core_insti_15/\core_inst/iface[1].mac[0].mac_rx_fifo_inst /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "core_insti_15/\core_inst/iface[1].mac[0].mac_rx_fifo_inst /mem_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:10 ; elapsed = 00:05:23 . Memory (MB): peak = 4010.324 ; gain = 1407.133 ; free physical = 7665 ; free virtual = 69475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping	Report (see note below)
+--------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name               | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|tx_queue_manager_inst     | queue_ram_reg | 8 K x 128              | W |   | 8 K x 128              |   | R | Port A and B     | 4       | 2x1          | 2                        | 2           | 
|tx_cpl_queue_manager_inst | queue_ram_reg | 8 K x 128              | W |   | 8 K x 128              |   | R | Port A and B     | 4       | 2x1          | 2                        | 2           | 
+--------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+


Block RAM: Final Mapping	Report
+------------------------------------------------------------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------+
|Module Name                                                                                     | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                       | 
+------------------------------------------------------------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------+
|dma_psdpram                                                                                     | genblk1[0].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[1].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[2].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[3].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[4].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[5].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[6].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[7].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[0].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[1].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[2].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[3].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[4].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[5].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[6].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|dma_psdpram                                                                                     | genblk1[7].mem_reg_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                                       | 
|tx_checksum_inst/data_fifo                                                                      | mem_reg                | 256 x 578(READ_FIRST)  | W |   | 256 x 578(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                                       | 
|mqnic_port__GCB2                                                                                | tx_desc_fifo/mem_reg   | 128 x 150(READ_FIRST)  | W |   | 128 x 150(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                                       | 
|mqnic_port__GCB2                                                                                | rx_desc_fifo/mem_reg   | 128 x 150(READ_FIRST)  | W |   | 128 x 150(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                                       | 
|\port[0].port_insti_2 /\core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst   | rr_fifo/mem_reg        | 8 K x 13(READ_FIRST)   | W |   | 8 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1                                   | 
|\port[0].port_insti_2 /\core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst   | queue_ram_reg          | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,2                                   | 
|dma_psdpram                                                                                     | genblk1[0].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                                                                     | genblk1[1].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                                                                     | genblk1[2].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                                                                     | genblk1[3].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                                                                     | genblk1[4].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                                                                     | genblk1[5].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                                                                     | genblk1[6].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|dma_psdpram                                                                                     | genblk1[7].mem_reg_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|event_queue_manager_inst                                                                        | queue_ram_reg          | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                                       | 
|rx_queue_manager_inst                                                                           | queue_ram_reg          | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                                       | 
|rx_cpl_queue_manager_inst                                                                       | queue_ram_reg          | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                                       | 
|mqnic_port__GCB2                                                                                | tx_desc_fifo/mem_reg   | 128 x 150(READ_FIRST)  | W |   | 128 x 150(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                                       | 
|mqnic_port__GCB2                                                                                | rx_desc_fifo/mem_reg   | 128 x 150(READ_FIRST)  | W |   | 128 x 150(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                                       | 
|\port[0].port_insti_10 /\core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst  | rr_fifo/mem_reg        | 8 K x 13(READ_FIRST)   | W |   | 8 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1                                   | 
|\port[0].port_insti_10 /\core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst  | queue_ram_reg          | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,2                                   | 
|core_insti_15/\core_inst/iface[0].mac[0].mac_rx_fifo_inst                                       | mem_reg                | 2 K x 658(NO_CHANGE)   | W |   | 2 K x 658(WRITE_FIRST) |   | R | Port A and B     | 0      | 37     | 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,1 | 
|core_insti_15/\core_inst/iface[1].mac[0].mac_rx_fifo_inst                                       | mem_reg                | 2 K x 658(NO_CHANGE)   | W |   | 2 K x 658(WRITE_FIRST) |   | R | Port A and B     | 0      | 37     | 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,1 | 
|\iface[1].mac[0].mac_tx_fifo_inst                                                               | mem_reg                | 512 x 578(NO_CHANGE)   | W |   | 512 x 578(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                                       | 
|core_insti_16/\iface[0].mac[0].mac_tx_fifo_inst                                                 | mem_reg                | 512 x 578(NO_CHANGE)   | W |   | 512 x 578(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                                       | 
+------------------------------------------------------------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------+


Distributed RAM: Final Mapping	Report
+-------------------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------+
|Module Name                          | RTL Object                                                    | Inference      | Size (Depth x Width) | Primitives                | 
+-------------------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------+
|dma_if_mux_rd_inst                   | genblk1[0].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[1].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[2].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[3].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[4].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[5].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[6].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[7].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[0].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[1].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[2].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[3].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[4].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[5].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[6].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[7].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[0].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[1].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[2].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[3].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[4].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[5].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[6].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[7].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_rd_inst                   | genblk1[0].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[1].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[2].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[3].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[4].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[5].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[6].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_rd_inst                   | genblk1[7].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[0].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[1].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[2].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[3].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[4].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[5].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[6].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[7].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_mux_wr_inst                   | genblk1[0].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[1].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[2].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[3].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[4].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[5].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[6].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_mux_wr_inst                   | genblk1[7].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|tx_checksum_inst/csum_fifo           | mem_reg                                                       | Implied        | 64 x 25              | RAM64M8 x 4	              | 
|dma_client_axis_source_inst          | out_fifo_tdata_reg                                            | User Attribute | 32 x 512             | RAM32M16 x 37	            | 
|dma_client_axis_source_inst          | out_fifo_tkeep_reg                                            | User Attribute | 32 x 64              | RAM32M16 x 5	             | 
|dma_client_axis_source_inst          | out_fifo_tlast_reg                                            | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|dma_client_axis_source_inst          | out_fifo_tuser_reg                                            | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|rx_engine_inst                       | desc_table_dma_len_reg                                        | Implied        | 32 x 16              | RAM32M16 x 6	             | 
|rx_engine_inst                       | desc_table_buf_ptr_reg                                        | Implied        | 32 x 18              | RAM32M16 x 4	             | 
|rx_engine_inst                       | desc_table_queue_reg                                          | Implied        | 32 x 8               | RAM32M16 x 2	             | 
|rx_engine_inst                       | desc_table_cpl_queue_reg                                      | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|rx_engine_inst                       | desc_table_queue_ptr_reg                                      | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|rx_engine_inst                       | desc_table_ptp_ts_reg                                         | Implied        | 32 x 64              | RAM32M16 x 5	             | 
|rx_engine_inst                       | desc_table_csum_reg                                           | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|rx_engine_inst                       | desc_table_hash_reg                                           | Implied        | 32 x 32              | RAM32M16 x 3	             | 
|rx_engine_inst                       | desc_table_hash_type_reg                                      | Implied        | 32 x 4               | RAM32M16 x 1	             | 
|mqnic_port__GCB1                     | rx_hash_data_fifo/mem_reg                                     | Implied        | 32 x 578             | RAM32M16 x 42	            | 
|dma_client_axis_sink_inst            | status_fifo_mask_reg                                          | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | status_fifo_last_reg                                          | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_client_axis_sink_inst            | status_fifo_len_reg                                           | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | status_fifo_tag_reg                                           | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[0].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[1].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[2].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[3].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[4].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[5].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[6].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[7].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[0].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[1].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[2].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[3].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[4].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[5].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[6].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[7].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[0].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[1].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[2].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[3].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[4].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[5].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[6].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[7].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|tx_engine_inst                       | desc_table_read_count_finish_reg                              | Implied        | 32 x 4               | RAM32M16 x 2	             | 
|tx_engine_inst                       | desc_table_read_count_start_reg                               | Implied        | 32 x 4               | RAM32X1D x 4	             | 
|tx_engine_inst                       | desc_table_len_reg                                            | Implied        | 32 x 16              | RAM32M16 x 8	             | 
|tx_engine_inst                       | desc_table_buf_ptr_reg                                        | Implied        | 32 x 18              | RAM32M16 x 4	             | 
|tx_engine_inst                       | desc_table_read_commit_reg                                    | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|tx_engine_inst                       | desc_table_tag_reg                                            | Implied        | 32 x 7               | RAM32M16 x 2	             | 
|tx_engine_inst                       | desc_table_cpl_queue_reg                                      | Implied        | 32 x 13              | RAM32M16 x 1	             | 
|tx_engine_inst                       | desc_table_queue_reg                                          | Implied        | 32 x 13              | RAM32M16 x 1	             | 
|tx_engine_inst                       | desc_table_queue_ptr_reg                                      | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|tx_engine_inst                       | desc_table_ptp_ts_reg                                         | Implied        | 32 x 64              | RAM32M16 x 5	             | 
|tx_engine_inst                       | desc_table_csum_enable_reg                                    | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|tx_engine_inst                       | desc_table_csum_start_reg                                     | Implied        | 32 x 7               | RAM32M16 x 1	             | 
|tx_engine_inst                       | desc_table_csum_offset_reg                                    | Implied        | 32 x 7               | RAM32M16 x 1	             | 
|tx_scheduler_inst                    | doorbell_fifo/mem_reg                                         | Implied        | 256 x 13             | RAM64M8 x 8	              | 
|tx_scheduler_inst                    | finish_fifo_tag_reg                                           | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|tx_scheduler_inst                    | op_table_queue_reg                                            | Implied        | 32 x 13              | RAM32M16 x 2	             | 
|tx_scheduler_inst                    | op_table_prev_index_reg                                       | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|tx_scheduler_inst                    | op_table_next_index_reg                                       | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|tx_scheduler_inst                    | op_table_is_head_reg                                          | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|tx_scheduler_inst                    | finish_fifo_status_reg                                        | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|mqnic_port__GCB2                     | tx_csum_fifo/mem_reg                                          | Implied        | 32 x 17              | RAM32M16 x 2	             | 
|mqnic_port__GCB2                     | rx_csum_fifo/mem_reg                                          | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|mqnic_port__GCB2                     | rx_req_fifo/mem_reg                                           | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|mqnic_port__GCB2                     | rx_hash_fifo/mem_reg                                          | Implied        | 32 x 36              | RAM32M16 x 3	             | 
|fpga                                 | dma_client_axis_source_inst/out_fifo_tdata_reg                | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_source_inst/out_fifo_tlast_reg                | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|fpga                                 | dma_client_axis_source_inst/out_fifo_tid_reg                  | User Attribute | 32 x 7               | RAM32M16 x 1	             | 
|fpga                                 | desc_table_sel_reg                                            | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|fpga                                 | desc_table_queue_op_tag_reg                                   | Implied        | 32 x 6               | RAM32M16 x 1	             | 
|fpga                                 | desc_table_log_desc_block_size_reg                            | Implied        | 32 x 2               | RAM32X1D x 2	             | 
|fpga                                 | desc_table_tag_reg                                            | Implied        | 32 x 7               | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/status_fifo_mask_reg                | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[0].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[1].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[2].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[3].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[4].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[5].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[6].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[7].out_fifo_wr_cmd_be_reg   | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[0].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[1].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[2].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[3].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[4].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[5].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[6].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[7].out_fifo_wr_cmd_addr_reg | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[0].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[1].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[2].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[3].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[4].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[5].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[6].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | dma_client_axis_sink_inst/genblk1[7].out_fifo_wr_cmd_data_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|fpga                                 | desc_table_sel_reg                                            | Implied        | 32 x 2               | RAM32X1D x 2	             | 
|fpga                                 | desc_table_tag_reg                                            | Implied        | 32 x 7               | RAM32M16 x 1	             | 
|fpga                                 | desc_table_queue_op_tag_reg                                   | Implied        | 32 x 6               | RAM32M16 x 1	             | 
|event_queue_manager_inst             | op_table_queue_reg                                            | Implied        | 32 x 5               | RAM32M16 x 2	             | 
|event_queue_manager_inst             | op_table_queue_ptr_reg                                        | Implied        | 32 x 16              | RAM32M16 x 4	             | 
|tx_queue_manager_inst                | op_table_queue_reg                                            | Implied        | 32 x 13              | RAM32M16 x 2	             | 
|tx_queue_manager_inst                | op_table_queue_ptr_reg                                        | Implied        | 32 x 16              | RAM32M16 x 4	             | 
|rx_queue_manager_inst                | op_table_queue_reg                                            | Implied        | 32 x 8               | RAM32M16 x 2	             | 
|rx_queue_manager_inst                | op_table_queue_ptr_reg                                        | Implied        | 32 x 16              | RAM32M16 x 4	             | 
|rx_cpl_queue_manager_inst            | op_table_queue_reg                                            | Implied        | 32 x 8               | RAM32M16 x 2	             | 
|rx_cpl_queue_manager_inst            | op_table_queue_ptr_reg                                        | Implied        | 32 x 16              | RAM32M16 x 4	             | 
|tx_cpl_queue_manager_inst            | op_table_queue_reg                                            | Implied        | 32 x 13              | RAM32M16 x 2	             | 
|tx_cpl_queue_manager_inst            | op_table_queue_ptr_reg                                        | Implied        | 32 x 16              | RAM32M16 x 4	             | 
|mqnic_interface__GCBM1               | tx_event_fifo/mem_reg                                         | Implied        | 16 x 37              | RAM32M16 x 3	             | 
|mqnic_interface__GCBM1               | rx_event_fifo/mem_reg                                         | Implied        | 16 x 37              | RAM32M16 x 3	             | 
|mqnic_port__GCB1                     | rx_hash_data_fifo/mem_reg                                     | Implied        | 32 x 578             | RAM32M16 x 42	            | 
|dma_client_axis_sink_inst            | status_fifo_mask_reg                                          | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | status_fifo_last_reg                                          | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_client_axis_sink_inst            | status_fifo_len_reg                                           | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | status_fifo_tag_reg                                           | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[0].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[1].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[2].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[3].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[4].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[5].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[6].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[7].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_client_axis_sink_inst            | genblk1[0].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[1].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[2].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[3].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[4].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[5].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[6].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[7].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_client_axis_sink_inst            | genblk1[0].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[1].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[2].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[3].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[4].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[5].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[6].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_client_axis_sink_inst            | genblk1[7].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|tx_engine_inst                       | desc_table_read_count_finish_reg                              | Implied        | 32 x 4               | RAM32M16 x 2	             | 
|tx_engine_inst                       | desc_table_read_count_start_reg                               | Implied        | 32 x 4               | RAM32X1D x 4	             | 
|tx_engine_inst                       | desc_table_len_reg                                            | Implied        | 32 x 16              | RAM32M16 x 8	             | 
|tx_engine_inst                       | desc_table_buf_ptr_reg                                        | Implied        | 32 x 18              | RAM32M16 x 4	             | 
|tx_engine_inst                       | desc_table_read_commit_reg                                    | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|tx_engine_inst                       | desc_table_tag_reg                                            | Implied        | 32 x 7               | RAM32M16 x 2	             | 
|tx_engine_inst                       | desc_table_cpl_queue_reg                                      | Implied        | 32 x 13              | RAM32M16 x 1	             | 
|tx_engine_inst                       | desc_table_queue_reg                                          | Implied        | 32 x 13              | RAM32M16 x 1	             | 
|tx_engine_inst                       | desc_table_queue_ptr_reg                                      | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|tx_engine_inst                       | desc_table_ptp_ts_reg                                         | Implied        | 32 x 64              | RAM32M16 x 5	             | 
|tx_engine_inst                       | desc_table_csum_enable_reg                                    | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|tx_engine_inst                       | desc_table_csum_start_reg                                     | Implied        | 32 x 7               | RAM32M16 x 1	             | 
|tx_engine_inst                       | desc_table_csum_offset_reg                                    | Implied        | 32 x 7               | RAM32M16 x 1	             | 
|tx_scheduler_inst                    | doorbell_fifo/mem_reg                                         | Implied        | 256 x 13             | RAM64M8 x 8	              | 
|tx_scheduler_inst                    | finish_fifo_tag_reg                                           | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|tx_scheduler_inst                    | op_table_queue_reg                                            | Implied        | 32 x 13              | RAM32M16 x 2	             | 
|tx_scheduler_inst                    | op_table_prev_index_reg                                       | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|tx_scheduler_inst                    | op_table_next_index_reg                                       | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|tx_scheduler_inst                    | op_table_is_head_reg                                          | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|tx_scheduler_inst                    | finish_fifo_status_reg                                        | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|mqnic_port__GCB2                     | tx_csum_fifo/mem_reg                                          | Implied        | 32 x 17              | RAM32M16 x 2	             | 
|mqnic_port__GCB2                     | rx_csum_fifo/mem_reg                                          | Implied        | 32 x 16              | RAM32M16 x 2	             | 
|mqnic_port__GCB2                     | rx_req_fifo/mem_reg                                           | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|mqnic_port__GCB2                     | rx_hash_fifo/mem_reg                                          | Implied        | 32 x 36              | RAM32M16 x 3	             | 
|dma_if_pcie_us_rd                    | pcie_tag_fifo_1_mem_reg                                       | Implied        | 32 x 5               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | pcie_tag_fifo_2_mem_reg                                       | Implied        | 32 x 6               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | pcie_tag_table_active_b_reg                                   | Implied        | 64 x 1               | RAM64X1D x 4	             | 
|dma_if_pcie_us_rd                    | pcie_tag_table_active_a_reg                                   | Implied        | 64 x 1               | RAM64X1D x 4	             | 
|dma_if_pcie_us_rd                    | status_fifo_finish_reg                                        | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_pcie_us_rd                    | pcie_tag_table_op_tag_reg                                     | Implied        | 64 x 6               | RAM64M8 x 2	              | 
|dma_if_pcie_us_rd                    | status_fifo_op_tag_reg                                        | Implied        | 32 x 6               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | op_tag_fifo_mem_reg                                           | Implied        | 64 x 6               | RAM64M8 x 1	              | 
|dma_if_pcie_us_rd                    | op_table_read_commit_reg                                      | Implied        | 64 x 1               | RAM64X1D x 1	             | 
|dma_if_pcie_us_rd                    | op_table_read_count_finish_reg                                | Implied        | 64 x 7               | RAM64M8 x 2	              | 
|dma_if_pcie_us_rd                    | op_table_read_init_b_reg                                      | Implied        | 64 x 1               | RAM64X1D x 2	             | 
|dma_if_pcie_us_rd                    | op_table_read_init_a_reg                                      | Implied        | 64 x 1               | RAM64X1D x 2	             | 
|dma_if_pcie_us_rd                    | op_table_read_count_start_reg                                 | Implied        | 64 x 7               | RAM64M8 x 2	              | 
|dma_if_pcie_us_rd                    | pcie_tag_table_ram_addr_reg                                   | Implied        | 64 x 19              | RAM64M8 x 6	              | 
|dma_if_pcie_us_rd                    | status_fifo_mask_reg                                          | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | op_table_tag_reg                                              | Implied        | 64 x 16              | RAM64X1D x 2	RAM64M8 x 2	 | 
|dma_if_pcie_us_rd                    | pcie_tag_table_ram_sel_reg                                    | Implied        | 64 x 3               | RAM64M8 x 2	              | 
|dma_if_pcie_us_rd                    | genblk1[0].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[1].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[2].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[3].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[4].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[5].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[6].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[7].out_fifo_wr_cmd_sel_reg                            | User Attribute | 32 x 3               | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[0].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[1].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[2].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[3].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[4].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[5].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[6].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[7].out_fifo_wr_cmd_be_reg                             | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_rd                    | genblk1[0].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[1].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[2].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[3].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[4].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[5].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[6].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[7].out_fifo_wr_cmd_addr_reg                           | User Attribute | 32 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_rd                    | genblk1[0].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[1].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[2].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[3].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[4].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[5].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[6].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_rd                    | genblk1[7].out_fifo_wr_cmd_data_reg                           | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|dma_if_pcie_us_wr                    | mask_fifo_mask_reg                                            | Implied        | 32 x 8               | RAM32M16 x 1	             | 
|dma_if_pcie_us_wr                    | op_table_cycle_count_reg                                      | Implied        | 16 x 7               | RAM32M16 x 1	             | 
|dma_if_pcie_us_wr                    | op_table_offset_reg                                           | Implied        | 16 x 7               | RAM32M16 x 1	             | 
|dma_if_pcie_us_wr                    | op_table_pcie_addr_reg                                        | Implied        | 16 x 64              | RAM32M16 x 5	             | 
|dma_if_pcie_us_wr                    | op_table_dword_len_reg                                        | Implied        | 16 x 10              | RAM32M16 x 1	             | 
|dma_if_pcie_us_wr                    | op_table_len_reg                                              | Implied        | 16 x 12              | RAM32M16 x 1	             | 
|dma_if_pcie_us_wr                    | op_table_last_reg                                             | Implied        | 16 x 1               | RAM16X1D x 1	             | 
|dma_if_pcie_us_wr                    | op_table_tag_reg                                              | Implied        | 16 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_wr                    | out_fifo_tdata_reg                                            | User Attribute | 32 x 512             | RAM32M16 x 37	            | 
|dma_if_pcie_us_wr                    | out_fifo_tkeep_reg                                            | User Attribute | 32 x 16              | RAM32M16 x 2	             | 
|dma_if_pcie_us_wr                    | out_fifo_tlast_reg                                            | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|dma_if_pcie_us_wr                    | out_fifo_tuser_reg                                            | User Attribute | 32 x 137             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[0].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[1].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[2].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[3].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[4].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[5].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[6].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_rd_inst  | genblk1[7].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[0].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[1].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[2].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[3].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[4].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[5].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[6].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[7].fifo_sel_reg                                       | Implied        | 32 x 1               | RAM32X1D x 1	             | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[0].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[1].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[2].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[3].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[4].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[5].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[6].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\dma_if_mux_inst/dma_if_mux_wr_inst  | genblk1[7].out_fifo_rd_resp_data_reg                          | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|\iface[1].mac[0].rx_ptp_ts_fifo      | mem_reg                                                       | Implied        | 32 x 80              | RAM32M16 x 6	             | 
|\iface[1].mac[0].tx_ptp_ts_fifo      | mem_reg                                                       | Implied        | 32 x 80              | RAM32M16 x 6	             | 
|\iface[0].mac[0].rx_ptp_ts_fifo      | mem_reg                                                       | Implied        | 32 x 80              | RAM32M16 x 6	             | 
|\iface[0].mac[0].tx_ptp_ts_fifo      | mem_reg                                                       | Implied        | 32 x 80              | RAM32M16 x 6	             | 
+-------------------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7067] Removed DRAM instance port[0].port_insti_1/core_inst/iface[0].interface_inst/port[0].port_inst/dma_client_axis_source_inst/out_fifo_tuser_reg_0_31_0_0 from module mqnic_port__GCB0_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module mqnic_port__GCB0_tempName due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\port[0].port_insti_1 /\core_inst/iface[0].interface_inst/port[0].port_inst/dma_client_axis_source_inst/m_axis_read_data_tuser_reg_reg[0] )
INFO: [Synth 8-7067] Removed DRAM instance core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_wr_inst/out_fifo_tuser_reg_0_31_126_136 from module dma_if_pcie_us_wr_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module dma_if_pcie_us_wr_tempName due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_wr_inst /\m_axis_rq_tuser_reg_reg[136] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:02 ; elapsed = 00:06:33 . Memory (MB): peak = 4010.324 ; gain = 1407.133 ; free physical = 5482 ; free virtual = 67304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:35 ; elapsed = 00:07:09 . Memory (MB): peak = 4096.359 ; gain = 1493.168 ; free physical = 5399 ; free virtual = 67314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:35 ; elapsed = 00:07:09 . Memory (MB): peak = 4096.359 ; gain = 1493.168 ; free physical = 5400 ; free virtual = 67315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:06 ; elapsed = 00:07:40 . Memory (MB): peak = 4096.359 ; gain = 1493.168 ; free physical = 5332 ; free virtual = 67247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:06 ; elapsed = 00:07:40 . Memory (MB): peak = 4096.359 ; gain = 1493.168 ; free physical = 5332 ; free virtual = 67247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:20 ; elapsed = 00:07:54 . Memory (MB): peak = 4096.359 ; gain = 1493.168 ; free physical = 5332 ; free virtual = 67247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:20 ; elapsed = 00:07:55 . Memory (MB): peak = 4096.359 ; gain = 1493.168 ; free physical = 5332 ; free virtual = 67247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fpga        | core_inst/iface[0].interface_inst/port[0].port_inst/rx_hash_inst/hash_valid_reg_reg        | 3      | 196   | NO           | NO                 | YES               | 196    | 0       | 
|fpga        | core_inst/iface[0].interface_inst/tx_queue_manager_inst/write_data_pipeline_reg_reg[3][15] | 4      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|fpga        | core_inst/iface[0].interface_inst/tx_queue_manager_inst/req_tag_pipeline_reg_reg[3][5]     | 3      | 22    | NO           | NO                 | NO                | 22     | 0       | 
|fpga        | core_inst/dma_if_mux_ctrl_inst/dma_if_mux_rd_inst/m_axis_read_desc_status_tag_reg_reg[0]   | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
+------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |pcie4_uscale_plus_0 |         1|
|2     |cmac_usplus_0       |         1|
|3     |cmac_usplus_1       |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |cmac_usplus       |     2|
|3     |pcie4_uscale_plus |     1|
|4     |BUFG              |     2|
|5     |CARRY8            |  1210|
|6     |IBUFDS_GTE4       |     1|
|7     |ICAPE3            |     1|
|8     |LUT1              |   922|
|9     |LUT2              | 10149|
|10    |LUT3              | 13758|
|11    |LUT4              |  4758|
|12    |LUT5              | 12498|
|13    |LUT6              | 19368|
|14    |MMCME4_BASE       |     1|
|15    |MUXF7             |   639|
|16    |MUXF8             |    93|
|17    |RAM16X1D          |     1|
|18    |RAM32M16          |  1191|
|19    |RAM32X1D          |    82|
|20    |RAM64M8           |    40|
|21    |RAM64X1D          |    15|
|22    |RAMB18E2          |     8|
|24    |RAMB36E2          |   330|
|34    |SRL16E            |   287|
|35    |STARTUPE3         |     1|
|36    |URAM288           |    16|
|38    |FDPE              |    40|
|39    |FDRE              | 61191|
|40    |FDSE              |   329|
|41    |IBUF              |     5|
|42    |IOBUF             |     4|
|43    |OBUF              |    11|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:20 ; elapsed = 00:07:55 . Memory (MB): peak = 4096.359 ; gain = 1493.168 ; free physical = 5332 ; free virtual = 67247
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 503 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:25 ; elapsed = 00:07:18 . Memory (MB): peak = 4100.270 ; gain = 700.547 ; free physical = 13612 ; free virtual = 75527
Synthesis Optimization Complete : Time (s): cpu = 00:07:25 ; elapsed = 00:08:01 . Memory (MB): peak = 4100.270 ; gain = 1497.078 ; free physical = 13633 ; free virtual = 75527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4100.270 ; gain = 0.000 ; free physical = 13512 ; free virtual = 75407
INFO: [Netlist 29-17] Analyzing 3283 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4249.875 ; gain = 0.000 ; free physical = 13359 ; free virtual = 75253
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1341 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  MMCME4_BASE => MMCME4_ADV: 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1191 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 82 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
840 Infos, 365 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:19 ; elapsed = 00:09:00 . Memory (MB): peak = 4249.875 ; gain = 1930.461 ; free physical = 13705 ; free virtual = 75599
INFO: [Common 17-1381] The checkpoint '/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/synth_1/fpga.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 4281.891 ; gain = 32.016 ; free physical = 13691 ; free virtual = 75606
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 10 04:24:16 2021...
[Mon May 10 04:24:27 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:18:21 ; elapsed = 00:17:17 . Memory (MB): peak = 2729.934 ; gain = 0.000 ; free physical = 16394 ; free virtual = 78036
# exit
INFO: [Common 17-206] Exiting Vivado at Mon May 10 04:24:27 2021...
echo "open_project fpga.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_impl.tcl
# open_project fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2319.414 ; gain = 27.750 ; free physical = 17369 ; free virtual = 79011
# reset_run impl_1
# launch_runs -jobs 4 impl_1
[Mon May 10 04:24:54 2021] Launched impl_1...
Run output will be captured here: /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon May 10 04:24:55 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log fpga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source fpga.tcl -notrace
Command: link_design -top fpga -part xcvu9p-flgb2104-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0.dcp' for cell 'pcie4_uscale_plus_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_0/cmac_usplus_0.dcp' for cell 'qsfp0_cmac_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_1/cmac_usplus_1.dcp' for cell 'qsfp1_cmac_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.188 ; gain = 0.000 ; free physical = 15871 ; free virtual = 77513
INFO: [Netlist 29-17] Analyzing 3714 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc] for cell 'pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst'
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc] for cell 'pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst'
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'pcie4_uscale_plus_inst/inst'
INFO: [Power 33-23] Power model is not available for startupe3_inst [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:266]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:266]
INFO: [Timing 38-2] Deriving generated clocks [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:266]
set_switching_activity: Time (s): cpu = 00:02:21 ; elapsed = 00:01:13 . Memory (MB): peak = 5087.570 ; gain = 1854.191 ; free physical = 14039 ; free virtual = 75681
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.xdc] for cell 'qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst'
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.xdc] for cell 'qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst'
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_0/synth/cmac_usplus_0_board.xdc] for cell 'qsfp0_cmac_inst/inst'
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_0/synth/cmac_usplus_0_board.xdc] for cell 'qsfp0_cmac_inst/inst'
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_0/synth/cmac_usplus_0.xdc] for cell 'qsfp0_cmac_inst/inst'
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_0/synth/cmac_usplus_0.xdc] for cell 'qsfp0_cmac_inst/inst'
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc] for cell 'qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst'
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc] for cell 'qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst'
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_1/synth/cmac_usplus_1_board.xdc] for cell 'qsfp1_cmac_inst/inst'
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_1/synth/cmac_usplus_1_board.xdc] for cell 'qsfp1_cmac_inst/inst'
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_1/synth/cmac_usplus_1.xdc] for cell 'qsfp1_cmac_inst/inst'
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_1/synth/cmac_usplus_1.xdc] for cell 'qsfp1_cmac_inst/inst'
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_mgt_refclk_1_p'. [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_mgt_refclk_1_n'. [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:168]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:330]
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc]
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/placement.xdc]
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/placement.xdc]
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/cfgmclk.xdc]
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/cfgmclk.xdc]
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/boot.xdc]
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/boot.xdc]
Sourcing Tcl File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/iface[0].mac[0].mac_rx_fifo_inst
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl:23]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 5087.570 ; gain = 0.000 ; free physical = 14010 ; free virtual = 75652
Inserting timing constraints for axis_async_fifo instance core_inst/iface[0].mac[0].mac_tx_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/iface[0].mac[0].tx_ptp_ts_fifo
Inserting timing constraints for axis_async_fifo instance core_inst/iface[1].mac[0].mac_rx_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/iface[1].mac[0].mac_tx_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/iface[1].mac[0].tx_ptp_ts_fifo
Finished Sourcing Tcl File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/axis_async_fifo.tcl]
Sourcing Tcl File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_125mhz_inst
Finished Sourcing Tcl File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/axis/syn/sync_reset.tcl]
Sourcing Tcl File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/syn/ptp_clock_cdc.tcl]
Inserting timing constraints for ptp_clock_cdc instance core_inst/qsfp0.ptp.rx_ptp_cdc
Inserting timing constraints for ptp_clock_cdc instance core_inst/qsfp0.ptp.tx_ptp_cdc
Inserting timing constraints for ptp_clock_cdc instance core_inst/qsfp1.ptp.rx_ptp_cdc
Inserting timing constraints for ptp_clock_cdc instance core_inst/qsfp1.ptp.tx_ptp_cdc
Finished Sourcing Tcl File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/lib/eth/syn/ptp_clock_cdc.tcl]
Sourcing Tcl File [/home/giray/projects/corundum/fpga/common/syn/tdma_ber_ch.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == tdma_ber_ch || REF_NAME == tdma_ber_ch)}'. [/home/giray/projects/corundum/fpga/common/syn/tdma_ber_ch.tcl:32]
Finished Sourcing Tcl File [/home/giray/projects/corundum/fpga/common/syn/tdma_ber_ch.tcl]
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_board.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_board.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_late.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Finished Parsing XDC File [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_late.xdc] for cell 'pcie4_uscale_plus_inst/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5087.570 ; gain = 0.000 ; free physical = 14209 ; free virtual = 75851
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1432 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1285 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 82 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 15 instances

19 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:04:13 ; elapsed = 00:03:04 . Memory (MB): peak = 5087.570 ; gain = 2768.160 ; free physical = 14209 ; free virtual = 75851
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5087.570 ; gain = 0.000 ; free physical = 14203 ; free virtual = 75845

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:168]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:330]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 1ff7460a6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 5087.570 ; gain = 0.000 ; free physical = 14002 ; free virtual = 75645

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 76 inverter(s) to 16138 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 169593785

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 5163.953 ; gain = 57.398 ; free physical = 14042 ; free virtual = 75684
INFO: [Opt 31-389] Phase Retarget created 236 cells and removed 590 cells
INFO: [Opt 31-1021] In phase Retarget, 43 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e9068c8c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 5163.953 ; gain = 57.398 ; free physical = 14044 ; free virtual = 75686
INFO: [Opt 31-389] Phase Constant propagation created 585 cells and removed 3430 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: da4245e5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 5163.953 ; gain = 57.398 ; free physical = 14047 ; free virtual = 75689
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 11571 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: da4245e5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 5163.953 ; gain = 57.398 ; free physical = 14046 ; free virtual = 75688
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: da4245e5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 5163.953 ; gain = 57.398 ; free physical = 14046 ; free virtual = 75688
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15e3e9910

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 5163.953 ; gain = 57.398 ; free physical = 14045 ; free virtual = 75688
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             236  |             590  |                                             43  |
|  Constant propagation         |             585  |            3430  |                                              0  |
|  Sweep                        |               2  |           11571  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5163.953 ; gain = 0.000 ; free physical = 14044 ; free virtual = 75686
Ending Logic Optimization Task | Checksum: 169870f88

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 5163.953 ; gain = 57.398 ; free physical = 14045 ; free virtual = 75687

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:168]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:330]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 18 BRAM(s) out of a total of 360 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:168]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:330]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 145 newly gated: 8 Total Ports: 720
Ending PowerOpt Patch Enables Task | Checksum: 241e47e9b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 6147.922 ; gain = 0.000 ; free physical = 13996 ; free virtual = 75638
Ending Power Optimization Task | Checksum: 241e47e9b

Time (s): cpu = 00:03:31 ; elapsed = 00:01:14 . Memory (MB): peak = 6147.922 ; gain = 983.969 ; free physical = 14144 ; free virtual = 75786

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:168]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:330]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Logic Optimization Task | Checksum: 1d0ac40d6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 6147.922 ; gain = 0.000 ; free physical = 14119 ; free virtual = 75761
Ending Final Cleanup Task | Checksum: 1d0ac40d6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 6147.922 ; gain = 0.000 ; free physical = 14114 ; free virtual = 75756

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6147.922 ; gain = 0.000 ; free physical = 14114 ; free virtual = 75756
Ending Netlist Obfuscation Task | Checksum: 183214e8e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6147.922 ; gain = 0.000 ; free physical = 14114 ; free virtual = 75756
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:32 ; elapsed = 00:02:18 . Memory (MB): peak = 6147.922 ; gain = 1060.352 ; free physical = 14114 ; free virtual = 75756
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:168]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:330]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 6147.922 ; gain = 0.000 ; free physical = 13862 ; free virtual = 75522
INFO: [Common 17-1381] The checkpoint '/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:13 ; elapsed = 00:00:41 . Memory (MB): peak = 6147.922 ; gain = 0.000 ; free physical = 13866 ; free virtual = 75546
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:30 ; elapsed = 00:00:18 . Memory (MB): peak = 6164.066 ; gain = 16.145 ; free physical = 13709 ; free virtual = 75389
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-113] Running place_design in ultrathreads mode using maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6164.066 ; gain = 0.000 ; free physical = 13698 ; free virtual = 75378
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dcf689b3

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6164.066 ; gain = 0.000 ; free physical = 13697 ; free virtual = 75377
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6164.066 ; gain = 0.000 ; free physical = 13697 ; free virtual = 75377

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][107]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][105]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][97]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][107]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][105]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][97]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][125]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][115]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][123]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][125]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][115]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][123]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][143]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][133]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][141]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][143]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][133]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][141]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][17]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][15]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][17]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][15]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][7]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][35]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][25]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][33]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][35]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][25]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][33]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][53]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][43]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][51]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][53]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][43]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][51]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][71]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][61]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][69]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][71]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][61]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][69]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][89]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][79]_i_1" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][87]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][89]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][79]_i_1__0" "tx_checksum_inst/genblk1[1].sum_reg_reg[1][87]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][18]_i_1" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][15]_i_1" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][18]_i_1__0" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][15]_i_1__0" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][7]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][37]_i_1" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][26]_i_1" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][34]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][37]_i_1__0" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][26]_i_1__0" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][34]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][56]_i_1" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][45]_i_1" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][53]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][56]_i_1__0" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][45]_i_1__0" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][53]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][75]_i_1" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][64]_i_1" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][72]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][75]_i_1__0" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][64]_i_1__0" "tx_checksum_inst/genblk1[2].sum_reg_reg[2][72]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][19]_i_1" "tx_checksum_inst/genblk1[3].sum_reg_reg[3][15]_i_1" "tx_checksum_inst/genblk1[3].sum_reg_reg[3][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][19]_i_1__0" "tx_checksum_inst/genblk1[3].sum_reg_reg[3][15]_i_1__0" "tx_checksum_inst/genblk1[3].sum_reg_reg[3][7]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][39]_i_1" "tx_checksum_inst/genblk1[3].sum_reg_reg[3][27]_i_1" "tx_checksum_inst/genblk1[3].sum_reg_reg[3][35]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][39]_i_1__0" "tx_checksum_inst/genblk1[3].sum_reg_reg[3][27]_i_1__0" "tx_checksum_inst/genblk1[3].sum_reg_reg[3][35]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[4].sum_reg_reg[4][20]_i_1" "tx_checksum_inst/genblk1[4].sum_reg_reg[4][15]_i_1" "tx_checksum_inst/genblk1[4].sum_reg_reg[4][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/iface[1].interface_inst/port[0].port_inst/tx_checksum_inst/genblk1[4].sum_reg_reg[4][20]_i_1__0" "tx_checksum_inst/genblk1[4].sum_reg_reg[4][15]_i_1__0" "tx_checksum_inst/genblk1[4].sum_reg_reg[4][7]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
PBlocks: pblock_eth & pblock_slr1
overlap for the following site types:
    SLICE
    ABUS_SWITCH
    BUFCE_LEAF
    BUFCE_ROW_FSR
    BUFG_GT
    BUFG_GT_SYNC
    CMACE4
    DSP48E2
    GTYE4_CHANNEL
    GTYE4_COMMON
    HARD_SYNC
    ILKNE4
    LAGUNA
    PCIE40E4
    RAMB18
    RAMB36
Site Ranges for PBlock: pblock_eth
CLOCKREGION_X0Y1:CLOCKREGION_X0Y14
Site Ranges for PBlock: pblock_slr1
SLR1


PBlocks: pblock_pcie & pblock_slr1
overlap for the following site types:
    SLICE
    ABUS_SWITCH
    BIAS
    BITSLICE_CONTROL
    BITSLICE_RX_TX
    BITSLICE_TX
    BUFCE_LEAF
    BUFCE_ROW
    BUFCE_ROW_FSR
    BUFGCE
    BUFGCE_DIV
    BUFGCTRL
    BUFG_GT
    BUFG_GT_SYNC
    CFGIO_SITE
    CONFIG_SITE
    DSP48E2
    GTYE4_CHANNEL
    GTYE4_COMMON
    HARD_SYNC
    HPIOBDIFFINBUF
    HPIOBDIFFOUTBUF
    HPIO_VREF_SITE
    HPIO_ZMATCH_BLK_HCLK
    ILKNE4
    IOB
    LAGUNA
    MMCM
    MTBF3
    PCIE40E4
    PLL
    PLL_SELECT_SITE
    PMV
    PMV2
    PMVIOB
    RAMB18
    RAMB36
    RIU_OR
    SYSMONE4
    URAM288
    XIPHY_FEEDTHROUGH
Site Ranges for PBlock: pblock_pcie
CLOCKREGION_X1Y2:CLOCKREGION_X5Y8
Site Ranges for PBlock: pblock_slr1
SLR1


Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a43a1df7

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 6164.066 ; gain = 0.000 ; free physical = 13700 ; free virtual = 75380

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 175cfe7e3

Time (s): cpu = 00:03:00 ; elapsed = 00:01:42 . Memory (MB): peak = 6164.066 ; gain = 0.000 ; free physical = 13287 ; free virtual = 74967

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 175cfe7e3

Time (s): cpu = 00:03:04 ; elapsed = 00:01:46 . Memory (MB): peak = 6164.066 ; gain = 0.000 ; free physical = 13287 ; free virtual = 74967
Phase 1 Placer Initialization | Checksum: 175cfe7e3

Time (s): cpu = 00:03:06 ; elapsed = 00:01:48 . Memory (MB): peak = 6164.066 ; gain = 0.000 ; free physical = 13255 ; free virtual = 74935

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 162ff0366

Time (s): cpu = 00:04:18 ; elapsed = 00:02:28 . Memory (MB): peak = 6164.066 ; gain = 0.000 ; free physical = 13123 ; free virtual = 74803

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 140db3359

Time (s): cpu = 00:04:38 ; elapsed = 00:02:47 . Memory (MB): peak = 6166.641 ; gain = 2.574 ; free physical = 13106 ; free virtual = 74787

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1855bae90

Time (s): cpu = 00:04:39 ; elapsed = 00:02:48 . Memory (MB): peak = 6166.641 ; gain = 2.574 ; free physical = 13107 ; free virtual = 74787

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1855bae90

Time (s): cpu = 00:04:43 ; elapsed = 00:02:51 . Memory (MB): peak = 6453.969 ; gain = 289.902 ; free physical = 13015 ; free virtual = 74695

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 27b4964a7

Time (s): cpu = 00:04:46 ; elapsed = 00:02:54 . Memory (MB): peak = 6453.969 ; gain = 289.902 ; free physical = 13012 ; free virtual = 74692

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 24774cb31

Time (s): cpu = 00:05:10 ; elapsed = 00:03:02 . Memory (MB): peak = 6453.969 ; gain = 289.902 ; free physical = 13005 ; free virtual = 74685

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 24774cb31

Time (s): cpu = 00:05:14 ; elapsed = 00:03:07 . Memory (MB): peak = 6453.969 ; gain = 289.902 ; free physical = 13008 ; free virtual = 74688
Phase 2.1.1 Partition Driven Placement | Checksum: 24774cb31

Time (s): cpu = 00:05:15 ; elapsed = 00:03:08 . Memory (MB): peak = 6453.969 ; gain = 289.902 ; free physical = 13055 ; free virtual = 74735
Phase 2.1 Floorplanning | Checksum: 24774cb31

Time (s): cpu = 00:05:15 ; elapsed = 00:03:08 . Memory (MB): peak = 6453.969 ; gain = 289.902 ; free physical = 13055 ; free virtual = 74735

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24774cb31

Time (s): cpu = 00:05:15 ; elapsed = 00:03:08 . Memory (MB): peak = 6453.969 ; gain = 289.902 ; free physical = 13055 ; free virtual = 74735

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0     3    47    48   763   114   109   351     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    98     0     8   944   289    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0   568   450   224    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0   571   459   212    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0   585   446   211    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0   579   455   208    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0   508   460   235   135     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0    10   899   309   120     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0    11   906   325    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0    11   910   321    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0    18   893   331    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0     0   914   327    97     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0     0   907   330   101     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0     0   907   335    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0     0   907   335    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0     0   907   335    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0     0   907   335    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0     0   907   335    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0     0   907   335    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0     0   907   335    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0     0   907   335    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0    97     0     0   907   335    96     0     1     0     0     0  Total:  1436
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 81 LUTNM shape to break, 2795 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 51, two critical 30, total 81, new lutff created 6
INFO: [Physopt 32-775] End 1 Pass. Optimized 1220 nets or cells. Created 81 new cells, deleted 1139 existing cells and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8089.938 ; gain = 0.000 ; free physical = 12956 ; free virtual = 74636
INFO: [Physopt 32-1030] Pass 1. Identified 102 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 85 nets.  Re-placed 417 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 85 nets or cells. Created 0 new cell, deleted 6 existing cells and moved 417 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.77 . Memory (MB): peak = 8089.938 ; gain = 0.000 ; free physical = 12954 ; free virtual = 74634
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/offset_reg[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/offset_reg[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__7_n_0. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 22 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 22 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.51 . Memory (MB): peak = 8089.938 ; gain = 0.000 ; free physical = 12953 ; free virtual = 74633
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net core_inst/iface[1].mac[0].mac_rx_fifo_inst/wr_ptr_cur_reg[6]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net core_inst/iface[1].mac[0].mac_rx_fifo_inst/wr_ptr_cur_reg[7]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 11 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8089.938 ; gain = 0.000 ; free physical = 12953 ; free virtual = 74633
INFO: [Physopt 32-117] Net core_inst/iface[0].mac[0].mac_rx_fifo_inst/mem_reg_bram_1_CASOREGIMUXEN_B_cooolgate_en_sig_110 could not be optimized because driver core_inst/iface[0].mac[0].mac_rx_fifo_inst/mem_reg_bram_1_CASOREGIMUXEN_B_cooolgate_en_gate_219 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[0].interface_inst/port[0].port_inst/dma_psdpram_rx_inst/i___1_n_0 could not be optimized because driver core_inst/iface[0].interface_inst/port[0].port_inst/dma_psdpram_rx_inst/i___1 could not be replicated
INFO: [Physopt 32-117] Net core_inst/dma_if_mux_data_inst/genblk1[2].out_fifo_half_full_reg_reg could not be optimized because driver core_inst/dma_if_mux_data_inst/i___83 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].mac[0].mac_rx_fifo_inst/mem_reg_bram_1_CASOREGIMUXEN_B_cooolgate_en_sig_111 could not be optimized because driver core_inst/iface[1].mac[0].mac_rx_fifo_inst/mem_reg_bram_1_CASOREGIMUXEN_B_cooolgate_en_gate_238 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].mac[0].mac_tx_fifo_inst/mem_reg_0_i_1__5_n_0 could not be optimized because driver core_inst/iface[1].mac[0].mac_tx_fifo_inst/mem_reg_0_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/init_index_reg_reg[12] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/queue_ram_reg_0_bram_0_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[0].mac[0].mac_tx_fifo_inst/mem_reg_0_i_1__6_n_0 could not be optimized because driver core_inst/iface[0].mac[0].mac_tx_fifo_inst/mem_reg_0_i_1__6 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].mac[0].mac_tx_fifo_inst/mem_reg_0_i_3__5_n_0 could not be optimized because driver core_inst/iface[1].mac[0].mac_tx_fifo_inst/mem_reg_0_i_3__5 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[0].mac[0].rx_reg/pipe_reg[0].reg_inst/s_axis_tready_reg_reg_1 could not be optimized because driver core_inst/iface[0].mac[0].rx_reg/pipe_reg[0].reg_inst/mem_reg_bram_1_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/ADDRBWRADDR[0] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/queue_ram_addr_pipeline_reg[0][1]_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/ADDRBWRADDR[5] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/queue_ram_addr_pipeline_reg[0][7]_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/ADDRBWRADDR[0] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/queue_ram_addr_pipeline_reg[0][0]_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/ADDRBWRADDR[1] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/queue_ram_addr_pipeline_reg[0][2]_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[0].mac[0].mac_tx_fifo_inst/mem_reg_0_i_3__6_n_0 could not be optimized because driver core_inst/iface[0].mac[0].mac_tx_fifo_inst/mem_reg_0_i_3__6 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/ADDRBWRADDR[6] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/queue_ram_addr_pipeline_reg[0][8]_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/ADDRBWRADDR[7] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/queue_ram_addr_pipeline_reg[0][9]_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/ADDRBWRADDR[8] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/queue_ram_addr_pipeline_reg[0][11]_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/ADDRBWRADDR[4] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/queue_ram_addr_pipeline_reg[0][6]_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/ADDRBWRADDR[3] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/queue_ram_addr_pipeline_reg[0][5]_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/ADDRBWRADDR[1] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/queue_ram_addr_pipeline_reg[0][3]_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/ADDRBWRADDR[2] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/queue_ram_addr_pipeline_reg[0][10]_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/ADDRBWRADDR[2] could not be optimized because driver core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/doorbell_fifo/queue_ram_addr_pipeline_reg[0][4]_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/data_fifo/data_in_axis_tready could not be optimized because driver core_inst/iface[0].interface_inst/port[0].port_inst/tx_checksum_inst/data_fifo/mem_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].mac[0].mac_rx_fifo_inst/mem_reg_bram_1_i_3__2_n_0 could not be optimized because driver core_inst/iface[1].mac[0].mac_rx_fifo_inst/mem_reg_bram_1_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net core_inst/iface[1].mac[0].mac_rx_fifo_inst/mem_reg_bram_0_i_1__2_n_0 could not be optimized because driver core_inst/iface[1].mac[0].mac_rx_fifo_inst/mem_reg_bram_0_i_1__2 could not be replicated
INFO: [Physopt 32-46] Identified 34 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/ren1[0] was not replicated.
INFO: [Physopt 32-571] Net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/ren1[1] was not replicated.
INFO: [Physopt 32-571] Net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/wen1[0] was not replicated.
INFO: [Physopt 32-571] Net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/waddr1[8] was not replicated.
INFO: [Physopt 32-571] Net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/raddr1[2] was not replicated.
INFO: [Physopt 32-571] Net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/wen1[1] was not replicated.
INFO: [Physopt 32-571] Net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/raddr1[0] was not replicated.
INFO: [Physopt 32-571] Net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/raddr1[1] was not replicated.
INFO: [Physopt 32-571] Net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/waddr1[7] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 14 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8089.938 ; gain = 0.000 ; free physical = 12953 ; free virtual = 74633
INFO: [Physopt 32-527] Pass 1: Identified 2 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell core_inst/iface[0].interface_inst/port[0].port_inst/tx_desc_fifo/mem_reg_0. 39 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/iface[1].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/mem_reg_bram_2. 4 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 43 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 8089.938 ; gain = 0.000 ; free physical = 12953 ; free virtual = 74633
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8089.938 ; gain = 0.000 ; free physical = 12959 ; free virtual = 74639

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           81  |           1139  |                  1220  |           0  |           1  |  00:00:04  |
|  Equivalent Driver Rewiring                       |            0  |              6  |                    85  |           0  |           1  |  00:00:22  |
|  Very High Fanout                                 |           22  |              0  |                     3  |           0  |           1  |  00:00:08  |
|  Fanout                                           |           11  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           14  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           43  |              0  |                     2  |           0  |           1  |  00:00:05  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          171  |           1145  |                  1319  |           0  |          11  |  00:00:40  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1455bc431

Time (s): cpu = 00:11:59 ; elapsed = 00:07:18 . Memory (MB): peak = 8089.938 ; gain = 1925.871 ; free physical = 12964 ; free virtual = 74645
SLR(matching) [0-1]       0     7    11     6   955   361    97     0     1     0     0     0  Total:  1438
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 2.3 Global Placement Core | Checksum: 1fcfd81eb

Time (s): cpu = 00:13:03 ; elapsed = 00:07:51 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12823 ; free virtual = 74503
Phase 2 Global Placement | Checksum: 1fcfd81eb

Time (s): cpu = 00:13:03 ; elapsed = 00:07:51 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12991 ; free virtual = 74671

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17cf3bb1c

Time (s): cpu = 00:13:27 ; elapsed = 00:08:02 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12992 ; free virtual = 74672

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]       0     3    35    97   847   358    97     0     1     0     0     0  Total:  1438
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 198ca2557

Time (s): cpu = 00:14:13 ; elapsed = 00:08:20 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12916 ; free virtual = 74596

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fc116fd7

Time (s): cpu = 00:14:18 ; elapsed = 00:08:25 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12944 ; free virtual = 74624

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1021a1332

Time (s): cpu = 00:14:24 ; elapsed = 00:08:30 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12946 ; free virtual = 74626

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18bd0f8b0

Time (s): cpu = 00:14:57 ; elapsed = 00:08:42 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12946 ; free virtual = 74626

Phase 3.6 Small Shape DP

Phase 3.6.1 splitSLRCrossingNets
SLR(matching) [0-1]       0    21    63   100   803   355    96     1     1     0     0     0  Total:  1440
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.6.1 splitSLRCrossingNets | Checksum: a1ce3bbd

Time (s): cpu = 00:15:02 ; elapsed = 00:08:46 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12943 ; free virtual = 74623
Phase 3.6 Small Shape DP | Checksum: ee9a2150

Time (s): cpu = 00:16:34 ; elapsed = 00:09:35 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12656 ; free virtual = 74336

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11c62559c

Time (s): cpu = 00:16:44 ; elapsed = 00:09:45 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12667 ; free virtual = 74347

Phase 3.8 Fast Optimization
Phase 3.8 Fast Optimization | Checksum: 8a5ae440

Time (s): cpu = 00:19:16 ; elapsed = 00:10:32 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12656 ; free virtual = 74337
Phase 3 Detail Placement | Checksum: 8a5ae440

Time (s): cpu = 00:19:18 ; elapsed = 00:10:33 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12657 ; free virtual = 74337

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:168]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:330]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11f9f88b9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.302 | TNS=-6.953 |
Phase 1 Physical Synthesis Initialization | Checksum: f189767d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12649 ; free virtual = 74329
INFO: [Place 46-33] Processed net pcie_user_reset_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: b26cce5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12648 ; free virtual = 74328
Phase 4.1.1.1 BUFG Insertion | Checksum: 11f9f88b9

Time (s): cpu = 00:21:57 ; elapsed = 00:11:29 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12662 ; free virtual = 74343

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 11f9f88b9

Time (s): cpu = 00:21:59 ; elapsed = 00:11:30 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12662 ; free virtual = 74342
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.163. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.163. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1c8478210

Time (s): cpu = 00:23:29 ; elapsed = 00:12:56 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12643 ; free virtual = 74324

Time (s): cpu = 00:23:29 ; elapsed = 00:12:56 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12652 ; free virtual = 74332
Phase 4.1 Post Commit Optimization | Checksum: 1c8478210

Time (s): cpu = 00:23:30 ; elapsed = 00:12:57 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12652 ; free virtual = 74332
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12643 ; free virtual = 74323

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20feaaf67

Time (s): cpu = 00:24:06 ; elapsed = 00:13:27 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12695 ; free virtual = 74375

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                4x4|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|      South|                4x4|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|       East|                4x4|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                4x4|                4x4|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20feaaf67

Time (s): cpu = 00:24:08 ; elapsed = 00:13:28 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12701 ; free virtual = 74381
Phase 4.3 Placer Reporting | Checksum: 20feaaf67

Time (s): cpu = 00:24:09 ; elapsed = 00:13:29 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12701 ; free virtual = 74381

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12702 ; free virtual = 74383

Time (s): cpu = 00:24:09 ; elapsed = 00:13:29 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12702 ; free virtual = 74383
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1edd5c5d1

Time (s): cpu = 00:24:10 ; elapsed = 00:13:31 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12702 ; free virtual = 74382
Ending Placer Task | Checksum: 166321869

Time (s): cpu = 00:24:10 ; elapsed = 00:13:31 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 12702 ; free virtual = 74382
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 41 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:24:33 ; elapsed = 00:13:41 . Memory (MB): peak = 8218.000 ; gain = 2053.934 ; free physical = 13308 ; free virtual = 74989
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 13030 ; free virtual = 74953
INFO: [Common 17-1381] The checkpoint '/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 13253 ; free virtual = 74988
INFO: [runtcl-4] Executing : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.81 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 13204 ; free virtual = 74939
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 13256 ; free virtual = 74991
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:01 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 13252 ; free virtual = 74990
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 13174 ; free virtual = 74913

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.163 | TNS=-1.094 |
Phase 1 Physical Synthesis Initialization | Checksum: 122fb841d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12912 ; free virtual = 74650
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.163 | TNS=-1.094 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 122fb841d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12905 ; free virtual = 74644

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.163 | TNS=-1.094 |
INFO: [Physopt 32-702] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_rq_seq_num_vld0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/i___1200_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.156 | TNS=-1.066 |
INFO: [Physopt 32-702] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/i___1200_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg176_out.  Re-placed instance core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/i___1200_i_2
INFO: [Physopt 32-735] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg176_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.147 | TNS=-0.868 |
INFO: [Physopt 32-662] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg_reg[4].  Did not re-place instance core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg_reg[4]
INFO: [Physopt 32-702] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_av_reg.  Re-placed instance core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg[5]_i_3
INFO: [Physopt 32-735] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_av_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.682 |
INFO: [Physopt 32-702] Processed net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_rq_seq_num1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_av_reg.  Did not re-place instance core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg[5]_i_3
INFO: [Physopt 32-710] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg[5]_i_1_n_0. Critical path length was reduced through logic transformation on cell core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_av_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.092 | TNS=-0.184 |
INFO: [Physopt 32-663] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg176_out.  Re-placed instance core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/i___1200_i_2
INFO: [Physopt 32-735] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg176_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-0.162 |
INFO: [Physopt 32-663] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg176_out.  Re-placed instance core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/i___1200_i_2
INFO: [Physopt 32-735] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg176_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.026 | TNS=-0.046 |
INFO: [Physopt 32-702] Processed net core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/queue_ram_reg_0_bram_0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/finish_ptr_reg[0].  Did not re-place instance core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/finish_ptr_reg0_reg_rep_rep[0]
INFO: [Physopt 32-572] Net core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/finish_ptr_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/finish_ptr_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/queue_ram_addr_pipeline_reg[0][3]_i_2_n_0.  Did not re-place instance core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/queue_ram_addr_pipeline_reg[0][3]_i_2
INFO: [Physopt 32-735] Processed net core_inst/iface[0].interface_inst/port[0].port_inst/tx_scheduler_inst/rr_fifo/queue_ram_addr_pipeline_reg[0][3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.005 | TNS=-0.005 |
INFO: [Physopt 32-662] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg176_out.  Did not re-place instance core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/i___1200_i_2
INFO: [Physopt 32-710] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/i___1200_n_0. Critical path length was reduced through logic transformation on cell core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/i___1200_comp.
INFO: [Physopt 32-735] Processed net core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_rd_inst/active_tx_count_reg176_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 122fb841d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12889 ; free virtual = 74628

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 122fb841d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12889 ; free virtual = 74628
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12897 ; free virtual = 74636
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12896 ; free virtual = 74635
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.018 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.181  |          1.094  |            0  |              0  |                     8  |           0  |           2  |  00:00:12  |
|  Total          |          0.181  |          1.094  |            0  |              0  |                     8  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12894 ; free virtual = 74633
Ending Physical Synthesis Task | Checksum: 256d090bf

Time (s): cpu = 00:01:20 ; elapsed = 00:00:49 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12894 ; free virtual = 74633
INFO: [Common 17-83] Releasing license: Implementation
210 Infos, 41 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:01 ; elapsed = 00:01:33 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 13194 ; free virtual = 74933
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12887 ; free virtual = 74864
INFO: [Common 17-1381] The checkpoint '/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/impl_1/fpga_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 13121 ; free virtual = 74915
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a8a4ffd4 ConstDB: 0 ShapeSum: 8134787e RouteDB: 47a32d57

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12758 ; free virtual = 74551
Phase 1 Build RT Design | Checksum: 1c6db30b0

Time (s): cpu = 00:02:16 ; elapsed = 00:00:34 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12729 ; free virtual = 74522
Post Restoration Checksum: NetGraph: 6e05ef0e NumContArr: 7eea89d3 Constraints: 39e75f8c Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 126d7d86d

Time (s): cpu = 00:02:18 ; elapsed = 00:00:36 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12571 ; free virtual = 74364

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 126d7d86d

Time (s): cpu = 00:02:19 ; elapsed = 00:00:37 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12570 ; free virtual = 74364

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 194135d28

Time (s): cpu = 00:02:39 ; elapsed = 00:00:52 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12545 ; free virtual = 74339

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d1b654e0

Time (s): cpu = 00:04:03 ; elapsed = 00:01:22 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12448 ; free virtual = 74242
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.124  | TNS=0.000  | WHS=-0.450 | THS=-845.689|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1e1510548

Time (s): cpu = 00:07:20 ; elapsed = 00:02:10 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12396 ; free virtual = 74190
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.124  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1d1f0cbaf

Time (s): cpu = 00:07:23 ; elapsed = 00:02:11 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12391 ; free virtual = 74185
Phase 2 Router Initialization | Checksum: 2859e092c

Time (s): cpu = 00:07:23 ; elapsed = 00:02:12 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12391 ; free virtual = 74185

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00121131 %
  Global Horizontal Routing Utilization  = 0.00105498 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 156734
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 138461
  Number of Partially Routed Nets     = 18273
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2859e092c

Time (s): cpu = 00:07:32 ; elapsed = 00:02:16 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12388 ; free virtual = 74182
Phase 3 Initial Routing | Checksum: 29a601e25

Time (s): cpu = 00:09:18 ; elapsed = 00:03:06 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12234 ; free virtual = 74028

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.30|   16x16|      1.11|     4x4|      0.18|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.19|     8x8|      0.78|     4x4|      0.12|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.05|     4x4|      0.15|     4x4|      0.28|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.10|     4x4|      0.25|     8x8|      0.30|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X4Y548->INT_X11Y571 (CLEM_X4Y548->DSP_X11Y570)
	INT_X8Y568->INT_X11Y571 (CMAC_X7Y540->DSP_X11Y570)
	INT_X8Y564->INT_X11Y567 (CMAC_X7Y540->DSP_X11Y565)
	INT_X8Y560->INT_X11Y563 (CMAC_X7Y540->DSP_X11Y560)
	INT_X8Y556->INT_X11Y559 (CMAC_X7Y540->DSP_X11Y555)
INFO: [Route 35-580] Design has 256 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|            pcie_user_clk |pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[133]/D|
|            pcie_user_clk |pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[22]/D|
|            pcie_user_clk |pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[162]/D|
|            pcie_user_clk |pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[0]/D|
|            pcie_user_clk |pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[183]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21912
 Number of Nodes with overlaps = 2115
 Number of Nodes with overlaps = 381
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.409 | TNS=-13.743| WHS=-0.087 | THS=-1.544 |

Phase 4.1 Global Iteration 0 | Checksum: 19d312122

Time (s): cpu = 00:17:48 ; elapsed = 00:07:04 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12232 ; free virtual = 74027

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.307 | TNS=-7.768 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c19095d1

Time (s): cpu = 00:19:13 ; elapsed = 00:08:09 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12241 ; free virtual = 74035

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.243 | TNS=-5.877 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 14b727e1f

Time (s): cpu = 00:20:35 ; elapsed = 00:09:11 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12211 ; free virtual = 74005

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.201 | TNS=-3.665 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: d7966d67

Time (s): cpu = 00:21:40 ; elapsed = 00:10:03 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12225 ; free virtual = 74020

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 346
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.131 | TNS=-1.622 | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1b2fb42cb

Time (s): cpu = 00:23:13 ; elapsed = 00:11:13 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12229 ; free virtual = 74023

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.125 | TNS=-1.173 | WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 205a9e162

Time (s): cpu = 00:24:26 ; elapsed = 00:12:11 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12227 ; free virtual = 74022

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.125 | TNS=-0.931 | WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 18429e711

Time (s): cpu = 00:25:13 ; elapsed = 00:12:47 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12232 ; free virtual = 74026
Phase 4 Rip-up And Reroute | Checksum: 18429e711

Time (s): cpu = 00:25:14 ; elapsed = 00:12:48 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12232 ; free virtual = 74026

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1868c0487

Time (s): cpu = 00:26:22 ; elapsed = 00:13:13 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12230 ; free virtual = 74025
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.125 | TNS=-0.931 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 7669dd39

Time (s): cpu = 00:26:33 ; elapsed = 00:13:16 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12226 ; free virtual = 74021

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 7669dd39

Time (s): cpu = 00:26:34 ; elapsed = 00:13:16 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12226 ; free virtual = 74021
Phase 5 Delay and Skew Optimization | Checksum: 7669dd39

Time (s): cpu = 00:26:34 ; elapsed = 00:13:17 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12226 ; free virtual = 74021

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b8ed00b2

Time (s): cpu = 00:27:25 ; elapsed = 00:13:35 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12221 ; free virtual = 74015
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.074 | TNS=-0.192 | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ba0cf7db

Time (s): cpu = 00:27:26 ; elapsed = 00:13:36 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12221 ; free virtual = 74016
Phase 6 Post Hold Fix | Checksum: ba0cf7db

Time (s): cpu = 00:27:27 ; elapsed = 00:13:37 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12221 ; free virtual = 74016

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.13886 %
  Global Horizontal Routing Utilization  = 3.58117 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 89.6714%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X53Y458 -> INT_X53Y458
   INT_X55Y455 -> INT_X55Y455
   INT_X55Y432 -> INT_X55Y432
   INT_X53Y429 -> INT_X53Y429
South Dir 1x1 Area, Max Cong = 87.2038%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X55Y404 -> INT_X55Y404
East Dir 1x1 Area, Max Cong = 85.5769%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X38Y354 -> INT_X38Y354
West Dir 1x1 Area, Max Cong = 91.3462%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X99Y325 -> INT_X99Y325
   INT_X100Y322 -> INT_X100Y322
   INT_X100Y320 -> INT_X100Y320
   INT_X100Y315 -> INT_X100Y315
   INT_X100Y314 -> INT_X100Y314

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 9841e21e

Time (s): cpu = 00:27:34 ; elapsed = 00:13:39 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12206 ; free virtual = 74001

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9841e21e

Time (s): cpu = 00:27:35 ; elapsed = 00:13:39 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12204 ; free virtual = 73998

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y20/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y21/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y22/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y23/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y28/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y29/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y30/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y31/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y32/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y33/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y34/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y35/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y5/COM0_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y5/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y7/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y7/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y8/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y8/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X0Y1/COM0_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[8].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X0Y8/COM0_REFCLKOUT1
Phase 9 Depositing Routes | Checksum: 9841e21e

Time (s): cpu = 00:27:54 ; elapsed = 00:13:53 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12192 ; free virtual = 73987
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.11|     8x8|      0.39|     2x2|      0.04|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.09|     8x8|      0.34|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     2x2|      0.05|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.06|     8x8|      0.16|     8x8|      0.12|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.78|     8x8|      2.93|     4x4|      0.50|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.48|     8x8|      1.98|     4x4|      0.34|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.14|     4x4|      0.39|     8x8|      0.82|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.25|     4x4|      0.59|     8x8|      0.79|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.074 | TNS=-0.192 | WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 9841e21e

Time (s): cpu = 00:27:57 ; elapsed = 00:13:54 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12214 ; free virtual = 74008
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 9.55014e-12 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.074 | TNS=-0.192 | WHS=0.010 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 9841e21e

Time (s): cpu = 00:30:45 ; elapsed = 00:14:44 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12025 ; free virtual = 73819

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.074 | TNS=-0.192 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.030. Path group: pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK. Processed net: pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[49].
INFO: [Physopt 32-952] Improved path group WNS = -0.011. Path group: pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK. Processed net: pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[49].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK. Processed net: pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[14].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK. Processed net: pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/fifo_in_data_valid[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK. Processed net: pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[14]_i_1__0_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.011 | TNS=-0.050 | WHS=0.010 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 1b4f78ef1

Time (s): cpu = 00:31:47 ; elapsed = 00:15:04 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 11987 ; free virtual = 73781
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 11986 ; free virtual = 73781
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.011 | TNS=-0.050 | WHS=0.010 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 1b02de398

Time (s): cpu = 00:31:51 ; elapsed = 00:15:08 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12039 ; free virtual = 73834
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:31:52 ; elapsed = 00:15:08 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12395 ; free virtual = 74190
INFO: [Common 17-83] Releasing license: Implementation
265 Infos, 42 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:33:02 ; elapsed = 00:15:34 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12395 ; free virtual = 74190
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12037 ; free virtual = 74140
INFO: [Common 17-1381] The checkpoint '/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12312 ; free virtual = 74179
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:38 ; elapsed = 00:00:23 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12308 ; free virtual = 74174
INFO: [runtcl-4] Executing : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:168]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:330]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:58 ; elapsed = 00:00:45 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12308 ; free virtual = 74174
INFO: [runtcl-4] Executing : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:168]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga.xdc:330]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
283 Infos, 45 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:00 ; elapsed = 00:00:51 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12150 ; free virtual = 74031
INFO: [runtcl-4] Executing : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 12060 ; free virtual = 73963
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 8218.000 ; gain = 0.000 ; free physical = 11954 ; free virtual = 73858
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon May 10 05:06:50 2021...
[Mon May 10 05:07:05 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:42:11 . Memory (MB): peak = 2343.328 ; gain = 0.000 ; free physical = 17096 ; free virtual = 79000
# exit
INFO: [Common 17-206] Exiting Vivado at Mon May 10 05:07:05 2021...
echo "open_project fpga.xpr" > generate_bit.tcl
echo "open_run impl_1" >> generate_bit.tcl
echo "write_bitstream -force fpga.bit" >> generate_bit.tcl
echo "exit" >> generate_bit.tcl
vivado -nojournal -nolog -mode batch -source generate_bit.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source generate_bit.tcl
# open_project fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2319.410 ; gain = 27.750 ; free physical = 17100 ; free virtual = 79004
# open_run impl_1
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-1-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.211 ; gain = 0.000 ; free physical = 15929 ; free virtual = 77834
INFO: [Netlist 29-17] Analyzing 3628 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Power 33-23] Power model is not available for startupe3_inst
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 5197.258 ; gain = 0.000 ; free physical = 13806 ; free virtual = 75711
Restored from archive | CPU: 14.320000 secs | Memory: 194.445671 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 5197.258 ; gain = 0.000 ; free physical = 13805 ; free virtual = 75710
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5197.258 ; gain = 0.000 ; free physical = 13826 ; free virtual = 75731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1426 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1279 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 82 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 15 instances

open_run: Time (s): cpu = 00:03:00 ; elapsed = 00:02:31 . Memory (MB): peak = 5197.258 ; gain = 2877.848 ; free physical = 13827 ; free virtual = 75731
# write_bitstream -force fpga.bit
Command: write_bitstream -force fpga.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'cmac_usplus_0' (cmac_usplus_core) was generated with multiple features:
        IP feature 'cmac_an_lt@2020.05' was enabled using a design_linking license.
        IP feature 'cmac_usplus@2020.05' was enabled using a bought license.
    IP core 'cmac_usplus_1' (cmac_usplus_core) was generated with multiple features:
        IP feature 'cmac_an_lt@2020.05' was enabled using a design_linking license.
        IP feature 'cmac_usplus@2020.05' was enabled using a bought license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC FLBO-1] Pblock overlap: pblock_eth overlaps with pblock_slr1:35.56%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_pcie overlaps with pblock_slr1:56.91%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_slr1 overlaps with pblock_eth:21.94%, pblock_pcie:62.40%.
WARNING: [DRC FLBP-1] Pblock partition: A LUT6 and an associated MUXF7 are not placed together in the same Pblock because of conflicting Pblock constraints. This may cause sub-optimal timing results. The driver pin core_inst/dma_if_mux_inst/dma_if_mux_wr_inst/tlp_count_reg[10]_i_2/O is in Pblock pblock_slr1. The driven pin core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_wr_inst/tlp_count_reg_reg[10]_i_1/I0 is in Pblock pblock_pcie.
WARNING: [DRC FLBP-1] Pblock partition: A LUT6 and an associated MUXF7 are not placed together in the same Pblock because of conflicting Pblock constraints. This may cause sub-optimal timing results. The driver pin core_inst/dma_if_mux_inst/dma_if_mux_wr_inst/tlp_count_reg[11]_i_2/O is in Pblock pblock_slr1. The driven pin core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_wr_inst/tlp_count_reg_reg[11]_i_1/I0 is in Pblock pblock_pcie.
WARNING: [DRC FLBP-1] Pblock partition: A LUT6 and an associated MUXF7 are not placed together in the same Pblock because of conflicting Pblock constraints. This may cause sub-optimal timing results. The driver pin core_inst/dma_if_mux_inst/dma_if_mux_wr_inst/tlp_count_reg[12]_i_2/O is in Pblock pblock_slr1. The driven pin core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_wr_inst/tlp_count_reg_reg[12]_i_1/I0 is in Pblock pblock_pcie.
WARNING: [DRC FLBP-1] Pblock partition: A LUT6 and an associated MUXF7 are not placed together in the same Pblock because of conflicting Pblock constraints. This may cause sub-optimal timing results. The driver pin core_inst/dma_if_mux_inst/dma_if_mux_wr_inst/tlp_count_reg[5]_i_2/O is in Pblock pblock_slr1. The driven pin core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_wr_inst/tlp_count_reg_reg[5]_i_1/I0 is in Pblock pblock_pcie.
WARNING: [DRC FLBP-1] Pblock partition: A LUT6 and an associated MUXF7 are not placed together in the same Pblock because of conflicting Pblock constraints. This may cause sub-optimal timing results. The driver pin core_inst/dma_if_mux_inst/dma_if_mux_wr_inst/tlp_count_reg[6]_i_2/O is in Pblock pblock_slr1. The driven pin core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_wr_inst/tlp_count_reg_reg[6]_i_1/I0 is in Pblock pblock_pcie.
WARNING: [DRC FLBP-1] Pblock partition: A LUT6 and an associated MUXF7 are not placed together in the same Pblock because of conflicting Pblock constraints. This may cause sub-optimal timing results. The driver pin core_inst/dma_if_mux_inst/dma_if_mux_wr_inst/tlp_count_reg[7]_i_2/O is in Pblock pblock_slr1. The driven pin core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_wr_inst/tlp_count_reg_reg[7]_i_1/I0 is in Pblock pblock_pcie.
WARNING: [DRC FLBP-1] Pblock partition: A LUT6 and an associated MUXF7 are not placed together in the same Pblock because of conflicting Pblock constraints. This may cause sub-optimal timing results. The driver pin core_inst/dma_if_mux_inst/dma_if_mux_wr_inst/tlp_count_reg[8]_i_2/O is in Pblock pblock_slr1. The driven pin core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_wr_inst/tlp_count_reg_reg[8]_i_1/I0 is in Pblock pblock_pcie.
WARNING: [DRC FLBP-1] Pblock partition: A LUT6 and an associated MUXF7 are not placed together in the same Pblock because of conflicting Pblock constraints. This may cause sub-optimal timing results. The driver pin core_inst/dma_if_mux_inst/dma_if_mux_wr_inst/tlp_count_reg[9]_i_2/O is in Pblock pblock_slr1. The driven pin core_inst/dma_if_pcie_us_inst/dma_if_pcie_us_wr_inst/tlp_count_reg_reg[9]_i_1/I0 is in Pblock pblock_pcie.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_cpl_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/iface[1].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_2 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC RTSTAT-10] No routable loads: 3 net(s) have no routable loads. The problem bus(es) and/or net(s) are core_inst/iface[1].mac[0].tx_reg/pipe_reg[0].reg_inst/m_axis_tvalid_reg_reg_rep_0, core_inst/iface[0].mac[0].tx_reg/pipe_reg[1].reg_inst/s_axis_tready_reg_rep_i_1__3_n_0, and core_inst/iface[1].mac[0].tx_reg/pipe_reg[0].reg_inst/s_axis_tready_reg_rep_i_1__19_n_0.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 108 Warnings, 22 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "52AA52C0" for option USR_ACCESS
TIMESTAMP = Mon May 10 05:11:00 2021

Creating bitmap...
Creating bitstream...
Bitstream compression saved 162688128 bits.
Bitstream compression saved 133787008 bits.
Bitstream compression saved 74016608 bits.
Writing bitstream ./fpga.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 108 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:09:07 ; elapsed = 00:05:57 . Memory (MB): peak = 6709.266 ; gain = 1512.008 ; free physical = 13516 ; free virtual = 75453
# exit
INFO: [Common 17-206] Exiting Vivado at Mon May 10 05:15:57 2021...
mkdir -p rev
EXT=bit; COUNT=100; \
while [ -e rev/fpga_rev$COUNT.$EXT ]; \
do COUNT=$((COUNT+1)); done; \
cp fpga.bit rev/fpga_rev$COUNT.$EXT; \
echo "Output: rev/fpga_rev$COUNT.$EXT";
Output: rev/fpga_rev101.bit
make[1]: Leaving directory '/home/giray/projects/corundum/fpga/mqnic/XUPP3R/fpga_100g/fpga'
