

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:600.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default9e11f6fdde5822d3491c5285aa62e2ae  /tmp/tmp.fjJ9euHVHy/histo__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.fjJ9euHVHy/histo__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.fjJ9euHVHy/histo__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.fjJ9euHVHy/histo__SIZE1_1 > _cuobjdump_complete_output_V2H9FX"
Parsing file _cuobjdump_complete_output_V2H9FX
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_4nIGvo | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1e5elP

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 16559
gpu_sim_insn = 5500864
gpu_ipc =     332.1978
gpu_tot_sim_cycle = 16559
gpu_tot_sim_insn = 5500864
gpu_tot_ipc =     332.1978
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14837
gpu_stall_icnt2sh    = 14437
gpu_total_sim_rate=550086
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 378 (0.496), PendingHit = 184 (0.241)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 894, Miss = 445 (0.498), PendingHit = 221 (0.247)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 438 (0.431), PendingHit = 224 (0.22)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 444 (0.437), PendingHit = 304 (0.299)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1528, Miss = 825 (0.54), PendingHit = 255 (0.167)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1398, Miss = 850 (0.608), PendingHit = 215 (0.154)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1020, Miss = 435 (0.426), PendingHit = 273 (0.268)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1524, Miss = 891 (0.585), PendingHit = 197 (0.129)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 441 (0.434), PendingHit = 265 (0.261)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1528, Miss = 850 (0.556), PendingHit = 310 (0.203)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1020, Miss = 447 (0.438), PendingHit = 278 (0.273)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1528, Miss = 912 (0.597), PendingHit = 160 (0.105)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 434 (0.427), PendingHit = 252 (0.248)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 373 (0.49), PendingHit = 184 (0.241)
total_dl1_misses=8163
total_dl1_accesses=16028
total_dl1_miss_rate= 0.509296
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 5820416
gpgpu_n_tot_w_icount = 181888
gpgpu_n_icache_hits = 104640
gpgpu_n_icache_misses = 3934
gpgpu_n_l1dcache_read_hits = 4543
gpgpu_n_l1dcache_read_misses = 11485
gpgpu_n_l1dcache_write_accesses = 0
gpgpu_n_l1dcache_wirte_misses = 0
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 2688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 58505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8291
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 518144
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 55446
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:97812	W0_Idle:53618	W0_Scoreboard:52686	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:177280
maxmrqlatency = 196 
maxdqlatency = 0 
maxmflatency = 818 
averagemflatency = 316 
max_icnt2mem_latency = 439 
max_icnt2sh_latency = 31 
mrq_lat_table:1629 	127 	144 	227 	650 	796 	508 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	501 	2270 	4541 	993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:158 	3953 	406 	376 	403 	507 	976 	1485 	195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:78 	3345 	2008 	2705 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	5 	7 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         5         4         4         4         4         4         4         4         4         4         7         4         6         7         4 
dram[1]:         9         6         4         4         4         4         4         5         4         4         4         8         4         6         5         2 
dram[2]:        10         7         4         4         4         4         4         4         4         4         4        10         4         5         4         3 
dram[3]:         7         8         4         4         4         4         4         4         4         4         4        10         4         4         6         5 
dram[4]:         8         7         4         6         4         4         5         5         4         4         3        10         6         4         5         4 
maximum service time to same row:
dram[0]:      3581      7937      1534      2037      8490      7191      1568     10075      6304      1556     10048      6328      1570      7303      7001      1528 
dram[1]:      4361      7846      1543      1732      8393      7228      1568     10092      6326      1555     10061      6282      1532      7287      6318      1530 
dram[2]:      5985      8132      1559      1705      8398      7249      1565     10041      6370      1535     10084      6015      1725      7069      5892      1532 
dram[3]:      5575      8230      1540      4784      8335      7101      1701     10040      6317      1537     10084      5869      1755      7138      5912      1524 
dram[4]:      4703      8073      1539      2042      8475      7529      1663     10076      6633      1554     10049      6317      1768      7187      5606      1526 
average row accesses per activate:
dram[0]:  3.857143  2.370370  2.030303  2.600000  3.000000  2.206897  2.052632  3.166667  2.000000  1.870968  2.133333  2.166667  1.837838  4.800000  2.750000  1.882353 
dram[1]:  3.375000  2.233333  1.970588  2.700000  2.318182  2.310345  2.333333  2.733333  2.031250  1.794118  2.307692  2.275862  1.969697  4.800000  2.161290  1.477273 
dram[2]:  5.200000  2.193548  1.777778  2.076923  2.941176  1.888889  2.615385  2.866667  2.461539  1.848485  2.307692  2.266667  2.000000  5.200000  2.370370  1.789474 
dram[3]:  2.600000  2.481482  1.805556  1.846154  2.428571  1.914286  2.266667  2.647059  2.166667  1.935484  2.142857  2.125000  1.937500  3.500000  2.321429  1.888889 
dram[4]:  3.250000  2.370370  1.914286  2.750000  2.500000  2.206897  2.312500  3.000000  2.193548  1.583333  1.941176  2.031250  2.407408  3.250000  2.344828  1.969697 
average row locality = 4121/1875 = 2.197867
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        64        67        26        54        64        39        38        68        58        32        65        68        24        66        64 
dram[1]:        27        67        67        27        51        67        35        41        65        61        30        66        65        24        67        65 
dram[2]:        26        68        64        27        50        68        34        43        64        61        30        68        62        26        64        68 
dram[3]:        26        67        65        24        51        67        34        45        65        60        30        68        62        28        65        68 
dram[4]:        26        64        67        22        55        64        37        42        68        57        33        65        65        26        68        65 
total reads: 4121
bank skew: 68/22 = 3.09
chip skew: 825/823 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        621       498       693       639       414       681       697       418       662       729       308       600       738       489       508       728
dram[1]:        474       477       736       711       419       676       685       431       704       757       306       637       721       487       528       757
dram[2]:        489       517       746       709       440       720       725       429       694       741       317       653       713       503       537       740
dram[3]:        582       523       815      1657       457       816       854       458       753       813       328       722       851       523       552       852
dram[4]:        536       505       710       691       420       726       735       433       702       742       316       657       774       479       514       767
maximum mf latency per bank:
dram[0]:        498       509       593       524       399       682       688       315       611       625       350       588       690       429       738       661
dram[1]:        514       573       665       521       449       606       606       341       697       616       316       609       707       436       641       646
dram[2]:        519       501       672       523       451       663       580       363       665       627       322       634       706       483       818       640
dram[3]:        626       559       746       638       572       676       810       413       780       712       351       709       817       504       702       796
dram[4]:        638       518       603       538       456       714       577       378       651       597       335       631       693       484       685       719

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16559 n_nop=14195 n_act=366 n_pre=350 n_req=824 n_rd=1648 n_write=0 bw_util=0.199
n_activity=5159 dram_eff=0.6389
bk0: 54a 15905i bk1: 128a 15612i bk2: 134a 15112i bk3: 52a 15676i bk4: 108a 15787i bk5: 128a 15048i bk6: 78a 15509i bk7: 76a 15890i bk8: 136a 15156i bk9: 116a 15271i bk10: 64a 15846i bk11: 130a 15289i bk12: 136a 15055i bk13: 48a 15690i bk14: 132a 14901i bk15: 128a 13328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.15067
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16559 n_nop=14155 n_act=385 n_pre=369 n_req=825 n_rd=1650 n_write=0 bw_util=0.1993
n_activity=5248 dram_eff=0.6288
bk0: 54a 15838i bk1: 134a 15556i bk2: 134a 15107i bk3: 54a 15619i bk4: 102a 15725i bk5: 134a 15055i bk6: 70a 15559i bk7: 82a 15840i bk8: 130a 15123i bk9: 122a 15083i bk10: 60a 15896i bk11: 132a 15291i bk12: 130a 15091i bk13: 48a 15640i bk14: 134a 14929i bk15: 130a 13165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.19862
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16559 n_nop=14189 n_act=370 n_pre=354 n_req=823 n_rd=1646 n_write=0 bw_util=0.1988
n_activity=5214 dram_eff=0.6314
bk0: 52a 15886i bk1: 136a 15669i bk2: 128a 15036i bk3: 54a 15659i bk4: 100a 15788i bk5: 136a 15157i bk6: 68a 15524i bk7: 86a 15803i bk8: 128a 15152i bk9: 122a 15236i bk10: 60a 15963i bk11: 136a 15307i bk12: 124a 14987i bk13: 52a 15748i bk14: 128a 14936i bk15: 136a 13339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.24307
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16559 n_nop=14155 n_act=385 n_pre=369 n_req=825 n_rd=1650 n_write=0 bw_util=0.1993
n_activity=5272 dram_eff=0.6259
bk0: 52a 15821i bk1: 134a 15607i bk2: 130a 15176i bk3: 48a 15636i bk4: 102a 15745i bk5: 134a 15165i bk6: 68a 15552i bk7: 90a 15757i bk8: 130a 15167i bk9: 120a 15104i bk10: 60a 15822i bk11: 136a 15258i bk12: 124a 15015i bk13: 56a 15633i bk14: 130a 14798i bk15: 136a 13207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.30757
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16559 n_nop=14183 n_act=372 n_pre=356 n_req=824 n_rd=1648 n_write=0 bw_util=0.199
n_activity=5171 dram_eff=0.6374
bk0: 52a 15889i bk1: 128a 15593i bk2: 134a 15211i bk3: 44a 15756i bk4: 110a 15752i bk5: 128a 15086i bk6: 74a 15525i bk7: 84a 15839i bk8: 136a 15187i bk9: 114a 15150i bk10: 66a 15884i bk11: 130a 15356i bk12: 130a 15163i bk13: 52a 15710i bk14: 136a 15017i bk15: 130a 13141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.26481
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1669, Miss = 824 (0.494), PendingHit = 7 (0.00419)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1670, Miss = 825 (0.494), PendingHit = 9 (0.00539)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1674, Miss = 823 (0.492), PendingHit = 6 (0.00358)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1789, Miss = 825 (0.461), PendingHit = 9 (0.00503)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1657, Miss = 824 (0.497), PendingHit = 2 (0.00121)
L2 Cache Total Miss Rate = 0.487

icnt_total_pkts_mem_to_simt=41883
icnt_total_pkts_simt_to_mem=8459

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 57.9441
% Accepted packets = 0 at node 0 (avg = 0.0112736)
lat(1) = 57.9441;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0503971 0.0504273 0.0505481 0.0578857 0.0500347 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 11.2111
% Accepted packets = 0 at node 14 (avg = 0.0549869)
lat(2) = 11.2111;
thru(2,:) = [ 0.0591841 0.0694205 0.0683637 0.0692696 0.127034 0.130809 0.0679107 0.136999 0.0688166 0.130809 0.0697225 0.14017 0.0677598 0.0584292 0 0 0 0 0 0 0 0 0 ];
% latency change    = 4.16844
% throughput change = 0.794976
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 57.9441 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0112736 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 4866 564 107 56 49 38 34 35 29 21 35 19 22 19 14 7 32 10 18 6 22 7 16 3 11 4 20 2 13 8 18 5 13 3 10 3 11 5 16 3 11 6 16 4 16 4 10 2 13 5 10 7 12 5 9 5 12 7 9 8 9 3 6 1 13 3 5 6 9 4 14 5 16 5 15 3 12 4 9 4 7 2 8 4 13 4 15 5 11 4 7 9 13 5 10 7 11 4 6 4 14 6 16 4 15 5 11 0 10 3 9 2 12 3 12 5 10 3 13 1 11 4 9 1 7 1 7 2 7 4 6 4 9 5 12 0 9 2 12 5 13 2 7 4 9 3 8 4 13 4 6 2 10 4 7 2 7 3 8 4 8 1 12 2 8 3 12 5 15 5 10 0 6 4 12 3 7 4 7 2 15 3 16 3 16 3 16 4 12 3 6 2 13 2 7 3 14 4 13 3 5 3 8 3 11 3 16 1 9 2 14 3 6 3 9 4 9 0 13 0 10 4 14 2 11 3 6 5 14 0 12 3 7 4 17 2 14 6 15 3 11 1 11 1 18 3 12 2 16 3 21 0 24 2 15 3 5 3 6 3 16 4 15 2 11 3 12 2 15 4 17 3 26 3 17 4 14 1 8 1 13 1 12 4 12 4 10 2 14 3 10 1 11 0 11 3 3 0 9 1 13 0 5 1 7 2 8 1 11 1 10 1 4 1 8 1 13 5 7 1 4 1 6 2 8 1 9 4 7 4 7 0 8 0 3 1 3 2 2 3 4 2 6 1 3 0 2 1 7 0 4 1 3 0 7 1 4 0 2 0 4 1 2 0 4 0 3 3 3 0 4 2 8 2 7 2 4 1 3 0 2 2 3 1 4 0 4 0 0 0 3 0 6 0 1 0 9 0 5 0 1 1 0 0 1 0 2 0 2 0 1 0 1 1 1 0 3 0 3 0 1 0 0 0 1 0 1 0 1 0 1 0 3 0 3 0 0 0 2 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 2 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 1 0 0 0 0 0 0 1 0 0 0 1 1 0 0 0 0 0 2 0 0 0 0 0 0 1 0 0 0 0 0 1 0 2 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 3 0 6 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 2 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (8459 samples)
traffic_manager/hop_stats_freq = [ 0 8459 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 11.2111 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0549869 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 78 2 2 2574 812 235 435 598 284 130 104 149 214 112 1286 91 55 73 76 597 28 28 31 39 207 12 13 18 8 70 5 5 6 6 41 1 2 2 3 10 2 5 1 0 3 0 0 0 0 1 1 1 1 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (8459 samples)
traffic_manager/hop_stats_freq = [ 0 8459 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 550086 (inst/sec)
gpgpu_simulation_rate = 1655 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 2 
gpu_sim_cycle = 238082
gpu_sim_insn = 15893670
gpu_ipc =      66.7571
gpu_tot_sim_cycle = 254641
gpu_tot_sim_insn = 21394534
gpu_tot_ipc =      84.0184
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 712908
gpu_stall_icnt2sh    = 14997
gpu_total_sim_rate=198097
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5094, Miss = 4543 (0.892), PendingHit = 186 (0.0365)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3060, Miss = 2452 (0.801), PendingHit = 221 (0.0722)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5348, Miss = 4648 (0.869), PendingHit = 235 (0.0439)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4626, Miss = 3730 (0.806), PendingHit = 313 (0.0677)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3694, Miss = 2858 (0.774), PendingHit = 256 (0.0693)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5730, Miss = 4887 (0.853), PendingHit = 219 (0.0382)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5352, Miss = 4522 (0.845), PendingHit = 286 (0.0534)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5134, Miss = 4220 (0.822), PendingHit = 200 (0.039)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3182, Miss = 2490 (0.783), PendingHit = 265 (0.0833)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4416, Miss = 3398 (0.769), PendingHit = 505 (0.114)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5352, Miss = 4549 (0.85), PendingHit = 290 (0.0542)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5860, Miss = 4961 (0.847), PendingHit = 162 (0.0276)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3182, Miss = 2409 (0.757), PendingHit = 252 (0.0792)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2928, Miss = 2470 (0.844), PendingHit = 186 (0.0635)
total_dl1_misses=52137
total_dl1_accesses=62958
total_dl1_miss_rate= 0.828124
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 22693376
gpgpu_n_tot_w_icount = 709168
gpgpu_n_icache_hits = 368800
gpgpu_n_icache_misses = 16533
gpgpu_n_l1dcache_read_hits = 7245
gpgpu_n_l1dcache_read_misses = 55713
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 55728
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 2680389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 52265
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1553984
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3498476
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2677330
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4185336	W0_Idle:1047448	W0_Scoreboard:123132	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:32955	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:671605
maxmrqlatency = 612 
maxdqlatency = 0 
maxmflatency = 2155 
averagemflatency = 749 
max_icnt2mem_latency = 4147 
max_icnt2sh_latency = 254640 
mrq_lat_table:50066 	4056 	3919 	6402 	23881 	47864 	63328 	40260 	7030 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	536 	6371 	28387 	141984 	29440 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:192 	6087 	1593 	3123 	18254 	32786 	23825 	29949 	60337 	31324 	395 	46 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:78 	43165 	5943 	2921 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12343 	21457 	40345 	80295 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	8 	31 	452 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        21        21        36        19        26        31        26        40        40        24        24        21        49        22        26        48 
dram[1]:        21        19        43        25        26        25        23        41        43        28        30        20        60        24        23        39 
dram[2]:        32        20        51        25        22        25        23        41        26        29        28        21        43        21        26        38 
dram[3]:        26        22        39        32        18        24        21        45        33        25        26        21        31        20        26        23 
dram[4]:        34        22        60        24        26        27        23        47        23        34        20        30        52        21        31        33 
maximum service time to same row:
dram[0]:      4066      7937      7494      7938     14727      7191      7737     10075      8652      3617     10048      6328      4174      7303      7001      6074 
dram[1]:      4361     10803      7699      5872     11065      7228      8970     10092     10257      2270     10061      6282      4269      7287      6318      6098 
dram[2]:      5985      8132      8065      6559     15940      7249      9068     10041      6370      2410     10084      6015      4262      7069      5892      3993 
dram[3]:      9654      9551      8117      7423     14661      7226      2601     10040      6317      2966     10084      5869      2572      7138      5912      3991 
dram[4]:     12011     10888      9031      4259     11385      7529      8577     10076      6633      3034     10049      6317      5391      7187      5606      4418 
average row accesses per activate:
dram[0]:  3.948925  4.113388  4.286944  4.351470  4.247682  4.305177  3.948652  4.160950  4.167539  3.891995  4.025674  4.072682  3.984655  4.108037  4.338028  4.057693 
dram[1]:  3.916335  4.128066  4.068306  4.341142  4.133075  4.184697  3.873418  4.206077  4.109961  4.001309  4.162199  4.073418  3.927573  4.043081  4.223129  4.049383 
dram[2]:  3.690088  4.044000  4.109439  4.282421  4.244063  4.164258  3.990897  4.278155  4.286104  3.924165  4.096053  4.114796  4.024740  4.024516  4.214674  4.043419 
dram[3]:  3.861619  4.046543  4.080163  4.237823  4.285141  4.299320  4.127717  4.342975  4.462305  4.109626  4.065360  4.019950  4.010349  4.019305  4.007752  4.059864 
dram[4]:  3.953146  4.056300  4.159218  4.489329  4.386831  4.471510  4.313117  4.390821  4.350757  4.049268  4.160478  4.173969  4.029831  3.938209  4.206200  4.162465 
average row locality = 246845/59851 = 4.124325
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1239      1287      1261      1229      1317      1305      1251      1292      1310      1264      1300      1359      1292      1276      1306      1258 
dram[1]:      1242      1304      1268      1235      1318      1311      1241      1304      1305      1252      1287      1341      1277      1266      1308      1257 
dram[2]:      1242      1306      1277      1239      1323      1305      1237      1286      1287      1249      1287      1343      1275      1277      1315      1273 
dram[3]:      1254      1305      1278      1225      1314      1293      1223      1282      1287      1262      1291      1352      1285      1285      1320      1281 
dram[4]:      1249      1292      1258      1210      1308      1290      1235      1292      1301      1254      1307      1356      1290      1285      1327      1269 
total reads: 102643
bank skew: 1359/1210 = 1.12
chip skew: 20546/20516 = 1.00
number of total write accesses:
dram[0]:      1699      1724      1727      1730      1890      1855      1825      1862      1874      1799      1836      1891      1824      1842      1774      1696 
dram[1]:      1707      1726      1710      1730      1881      1861      1819      1880      1872      1805      1818      1877      1814      1831      1796      1695 
dram[2]:      1699      1727      1727      1733      1894      1864      1832      1867      1859      1804      1826      1883      1816      1842      1787      1707 
dram[3]:      1704      1738      1725      1733      1887      1867      1815      1871      1850      1812      1819      1872      1815      1838      1782      1703 
dram[4]:      1704      1734      1720      1735      1890      1849      1823      1865      1862      1787      1830      1883      1817      1838      1794      1703 
total reads: 144202
bank skew: 1894/1695 = 1.12
chip skew: 28867/28822 = 1.00
average mf latency per bank:
dram[0]:        621       624       626       630       621       632       638       617       619       635       623       622       634       635       626       639
dram[1]:        628       640       638       631       622       640       656       625       626       631       629       637       645       637       632       634
dram[2]:        646       646       630       643       624       637       653       628       625       650       638       642       647       636       640       644
dram[3]:        632       620       620       627       623       633       640       636       618       637       621       633       634       639       626       633
dram[4]:        600       599       603       617       594       616       619       603       592       622       606       604       614       614       590       610
maximum mf latency per bank:
dram[0]:       1876      1649      1710      1732      1573      1689      1698      1694      1857      1557      1900      1604      1868      1607      1677      1888
dram[1]:       1722      1916      1558      1523      1655      2042      1699      1797      1717      1634      1566      1608      2002      1636      1560      1721
dram[2]:       1778      2155      1532      1712      1673      1757      1648      1755      1572      1662      1527      1883      1953      1813      1809      2001
dram[3]:       1809      2025      1630      1558      1672      1698      1782      1811      1789      1588      1667      1716      1684      1754      1648      1618
dram[4]:       1547      1638      1519      1620      1544      1678      1635      1903      1718      1585      1512      1651      1865      1617      1489      1662

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254641 n_nop=159262 n_act=11987 n_pre=11971 n_req=49394 n_rd=41092 n_write=30329 bw_util=0.561
n_activity=240248 dram_eff=0.5946
bk0: 2478a 179093i bk1: 2574a 176329i bk2: 2522a 173365i bk3: 2458a 175065i bk4: 2634a 177003i bk5: 2610a 171724i bk6: 2502a 173381i bk7: 2584a 174787i bk8: 2620a 170776i bk9: 2528a 167159i bk10: 2600a 171173i bk11: 2718a 166261i bk12: 2584a 161727i bk13: 2552a 159183i bk14: 2612a 145966i bk15: 2516a 107613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9478
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254641 n_nop=159165 n_act=12072 n_pre=12056 n_req=49338 n_rd=41032 n_write=30316 bw_util=0.5604
n_activity=240683 dram_eff=0.5929
bk0: 2484a 180339i bk1: 2608a 176843i bk2: 2536a 174345i bk3: 2470a 174899i bk4: 2636a 177262i bk5: 2622a 172699i bk6: 2482a 173153i bk7: 2608a 174954i bk8: 2610a 171576i bk9: 2504a 168465i bk10: 2574a 171837i bk11: 2682a 167252i bk12: 2554a 163590i bk13: 2532a 159516i bk14: 2616a 146979i bk15: 2514a 108552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.959
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254641 n_nop=159126 n_act=12070 n_pre=12054 n_req=49388 n_rd=41042 n_write=30349 bw_util=0.5607
n_activity=240939 dram_eff=0.5926
bk0: 2484a 178851i bk1: 2612a 176511i bk2: 2554a 174256i bk3: 2478a 175026i bk4: 2646a 177460i bk5: 2610a 172405i bk6: 2474a 173308i bk7: 2572a 174149i bk8: 2574a 171237i bk9: 2498a 168711i bk10: 2574a 173279i bk11: 2686a 166315i bk12: 2550a 162174i bk13: 2554a 160685i bk14: 2630a 146833i bk15: 2546a 107909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0499
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254641 n_nop=159332 n_act=11973 n_pre=11957 n_req=49368 n_rd=41074 n_write=30305 bw_util=0.5606
n_activity=240859 dram_eff=0.5927
bk0: 2508a 180578i bk1: 2610a 177888i bk2: 2556a 174544i bk3: 2450a 174882i bk4: 2628a 176850i bk5: 2586a 173007i bk6: 2446a 174259i bk7: 2564a 174879i bk8: 2574a 171032i bk9: 2524a 168743i bk10: 2582a 171754i bk11: 2704a 167366i bk12: 2570a 162090i bk13: 2570a 160543i bk14: 2640a 147922i bk15: 2562a 108803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9158
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254641 n_nop=159775 n_act=11752 n_pre=11736 n_req=49357 n_rd=41046 n_write=30332 bw_util=0.5606
n_activity=240421 dram_eff=0.5938
bk0: 2498a 180960i bk1: 2584a 177791i bk2: 2516a 175285i bk3: 2420a 175987i bk4: 2616a 177299i bk5: 2580a 172175i bk6: 2470a 174571i bk7: 2584a 175152i bk8: 2602a 171823i bk9: 2508a 169755i bk10: 2614a 172524i bk11: 2712a 166596i bk12: 2580a 163124i bk13: 2570a 159673i bk14: 2654a 147516i bk15: 2538a 110279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7892
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41572, Miss = 20546 (0.494), PendingHit = 16235 (0.391)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41530, Miss = 20516 (0.494), PendingHit = 16211 (0.39)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41549, Miss = 20521 (0.494), PendingHit = 16249 (0.391)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41678, Miss = 20537 (0.493), PendingHit = 16228 (0.389)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41583, Miss = 20523 (0.494), PendingHit = 16220 (0.39)
L2 Cache Total Miss Rate = 0.494

icnt_total_pkts_mem_to_simt=421388
icnt_total_pkts_simt_to_mem=362352

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 284.008
% Accepted packets = 0 at node 0 (avg = 0.0323138)
lat(3) = 284.008;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.14867 0.148579 0.148611 0.14864 0.148718 0 0 0 0 ];
% latency change    = 0.960525
% throughput change = 0.701651
Traffic 1 Stat
%=================================
% Average latency = 2.21961
% Accepted packets = 0 at node 14 (avg = 0.0346525)
lat(4) = 2.21961;
thru(4,:) = [ 0.0747664 0.0364854 0.0752809 0.0603365 0.0367899 0.0732333 0.0738844 0.0608195 0.0369474 0.0475551 0.0740314 0.0733593 0.0361389 0.037378 0 0 0 0 0 0 0 0 0 ];
% latency change    = 126.954
% throughput change = 0.0674879
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 170.976 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0217937 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 1812 1870 333 264 197 172 169 178 170 166 202 224 290 383 487 1881 2547 1546 1733 1661 1925 1800 1870 1951 2059 1949 2019 1905 2019 1901 1924 1820 1814 1752 1780 1711 1599 1590 1646 1607 1496 1408 1469 1393 1297 1381 1276 1248 1219 1136 1114 1118 1051 1033 1015 970 945 923 959 914 878 818 846 821 767 674 695 652 670 678 630 627 639 569 594 592 548 553 566 520 542 573 467 474 477 454 472 482 460 394 441 385 417 386 385 343 365 384 373 317 358 327 313 294 317 290 302 241 254 283 272 246 274 250 246 243 245 240 202 211 235 207 218 221 212 231 206 196 217 183 220 197 210 170 208 202 195 193 184 189 166 174 196 180 166 200 200 183 179 155 179 197 182 177 177 157 175 195 170 189 162 193 197 179 189 180 188 201 181 175 162 180 177 173 170 172 183 159 156 179 191 166 177 202 161 154 171 168 154 182 169 184 162 174 173 160 151 149 148 164 147 167 154 156 155 154 129 160 178 159 141 164 154 154 145 164 132 143 136 155 153 126 166 154 151 164 144 158 179 176 161 144 142 153 150 150 158 128 152 122 168 161 175 139 140 159 145 161 164 155 164 134 168 159 151 141 135 123 122 151 172 140 141 139 134 141 114 141 114 141 156 142 126 133 136 151 133 132 109 138 122 125 121 132 117 155 132 125 136 118 136 124 119 116 128 119 137 130 120 129 124 128 141 129 120 140 111 116 99 115 109 157 112 124 119 110 110 113 106 124 138 109 130 124 115 115 123 122 127 113 110 124 113 133 123 126 113 95 100 111 115 124 117 108 117 122 91 121 94 120 126 126 116 116 125 109 117 109 109 116 115 127 110 102 113 112 142 97 119 94 102 115 117 114 104 117 112 105 114 107 112 106 130 117 118 104 125 110 122 106 109 120 115 112 114 97 131 124 128 133 125 109 120 108 145 115 141 105 129 109 115 135 107 132 117 111 96 87 116 103 114 128 121 95 117 96 115 103 92 80 94 95 106 105 111 93 95 101 107 96 95 117 100 117 105 77 83 81 102 82 115 100 97 85 98 88 80 98 116 108 95 112 113 109 105 128 101 109 133 115 116 124 113 97 111 117 125 129 117 112 139 118 107 135 94 101 97 102 107 114 103 115 100 95 95 92 96 107 96 96 100 109 100 104 81 106 92 88 107 84 82 69 105 87 96 79 106 83 104 89 102 105 85 91 109 120 88 101 92 102 88 107 105 99 95 104 117 82 109 110 101 83 89 89 109 110 85 92 93 110 97 93 97 104 109 96 58 100 101 101 104 82 81 94 86 77 81 94 79 98 93 89 79 91 83 81 105 83 73 64 95 88 72 84 91 82 71 63 89 98 102 83 100 85 103 95 85 76 73 92 78 84 92 86 69 76 84 74 104 80 87 94 90 83 96 72 69 74 73 82 84 91 96 84 85 86 81 77 89 63 70 80 80 66 75 70 76 70 93 77 79 91 69 85 74 90 71 81 84 72 80 89 66 89 93 90 93 77 64 90 78 81 90 81 69 85 77 86 76 79 87 71 72 95 78 65 83 83 80 69 82 55 71 78 67 64 70 66 91 82 70 82 70 72 94 86 81 65 82 74 84 80 66 64 97 87 85 83 85 63 68 85 74 84 68 81 62 86 62 86 63 85 66 85 67 65 55 73 55 54 68 54 65 68 71 67 66 65 65 57 76 61 79 45 67 56 81 56 71 53 64 66 58 54 75 49 56 70 82 45 70 64 63 80 54 68 67 65 63 55 52 55 47 42 73 71 78 60 57 68 65 70 39 53 65 78 56 60 51 64 62 62 56 61 55 60 53 46 64 43 53 51 48 48 60 62 65 72 52 59 51 46 48 47 55 57 49 35 55 42 56 52 59 58 66 39 49 48 41 47 44 42 55 55 56 51 57 57 57 41 60 51 47 44 53 59 59 49 52 57 66 67 63 42 62 45 50 40 60 70 58 53 57 68 65 41 45 50 56 42 67 54 34 63 62 54 52 60 57 45 59 50 52 49 66 77 72 67 59 42 55 28 46 45 45 48 49 31 51 44 56 41 47 46 56 55 49 37 44 43 51 63 51 43 43 45 43 42 56 33 52 47 54 43 35 38 40 32 45 32 53 38 47 49 49 44 43 31 37 54 43 47 40 38 42 44 67 44 44 54 57 52 50 63 50 55 68 43 48 45 58 56 40 37 51 41 56 46 45 43 49 43 45 29 38 37 44 40 42 37 36 39 45 30 51 38 49 38 41 48 54 40 45 43 41 46 53 34 11001 ];
Traffic[0]class1Average hops = 1 (207912 samples)
traffic_manager/hop_stats_freq = [ 0 207912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 6.71537 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.0448197 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 139731 6583 1693 2670 36945 6332 1066 1632 904 888 304 156 139 107 81 96 37 20 12 16 8 11 4 7 1 1 2 2 0 0 4 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (207912 samples)
traffic_manager/hop_stats_freq = [ 0 207912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 48 sec (108 sec)
gpgpu_simulation_rate = 198097 (inst/sec)
gpgpu_simulation_rate = 2357 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 503197
gpu_sim_insn = 157206464
gpu_ipc =     312.4153
gpu_tot_sim_cycle = 757838
gpu_tot_sim_insn = 178600998
gpu_tot_ipc =     235.6717
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 974410
gpu_stall_icnt2sh    = 1035437
gpu_total_sim_rate=371311
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134574, Miss = 34593 (0.257), PendingHit = 99468 (0.739)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132740, Miss = 32566 (0.245), PendingHit = 99659 (0.751)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134828, Miss = 34714 (0.257), PendingHit = 99521 (0.738)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133914, Miss = 33748 (0.252), PendingHit = 99454 (0.743)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133102, Miss = 32906 (0.247), PendingHit = 99484 (0.747)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135218, Miss = 34955 (0.259), PendingHit = 99507 (0.736)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134896, Miss = 34604 (0.257), PendingHit = 99576 (0.738)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134414, Miss = 34236 (0.255), PendingHit = 99326 (0.739)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132726, Miss = 32556 (0.245), PendingHit = 99579 (0.75)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133968, Miss = 33466 (0.25), PendingHit = 99825 (0.745)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134768, Miss = 34583 (0.257), PendingHit = 99508 (0.738)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135340, Miss = 35011 (0.259), PendingHit = 99452 (0.735)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132782, Miss = 32489 (0.245), PendingHit = 99634 (0.75)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132408, Miss = 32520 (0.246), PendingHit = 99436 (0.751)
total_dl1_misses=472947
total_dl1_accesses=1875678
total_dl1_miss_rate= 0.252147
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 3243, 3173, 3221, 3193, 3221, 3263, 3235, 3179, 3095, 3193, 3109, 3221, 3249, 3207, 3179, 3165, 3165, 3081, 3207, 3179, 3165, 3193, 3165, 3179, 3207, 3165, 3151, 3207, 3277, 3123, 3249, 3123, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1493, 1535, 1493, 1563, 1493, 1493, 1521, 1493, 1465, 1563, 1395, 1535, 1507, 1577, 1563, 1563, 1619, 1605, 1605, 1563, 1563, 1605, 1577, 1647, 1521, 1549, 1507, 1479, 1591, 1591, 1535, 1535, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 
gpgpu_n_tot_thrd_icount = 225359360
gpgpu_n_tot_w_icount = 7042480
gpgpu_n_icache_hits = 4035118
gpgpu_n_icache_misses = 19305
gpgpu_n_l1dcache_read_hits = 9302
gpgpu_n_l1dcache_read_misses = 1866376
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 592688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 5645755
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 673779
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 33768768
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37863916
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5547584
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6586604	W0_Idle:1633286	W0_Scoreboard:4808150	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5182537
maxmrqlatency = 1312 
maxdqlatency = 0 
maxmflatency = 2155 
averagemflatency = 371 
max_icnt2mem_latency = 4147 
max_icnt2sh_latency = 254640 
mrq_lat_table:181859 	19743 	25539 	36552 	68991 	83114 	81858 	43854 	7340 	77 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	9552 	336902 	306998 	145339 	29441 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:278 	335328 	22045 	77936 	116004 	83793 	52097 	49284 	61049 	31324 	395 	46 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:78 	261615 	191753 	213789 	6556 	2 	0 	0 	0 	0 	0 	0 	0 	0 	12343 	21457 	40345 	80295 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	538 	504 	453 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        36        32        32        32        32        40        40        32        32        32        49        32        34        48 
dram[1]:        32        32        43        32        32        32        32        41        43        34        32        32        60        32        40        39 
dram[2]:        32        32        51        32        32        32        32        41        32        32        32        32        43        32        36        38 
dram[3]:        32        32        39        32        32        32        32        45        33        32        32        32        32        32        39        32 
dram[4]:        34        32        60        32        32        32        32        47        32        34        32        32        52        32        32        33 
maximum service time to same row:
dram[0]:     25614     25574     25391     21103     20943     20961     19011     21953     21715     21854     22023     21771     21927     22074     22068     25540 
dram[1]:     25104     25729     25462     21018     20845     20949     18840     22125     21715     21781     21892     21702     21869     22071     22147     25368 
dram[2]:     25582     25679     25620     21016     21339     21091     18876     21969     21694     21792     22037     22186     21829     22186     22071     25538 
dram[3]:     25489     25845     25637     21077     21298     20996     18905     22060     21792     21794     21969     22054     21846     22015     22084     25457 
dram[4]:     25578     25675     25683     20993     21330     20963     19014     21912     21718     21805     21905     22125     21990     21927     22127     25609 
average row accesses per activate:
dram[0]:  5.094605  5.057471  5.302908  5.351417  5.369729  5.324568  5.133186  5.229228  5.088489  5.078388  5.029496  5.076483  5.091441  5.211236  5.207270  5.115024 
dram[1]:  5.003837  5.089931  5.183544  5.294636  5.226138  5.100430  5.084733  5.255762  5.139637  5.159583  5.182563  5.145667  4.919858  5.100587  5.154844  5.116680 
dram[2]:  4.869110  5.188724  5.115504  5.311949  5.463190  5.225569  5.265306  5.354421  5.413528  5.037846  5.167656  5.191630  5.069445  5.151515  5.062922  5.211615 
dram[3]:  4.937311  5.243671  5.151800  5.390383  5.308670  5.471858  5.236981  5.472416  5.434985  5.226486  5.263794  5.059455  5.214554  5.070648  5.125853  5.199525 
dram[4]:  5.054911  5.128205  5.236465  5.513762  5.422053  5.486801  5.412773  5.386555  5.344225  5.181886  5.276644  5.175055  5.097579  5.140855  5.146008  5.196982 
average row locality = 548932/105605 = 5.197974
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4785      4844      4806      4816      5177      5156      5107      5155      5164      5097      5123      5179      5104      5083      4925      4808 
dram[1]:      4781      4864      4809      4821      5173      5172      5097      5156      5161      5079      5105      5156      5091      5084      4929      4805 
dram[2]:      4779      4867      4838      4829      5166      5168      5091      5125      5147      5084      5108      5156      5087      5096      4937      4811 
dram[3]:      4801      4858      4826      4817      5152      5155      5078      5139      5135      5101      5113      5159      5104      5092      4945      4829 
dram[4]:      4800      4834      4824      4810      5176      5139      5087      5152      5138      5100      5119      5180      5099      5101      4941      4807 
total reads: 401512
bank skew: 5180/4779 = 1.08
chip skew: 80329/80283 = 1.00
number of total write accesses:
dram[0]:      1731      1756      1759      1793      1954      1931      1869      1894      1909      1835      1868      1923      1856      1874      1808      1729 
dram[1]:      1739      1758      1743      1792      1945      1938      1864      1913      1906      1840      1850      1909      1846      1863      1829      1729 
dram[2]:      1731      1759      1761      1795      1958      1944      1875      1900      1896      1838      1858      1915      1848      1874      1822      1740 
dram[3]:      1736      1770      1758      1797      1951      1942      1861      1904      1887      1845      1851      1904      1847      1870      1816      1738 
dram[4]:      1736      1766      1753      1801      1954      1928      1863      1899      1895      1823      1862      1915      1849      1870      1826      1736 
total reads: 147420
bank skew: 1958/1729 = 1.13
chip skew: 29514/29464 = 1.00
average mf latency per bank:
dram[0]:        542       551       553       597       586       585       593       584       572       566       544       546       550       552       552       563
dram[1]:        541       550       553       592       585       587       598       588       575       557       539       549       553       550       552       556
dram[2]:        544       547       544       593       581       579       589       579       564       557       539       545       546       542       549       554
dram[3]:        546       545       553       595       586       586       591       592       571       561       538       551       546       550       547       554
dram[4]:        526       532       535       587       568       574       583       572       557       550       528       532       536       538       529       540
maximum mf latency per bank:
dram[0]:       1876      1649      1710      1732      1573      1689      1698      1694      1857      1557      1900      1604      1868      1607      1677      1888
dram[1]:       1722      1916      1558      1523      1655      2042      1699      1797      1717      1634      1566      1608      2002      1636      1560      1721
dram[2]:       1778      2155      1532      1712      1673      1757      1648      1755      1572      1662      1527      1883      1953      1813      1809      2001
dram[3]:       1809      2025      1630      1558      1672      1698      1782      1811      1789      1588      1667      1716      1684      1754      1648      1618
dram[4]:       1547      1638      1519      1620      1544      1678      1635      1903      1718      1585      1512      1651      1865      1617      1489      1662

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757838 n_nop=523103 n_act=21241 n_pre=21225 n_req=109818 n_rd=160658 n_write=31611 bw_util=0.5074
n_activity=627931 dram_eff=0.6124
bk0: 9570a 637420i bk1: 9688a 638903i bk2: 9612a 637884i bk3: 9632a 639549i bk4: 10354a 640423i bk5: 10312a 634356i bk6: 10214a 634334i bk7: 10310a 634133i bk8: 10328a 628753i bk9: 10194a 623043i bk10: 10246a 623936i bk11: 10358a 613061i bk12: 10208a 599785i bk13: 10166a 579077i bk14: 9850a 544134i bk15: 9616a 485591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.13534
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757838 n_nop=522930 n_act=21379 n_pre=21363 n_req=109747 n_rd=160566 n_write=31600 bw_util=0.5071
n_activity=629898 dram_eff=0.6101
bk0: 9562a 639521i bk1: 9728a 640519i bk2: 9618a 639900i bk3: 9642a 640282i bk4: 10346a 641473i bk5: 10344a 636383i bk6: 10194a 634671i bk7: 10312a 634854i bk8: 10322a 630117i bk9: 10158a 624481i bk10: 10210a 625271i bk11: 10312a 615076i bk12: 10182a 601979i bk13: 10168a 580002i bk14: 9858a 545597i bk15: 9610a 485102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.04878
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757838 n_nop=523333 n_act=21150 n_pre=21134 n_req=109803 n_rd=160578 n_write=31643 bw_util=0.5073
n_activity=631067 dram_eff=0.6092
bk0: 9558a 639279i bk1: 9734a 640518i bk2: 9676a 639304i bk3: 9658a 640785i bk4: 10332a 642421i bk5: 10336a 636559i bk6: 10182a 635807i bk7: 10250a 634561i bk8: 10294a 630775i bk9: 10168a 625762i bk10: 10216a 627144i bk11: 10312a 614465i bk12: 10174a 601252i bk13: 10192a 581786i bk14: 9874a 547623i bk15: 9622a 486324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.05633
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757838 n_nop=523713 n_act=20968 n_pre=20952 n_req=109781 n_rd=160608 n_write=31597 bw_util=0.5072
n_activity=630424 dram_eff=0.6098
bk0: 9602a 640886i bk1: 9716a 641897i bk2: 9652a 639813i bk3: 9634a 640032i bk4: 10304a 641587i bk5: 10310a 636901i bk6: 10156a 637152i bk7: 10278a 635253i bk8: 10270a 630315i bk9: 10202a 625305i bk10: 10226a 625588i bk11: 10318a 615979i bk12: 10208a 601386i bk13: 10184a 582576i bk14: 9890a 549226i bk15: 9658a 487400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.07319
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757838 n_nop=523884 n_act=20870 n_pre=20854 n_req=109783 n_rd=160614 n_write=31616 bw_util=0.5073
n_activity=629765 dram_eff=0.6105
bk0: 9600a 640638i bk1: 9668a 641182i bk2: 9648a 640354i bk3: 9620a 641070i bk4: 10352a 641499i bk5: 10278a 635990i bk6: 10174a 636209i bk7: 10304a 635155i bk8: 10276a 630770i bk9: 10200a 626509i bk10: 10238a 626149i bk11: 10360a 613800i bk12: 10198a 600816i bk13: 10202a 580530i bk14: 9882a 547946i bk15: 9614a 487726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.01684
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165886, Miss = 80329 (0.484), PendingHit = 31308 (0.189)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165872, Miss = 80283 (0.484), PendingHit = 31261 (0.188)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165821, Miss = 80289 (0.484), PendingHit = 31376 (0.189)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 166048, Miss = 80304 (0.484), PendingHit = 31315 (0.189)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165953, Miss = 80307 (0.484), PendingHit = 31307 (0.189)
L2 Cache Total Miss Rate = 0.484

icnt_total_pkts_mem_to_simt=3529728
icnt_total_pkts_simt_to_mem=984020

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 28.2749
% Accepted packets = 0 at node 0 (avg = 0.0615407)
lat(5) = 28.2749;
thru(5,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.282889 0.282917 0.282848 0.28339 0.28339 0 0 0 0 ];
% latency change    = 0.921499
% throughput change = 0.436918
Traffic 1 Stat
%=================================
% Average latency = 11.1537
% Accepted packets = 0 at node 14 (avg = 0.134287)
lat(6) = 11.1537;
thru(6,:) = [ 0.220575 0.220893 0.220654 0.220416 0.220565 0.220664 0.220734 0.220406 0.220654 0.220664 0.220495 0.220575 0.220724 0.220575 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.53503
% throughput change = 0.541722
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 123.409 (3 samples)
Traffic[0]class0Overall average accepted rate = 0.0350427 (3 samples)
Traffic[0]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 312509 34160 4161 2203 3275 1584 1412 1729 2156 1922 1602 1300 1470 1433 1528 8934 11034 3764 2626 1971 6793 7452 3331 2123 2122 7187 8220 3115 2351 1831 6459 6924 2784 1880 1887 5844 6536 2319 1850 1440 5368 5594 2190 1432 1463 4559 5098 1761 1444 1082 4053 4249 1743 1133 1200 3224 3744 1288 1169 758 2998 3002 1304 807 909 2391 2805 910 900 580 2131 2094 952 613 728 1617 1999 666 700 486 1661 1485 744 404 586 1148 1388 533 623 366 1208 1040 618 383 477 865 1089 363 499 301 903 725 559 260 465 604 760 271 442 222 649 516 444 201 367 445 656 218 394 182 532 372 392 191 328 310 511 167 354 192 423 256 319 174 325 256 432 124 306 154 344 222 292 141 276 204 333 120 308 117 315 187 281 126 237 150 288 99 265 120 298 136 240 102 234 140 274 122 247 103 258 123 230 106 226 100 233 94 228 97 213 99 209 107 233 127 211 100 192 94 195 74 187 76 203 99 189 108 210 92 190 106 172 74 177 84 190 74 173 81 162 67 160 59 163 84 163 69 141 70 148 80 127 72 150 60 142 64 117 78 156 65 131 64 137 78 140 63 147 74 122 62 123 64 118 76 109 60 112 67 124 56 86 65 110 66 118 58 97 49 77 55 87 58 95 62 90 52 95 54 94 61 86 58 114 55 88 59 95 48 88 49 73 62 83 72 77 50 84 63 64 57 66 50 73 56 83 55 89 51 60 61 81 35 76 55 65 63 73 38 77 50 67 50 65 56 76 39 58 40 60 38 57 41 57 50 70 41 53 49 64 51 49 52 59 36 43 37 57 44 56 39 55 42 46 34 62 41 50 42 55 40 35 35 39 28 45 46 37 25 45 35 47 34 36 34 42 39 24 31 40 26 29 26 34 35 34 29 26 27 36 25 29 29 35 32 30 29 31 23 25 24 27 27 25 27 33 13 22 20 29 20 21 16 26 28 22 15 14 23 21 23 20 17 22 16 12 11 27 12 19 15 18 10 11 11 17 16 15 15 18 16 17 12 16 11 14 18 13 8 10 9 14 13 10 6 16 8 11 7 11 9 10 10 10 8 8 7 7 8 12 7 7 11 12 13 10 10 14 8 10 5 7 9 8 3 7 5 6 10 5 9 8 13 8 5 5 8 9 4 11 8 8 9 12 9 9 7 6 3 11 10 5 3 3 9 8 8 6 10 11 4 6 8 6 11 5 7 6 10 3 4 4 3 3 5 6 5 3 7 5 3 6 1 3 2 2 8 3 2 4 2 9 5 5 3 4 3 1 4 2 3 4 1 4 1 0 4 6 3 5 6 3 3 8 2 4 2 5 3 3 5 2 5 3 4 2 1 4 7 5 2 5 3 1 3 1 2 3 3 1 2 3 1 1 5 2 0 1 1 2 2 2 1 3 1 2 1 2 1 1 0 0 0 5 1 0 0 1 1 3 0 0 0 3 0 0 0 0 0 0 0 0 1 1 1 1 0 1 2 3 1 3 1 2 0 1 0 0 1 1 1 2 2 0 0 0 1 1 0 1 0 1 1 2 0 0 1 2 0 0 1 0 0 1 0 0 0 1 1 2 0 0 0 0 1 0 0 0 0 0 0 0 0 2 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (829580 samples)
traffic_manager/hop_stats_freq = [ 0 829580 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 8.19481 (3 samples)
Traffic[1]class0Overall average accepted rate = 0.074642 (3 samples)
Traffic[1]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 171374 47095 13655 47266 45460 22733 17961 14994 13199 14630 11222 117633 6118 5457 5603 4980 37723 1377 1336 1310 1108 11926 284 301 333 265 3764 91 89 90 84 1241 25 27 18 15 486 6 11 11 17 207 3 6 4 3 67 2 2 2 0 43 0 0 0 0 9 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (829580 samples)
traffic_manager/hop_stats_freq = [ 0 829580 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 1 sec (481 sec)
gpgpu_simulation_rate = 371311 (inst/sec)
gpgpu_simulation_rate = 1575 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 86017
gpu_sim_insn = 6755328
gpu_ipc =      78.5348
gpu_tot_sim_cycle = 843855
gpu_tot_sim_insn = 185356326
gpu_tot_ipc =     219.6542
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1176798
gpu_stall_icnt2sh    = 1035625
gpu_total_sim_rate=357830
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136750, Miss = 35489 (0.26), PendingHit = 100636 (0.736)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134916, Miss = 33462 (0.248), PendingHit = 100801 (0.747)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137004, Miss = 35610 (0.26), PendingHit = 100713 (0.735)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136986, Miss = 35028 (0.256), PendingHit = 101110 (0.738)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137070, Miss = 34570 (0.252), PendingHit = 101633 (0.741)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138354, Miss = 36267 (0.262), PendingHit = 101143 (0.731)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138864, Miss = 36268 (0.261), PendingHit = 101708 (0.732)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137486, Miss = 35516 (0.258), PendingHit = 101006 (0.735)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135798, Miss = 33836 (0.249), PendingHit = 101291 (0.746)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138064, Miss = 35194 (0.255), PendingHit = 102085 (0.739)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137904, Miss = 35895 (0.26), PendingHit = 101207 (0.734)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138476, Miss = 36323 (0.262), PendingHit = 101224 (0.731)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135982, Miss = 33833 (0.249), PendingHit = 101419 (0.746)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135544, Miss = 33832 (0.25), PendingHit = 101158 (0.746)
total_dl1_misses=491123
total_dl1_accesses=1919198
total_dl1_miss_rate= 0.255900
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 3243, 3173, 3221, 3193, 3221, 3263, 3235, 3179, 3095, 3193, 3109, 3221, 3249, 3207, 3179, 3165, 3165, 3081, 3207, 3179, 3165, 3193, 3165, 3179, 3207, 3165, 3151, 3207, 3277, 3123, 3249, 3123, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1493, 1535, 1493, 1563, 1493, 1493, 1521, 1493, 1465, 1563, 1395, 1535, 1507, 1577, 1563, 1563, 1619, 1605, 1605, 1563, 1563, 1605, 1577, 1647, 1521, 1549, 1507, 1479, 1591, 1591, 1535, 1535, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 
gpgpu_n_tot_thrd_icount = 232243712
gpgpu_n_tot_w_icount = 7257616
gpgpu_n_icache_hits = 4148750
gpgpu_n_icache_misses = 20733
gpgpu_n_l1dcache_read_hits = 10941
gpgpu_n_l1dcache_read_misses = 1908257
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 216613
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 600976
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 6626527
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 691955
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34465088
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38394348
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6528356
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8023566	W0_Idle:2048340	W0_Scoreboard:4890650	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5397673
maxmrqlatency = 1312 
maxdqlatency = 0 
maxmflatency = 2255 
averagemflatency = 396 
max_icnt2mem_latency = 4147 
max_icnt2sh_latency = 843854 
mrq_lat_table:200166 	21441 	27567 	39758 	77312 	99427 	104237 	57254 	9789 	248 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	9552 	340159 	328260 	199138 	34829 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:293 	337496 	23416 	79378 	122143 	99843 	65089 	62888 	85213 	37116 	496 	46 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:78 	278659 	192857 	213817 	6556 	2 	0 	0 	0 	0 	0 	0 	0 	0 	12343 	21457 	40345 	80295 	0 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	539 	523 	603 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        38        36        80        45        70        40        80        65        35        45        75        49        45        34        48 
dram[1]:        45        32        60        75        50        65        50        80        60        50        54        70        60        32        40        75 
dram[2]:        32        32        51        80        40        70        50        75        55        36        45        68        50        45        50        45 
dram[3]:        35        32        39        80        55        45        50        75        60        32        45        40        55        40        39        55 
dram[4]:        40        42        60        80        55        65        45        75        80        45        45        65        65        34        32        40 
maximum service time to same row:
dram[0]:     25614     25574     25391     21103     20943     20961     19011     21953     21715     21854     22023     21771     21927     22074     22068     25540 
dram[1]:     25104     25729     25462     21018     20845     20949     18840     22125     21715     21781     21892     21702     21869     22071     22147     25368 
dram[2]:     25582     25679     25620     21016     21339     21091     18876     21969     21694     21792     22037     22186     21829     22186     22071     25538 
dram[3]:     25489     25845     25637     21077     21298     20996     18905     22060     21792     21794     21969     22054     21846     22015     22084     25457 
dram[4]:     25578     25675     25683     20993     21330     20963     19014     21912     21718     21805     21905     22125     21990     21927     22127     25609 
average row accesses per activate:
dram[0]:  5.160726  5.031088  5.263842  5.300547  5.283152  5.160306  4.979742  5.246340  5.170412  5.077996  5.095847  5.097439  5.074731  5.010031  4.977041  5.090060 
dram[1]:  5.056542  5.059857  5.135208  5.258130  5.126322  4.977370  4.980947  5.256361  5.207808  5.211864  5.229908  5.094221  4.834445  4.926407  5.041800  5.094000 
dram[2]:  4.924262  5.113891  5.151233  5.306748  5.354315  5.074236  5.169535  5.342243  5.434410  5.023271  5.273809  5.172942  5.051233  5.003129  5.033333  5.192543 
dram[3]:  5.031332  5.089660  5.137816  5.308219  5.283697  5.312418  5.107527  5.497330  5.477015  5.241514  5.245208  4.996919  5.133590  5.035242  5.054803  5.044885 
dram[4]:  5.098078  5.181818  5.255116  5.510291  5.343042  5.366048  5.265889  5.427255  5.346303  5.254104  5.366756  5.204342  5.080533  4.987524  5.077620  5.184407 
average row locality = 637204/123473 = 5.160675
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5181      5242      5190      5230      5583      5522      5483      5539      5548      5445      5443      5529      5456      5435      5301      5192 
dram[1]:      5179      5262      5193      5235      5577      5539      5473      5540      5545      5427      5425      5506      5443      5436      5305      5189 
dram[2]:      5177      5265      5222      5243      5570      5534      5467      5509      5530      5432      5428      5506      5439      5448      5313      5195 
dram[3]:      5199      5256      5210      5233      5556      5521      5454      5523      5519      5449      5433      5511      5456      5444      5321      5213 
dram[4]:      5197      5232      5208      5226      5580      5505      5465      5536      5521      5448      5439      5532      5451      5453      5319      5191 
total reads: 431472
bank skew: 5583/5177 = 1.08
chip skew: 86319/86274 = 1.00
number of total write accesses:
dram[0]:      2493      2526      2511      2530      2664      2590      2629      2703      2735      2563      2532      2632      2557      2556      2503      2438 
dram[1]:      2512      2515      2479      2526      2661      2599      2631      2723      2725      2568      2514      2604      2529      2530      2535      2452 
dram[2]:      2495      2503      2510      2542      2681      2600      2644      2686      2714      2555      2546      2600      2547      2547      2539      2464 
dram[3]:      2509      2521      2507      2517      2676      2607      2621      2712      2702      2581      2503      2599      2537      2557      2519      2430 
dram[4]:      2496      2520      2496      2538      2675      2587      2655      2708      2723      2554      2536      2618      2561      2542      2531      2456 
total reads: 205732
bank skew: 2735/2430 = 1.13
chip skew: 41196/41098 = 1.00
average mf latency per bank:
dram[0]:        551       561       564       609       591       594       597       594       574       568       554       562       564       564       560       571
dram[1]:        550       557       563       601       592       593       601       594       580       563       551       563       565       563       561       564
dram[2]:        548       551       552       596       581       581       590       583       566       559       545       554       555       550       556       560
dram[3]:        553       557       561       601       590       589       592       595       577       566       551       561       555       560       555       562
dram[4]:        531       537       548       593       573       580       587       576       561       553       539       541       546       548       540       548
maximum mf latency per bank:
dram[0]:       1876      1649      1710      1732      2154      1689      1836      1749      1857      1557      1900      1900      1868      1607      1677      1888
dram[1]:       1722      1916      1615      2232      1873      2042      1796      1797      1929      1634      2048      1937      2255      1965      1798      1721
dram[2]:       1778      2155      1693      1712      1674      1757      1648      1755      1633      1662      1527      1883      1953      1813      1809      2001
dram[3]:       1809      2025      1630      1558      1699      1698      1782      1811      1789      1588      1765      1716      1684      1754      1648      1618
dram[4]:       1798      1638      1519      1620      1855      1678      1734      1903      1827      1585      1512      1651      1865      1617      1489      1662

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843855 n_nop=575962 n_act=24878 n_pre=24862 n_req=127481 n_rd=172638 n_write=45515 bw_util=0.517
n_activity=711751 dram_eff=0.613
bk0: 10362a 698717i bk1: 10484a 700518i bk2: 10380a 699285i bk3: 10460a 700423i bk4: 11166a 701076i bk5: 11044a 694266i bk6: 10966a 693231i bk7: 11078a 691803i bk8: 11096a 687619i bk9: 10890a 681531i bk10: 10886a 682169i bk11: 11058a 669713i bk12: 10912a 655581i bk13: 10870a 632376i bk14: 10602a 592720i bk15: 10384a 524521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.99783
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843855 n_nop=575805 n_act=25023 n_pre=25007 n_req=127377 n_rd=172548 n_write=45472 bw_util=0.5167
n_activity=713647 dram_eff=0.611
bk0: 10358a 701047i bk1: 10524a 702581i bk2: 10386a 702529i bk3: 10470a 701587i bk4: 11154a 702590i bk5: 11078a 696167i bk6: 10946a 694203i bk7: 11080a 692750i bk8: 11090a 688572i bk9: 10854a 683295i bk10: 10850a 683767i bk11: 11012a 672601i bk12: 10886a 658359i bk13: 10872a 634408i bk14: 10610a 595322i bk15: 10378a 524253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.89475
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843855 n_nop=576431 n_act=24693 n_pre=24677 n_req=127451 n_rd=172556 n_write=45498 bw_util=0.5168
n_activity=714494 dram_eff=0.6104
bk0: 10354a 700449i bk1: 10530a 702423i bk2: 10444a 701460i bk3: 10486a 701914i bk4: 11140a 703778i bk5: 11068a 697300i bk6: 10934a 696048i bk7: 11018a 693899i bk8: 11060a 691092i bk9: 10864a 685290i bk10: 10856a 686194i bk11: 11012a 672046i bk12: 10878a 658268i bk13: 10896a 635358i bk14: 10626a 596916i bk15: 10390a 526094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.9066
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843855 n_nop=576685 n_act=24570 n_pre=24554 n_req=127396 n_rd=172596 n_write=45450 bw_util=0.5168
n_activity=714013 dram_eff=0.6108
bk0: 10398a 701557i bk1: 10512a 703556i bk2: 10420a 701705i bk3: 10466a 700632i bk4: 11112a 702837i bk5: 11042a 696853i bk6: 10908a 696518i bk7: 11046a 693931i bk8: 11038a 689813i bk9: 10898a 684559i bk10: 10866a 683851i bk11: 11022a 673613i bk12: 10912a 658649i bk13: 10888a 636446i bk14: 10642a 598442i bk15: 10426a 526822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.92303
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843855 n_nop=577102 n_act=24312 n_pre=24296 n_req=127499 n_rd=172606 n_write=45539 bw_util=0.517
n_activity=713015 dram_eff=0.6119
bk0: 10394a 701627i bk1: 10464a 702591i bk2: 10416a 702483i bk3: 10452a 702070i bk4: 11160a 702973i bk5: 11010a 695975i bk6: 10930a 695800i bk7: 11072a 693775i bk8: 11042a 690391i bk9: 10896a 684780i bk10: 10878a 683998i bk11: 11064a 670324i bk12: 10902a 657028i bk13: 10906a 634365i bk14: 10638a 597541i bk15: 10382a 527867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.86542
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182648, Miss = 86319 (0.473), PendingHit = 39118 (0.214)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182638, Miss = 86274 (0.472), PendingHit = 39034 (0.214)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182587, Miss = 86278 (0.473), PendingHit = 39202 (0.215)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182822, Miss = 86298 (0.472), PendingHit = 39068 (0.214)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182723, Miss = 86303 (0.472), PendingHit = 39185 (0.214)
L2 Cache Total Miss Rate = 0.472

icnt_total_pkts_mem_to_simt=3686774
icnt_total_pkts_simt_to_mem=1173330

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 205.579
% Accepted packets = 0 at node 0 (avg = 0.0478447)
lat(7) = 205.579;
thru(7,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.220016 0.220039 0.220039 0.220132 0.220202 0 0 0 0 ];
% latency change    = 0.945745
% throughput change = 1.80672
Traffic 1 Stat
%=================================
% Average latency = 2.24361
% Accepted packets = 0 at node 14 (avg = 0.0396906)
lat(8) = 2.24361;
thru(8,:) = [ 0.0449042 0.0449042 0.0449042 0.0642493 0.0835944 0.0659234 0.0835944 0.0642493 0.0642493 0.0869426 0.0659234 0.0659234 0.0675975 0.0659234 0 0 0 0 0 0 0 0 0 ];
% latency change    = 90.6286
% throughput change = 0.205443
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 143.952 (4 samples)
Traffic[0]class0Overall average accepted rate = 0.0382432 (4 samples)
Traffic[0]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 682 1281 343 358 311 333 154 189 170 207 132 154 176 267 432 1543 1874 779 888 768 740 840 816 654 678 755 705 753 719 668 693 637 632 635 670 645 643 663 629 655 661 647 539 592 585 553 617 637 594 616 577 587 576 573 501 549 490 530 498 494 444 459 447 490 430 439 425 412 394 377 374 377 383 352 339 348 284 305 301 312 298 303 286 292 274 257 244 256 254 229 258 242 239 238 232 205 187 210 192 183 194 167 155 162 182 167 194 150 179 160 150 155 156 156 131 141 141 108 105 117 126 135 94 133 98 89 102 103 98 86 99 80 99 114 81 93 90 84 88 97 95 91 82 82 78 62 65 86 71 82 80 80 80 84 81 83 69 86 63 57 57 70 64 56 54 76 50 71 63 81 63 59 61 62 68 70 63 67 68 75 63 54 75 70 65 52 63 65 58 65 64 54 63 61 59 63 53 73 53 63 51 65 54 60 57 61 52 76 64 66 65 80 53 69 54 58 57 65 45 56 51 54 72 52 47 60 67 45 46 47 41 47 48 45 67 58 48 50 40 46 56 51 57 48 51 56 53 48 50 41 48 48 39 43 42 43 41 58 41 50 53 59 39 61 49 56 49 43 42 56 52 51 48 38 35 41 42 39 44 60 40 44 50 59 47 71 55 61 46 49 42 50 41 39 38 42 49 48 41 43 44 49 49 48 44 50 54 43 50 43 49 52 47 45 43 42 38 47 43 49 40 51 45 60 42 48 53 53 44 71 45 37 50 48 50 60 42 53 59 60 47 47 45 43 54 55 48 52 52 56 41 54 51 35 38 33 41 61 50 43 46 42 58 45 45 59 50 36 55 45 38 48 48 44 32 43 42 39 51 45 46 46 39 42 42 38 51 43 47 47 56 32 36 60 50 39 43 51 53 37 57 38 48 45 43 49 35 49 44 57 37 55 47 36 49 50 42 44 42 48 43 44 47 50 50 46 39 35 34 48 47 46 52 58 47 45 51 46 33 28 41 31 45 44 33 57 48 42 35 43 40 40 39 30 34 39 46 37 41 37 36 37 33 33 23 39 39 33 31 25 42 44 28 44 30 35 31 45 41 39 48 27 35 37 59 47 38 37 26 31 24 41 33 47 35 38 22 31 37 35 43 35 40 33 38 33 31 28 37 35 32 35 32 30 26 30 16 30 45 21 27 26 39 43 42 29 32 34 29 31 32 38 30 34 46 33 31 36 27 33 33 34 30 28 39 36 30 32 39 22 34 24 38 37 37 35 39 37 36 33 41 39 41 26 40 29 38 44 44 46 29 34 30 37 32 33 25 40 25 24 34 31 28 39 25 40 24 30 36 27 28 28 31 34 28 26 38 35 30 19 26 36 23 35 30 27 24 21 29 14 24 26 31 33 39 24 28 26 24 33 29 29 26 29 28 38 20 22 32 30 35 34 20 20 29 26 34 29 23 19 17 27 20 24 23 28 38 16 23 29 12 22 14 27 22 23 21 29 20 27 23 24 18 37 28 27 23 28 26 26 20 34 24 22 23 27 26 20 23 23 22 21 25 27 27 23 19 20 20 26 20 20 22 34 15 23 20 33 23 27 21 20 22 24 29 27 22 21 23 23 29 32 17 37 27 20 23 16 20 24 18 28 19 20 23 33 24 23 21 19 29 20 20 15 21 26 24 27 31 17 15 20 18 23 23 31 25 23 21 23 14 20 31 25 15 31 21 16 20 17 16 13 22 28 22 18 21 25 23 22 17 16 33 22 27 16 29 21 25 11 20 22 14 12 18 23 17 23 16 20 15 29 15 19 16 5 13 14 16 21 12 14 15 15 16 23 20 25 18 9 12 15 14 11 11 14 12 15 11 21 14 17 13 17 16 10 16 13 17 19 13 7 11 8 12 10 11 14 9 19 9 13 17 18 10 10 21 15 16 13 14 15 12 22 12 14 14 8 10 11 14 10 9 14 13 19 12 9 7 9 15 22 16 12 12 20 10 19 13 12 9 16 12 22 17 17 17 13 14 15 8 30 14 17 11 18 12 9 18 9 11 7 13 12 12 15 12 7 15 11 11 6 12 12 10 9 12 8 11 7 11 10 8 10 13 12 6 15 9 8 11 7 7 16 9 9 9 6 9 2 3 6 11 14 8 7 13 15 10 13 11 7 9 13 5 8 7 10 7 11 13 10 13 9 4 6 12 7 6 6 5 7 8 14 10 14 6 7 6 9 4 15 6 5 11 8 9 9 6 12 9 12 12 8 9 7 3 15 1669 ];
Traffic[0]class1Average hops = 1 (913418 samples)
traffic_manager/hop_stats_freq = [ 0 913418 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 6.70701 (4 samples)
Traffic[1]class0Overall average accepted rate = 0.0659042 (4 samples)
Traffic[1]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 57230 3265 923 1531 16450 2488 471 552 291 255 107 58 42 42 25 22 24 19 18 8 1 6 3 0 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (913418 samples)
traffic_manager/hop_stats_freq = [ 0 913418 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 38 sec (518 sec)
gpgpu_simulation_rate = 357830 (inst/sec)
gpgpu_simulation_rate = 1629 (cycle/sec)

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 16422
gpu_sim_insn = 5500864
gpu_ipc =     334.9692
gpu_tot_sim_cycle = 860277
gpu_tot_sim_insn = 190857190
gpu_tot_ipc =     221.8555
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1192048
gpu_stall_icnt2sh    = 1048703
gpu_total_sim_rate=360788
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138278, Miss = 36228 (0.262), PendingHit = 101045 (0.731)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135932, Miss = 33900 (0.249), PendingHit = 101077 (0.744)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137766, Miss = 35994 (0.261), PendingHit = 100949 (0.733)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138512, Miss = 35926 (0.259), PendingHit = 101352 (0.732)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137964, Miss = 35001 (0.254), PendingHit = 101833 (0.738)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139116, Miss = 36652 (0.263), PendingHit = 101299 (0.728)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139626, Miss = 36646 (0.262), PendingHit = 101915 (0.73)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139012, Miss = 36421 (0.262), PendingHit = 101181 (0.728)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137198, Miss = 34559 (0.252), PendingHit = 101667 (0.741)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138830, Miss = 35574 (0.256), PendingHit = 102290 (0.737)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139430, Miss = 36845 (0.264), PendingHit = 101459 (0.728)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139492, Miss = 36764 (0.264), PendingHit = 101494 (0.728)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137252, Miss = 34381 (0.25), PendingHit = 101628 (0.74)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136818, Miss = 34362 (0.251), PendingHit = 101406 (0.741)
total_dl1_misses=499253
total_dl1_accesses=1935226
total_dl1_miss_rate= 0.257982
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 3243, 3173, 3221, 3193, 3221, 3263, 3235, 3179, 3095, 3193, 3109, 3221, 3249, 3207, 3179, 3165, 3165, 3081, 3207, 3179, 3165, 3193, 3165, 3179, 3207, 3165, 3151, 3207, 3277, 3123, 3249, 3123, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1493, 1535, 1493, 1563, 1493, 1493, 1521, 1493, 1465, 1563, 1395, 1535, 1507, 1577, 1563, 1563, 1619, 1605, 1605, 1563, 1563, 1605, 1577, 1647, 1521, 1549, 1507, 1479, 1591, 1591, 1535, 1535, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 238064128
gpgpu_n_tot_w_icount = 7439504
gpgpu_n_icache_hits = 4253390
gpgpu_n_icache_misses = 23923
gpgpu_n_l1dcache_read_hits = 15378
gpgpu_n_l1dcache_read_misses = 1919848
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 216613
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 604112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 6686489
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 700213
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34983232
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38591084
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6588318
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8120561	W0_Idle:2093071	W0_Scoreboard:4937836	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5574953
maxmrqlatency = 1312 
maxdqlatency = 0 
maxmflatency = 2255 
averagemflatency = 396 
max_icnt2mem_latency = 4147 
max_icnt2sh_latency = 843854 
mrq_lat_table:201746 	21576 	27675 	39956 	77917 	100254 	104888 	57600 	9887 	248 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	10132 	342212 	332192 	200831 	34829 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:465 	341178 	23661 	79651 	122636 	100391 	66255 	64332 	85587 	37117 	496 	46 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:177 	282244 	194756 	216406 	6641 	3 	0 	0 	0 	0 	0 	0 	0 	0 	12343 	21457 	40345 	80295 	0 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	9 	547 	533 	609 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        38        36        80        45        70        40        80        65        35        45        75        49        45        34        48 
dram[1]:        45        32        60        75        50        65        50        80        60        50        54        70        60        32        40        75 
dram[2]:        32        32        51        80        40        70        50        75        55        36        45        68        50        45        50        45 
dram[3]:        35        32        39        80        55        45        50        75        60        32        45        40        55        40        39        55 
dram[4]:        40        42        60        80        55        65        45        75        80        45        45        65        65        34        32        40 
maximum service time to same row:
dram[0]:     25614     25574     25391     21103     20943     20961     19011     21953     21715     21854     22023     21771     21927     22074     22068     25540 
dram[1]:     25104     25729     25462     21018     20845     20949     18840     22125     21715     21781     21892     21702     21869     22071     22147     25368 
dram[2]:     25582     25679     25620     21016     21339     21091     18876     21969     21694     21792     22037     22186     21829     22186     22071     25538 
dram[3]:     25489     25845     25637     21077     21298     20996     18905     22060     21792     21794     21969     22054     21846     22015     22084     25457 
dram[4]:     25578     25675     25683     20993     21330     20963     19014     21912     21718     21805     21905     22125     21990     21927     22127     25609 
average row accesses per activate:
dram[0]:  5.127079  4.975873  5.167553  5.260635  5.245736  5.103621  4.932849  5.204645  5.101343  4.993816  5.070886  5.042279  5.022374  4.993770  4.927409  4.991575 
dram[1]:  5.016234  4.982245  5.038362  5.217537  5.086503  4.910233  4.944715  5.211285  5.134769  5.113435  5.215173  5.007344  4.775995  4.919951  4.977973  5.008441 
dram[2]:  4.905733  5.047619  5.066234  5.271072  5.318386  4.998172  5.128383  5.284251  5.353925  4.958179  5.246396  5.075682  4.990081  4.988184  4.964263  5.115741 
dram[3]:  5.000000  5.003185  5.060468  5.268788  5.243671  5.219745  5.064919  5.472607  5.380674  5.158599  5.215827  4.918870  5.069226  5.018125  4.999368  4.962107 
dram[4]:  5.067541  5.101629  5.174984  5.470506  5.306513  5.289235  5.238921  5.366990  5.271863  5.180359  5.344230  5.120174  5.013656  4.969641  5.010120  5.122178 
average row locality = 641752/125738 = 5.103883
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5207      5306      5257      5256      5637      5586      5522      5577      5616      5503      5475      5594      5524      5459      5367      5256 
dram[1]:      5205      5329      5260      5262      5628      5606      5508      5581      5610      5488      5455      5572      5508      5460      5372      5254 
dram[2]:      5203      5333      5286      5270      5620      5602      5501      5552      5594      5493      5458      5574      5501      5474      5377      5263 
dram[3]:      5225      5323      5275      5257      5607      5588      5488      5568      5584      5509      5463      5579      5518      5472      5386      5281 
dram[4]:      5223      5296      5275      5248      5635      5569      5502      5578      5589      5505      5472      5597      5516      5479      5387      5256 
total reads: 435591
bank skew: 5637/5203 = 1.08
chip skew: 87142/87098 = 1.00
number of total write accesses:
dram[0]:      2499      2531      2515      2535      2667      2590      2632      2714      2740      2572      2537      2635      2557      2556      2507      2446 
dram[1]:      2520      2528      2489      2533      2663      2599      2631      2731      2734      2581      2519      2610      2530      2530      2538      2459 
dram[2]:      2499      2511      2516      2547      2682      2600      2648      2702      2726      2569      2548      2608      2548      2547      2541      2472 
dram[3]:      2515      2532      2508      2525      2678      2607      2626      2723      2713      2590      2512      2606      2537      2557      2523      2445 
dram[4]:      2505      2535      2503      2542      2675      2587      2655      2714      2730      2566      2539      2626      2561      2542      2534      2458 
total reads: 206161
bank skew: 2740/2445 = 1.12
chip skew: 41272/41195 = 1.00
average mf latency per bank:
dram[0]:        551       560       565       609       589       595       597       593       574       569       553       563       566       564       560       572
dram[1]:        550       556       565       602       590       595       602       593       581       565       550       563       567       563       561       566
dram[2]:        548       551       553       597       580       582       590       582       567       560       544       554       557       550       556       561
dram[3]:        553       556       563       604       588       590       592       593       578       567       550       562       557       560       555       564
dram[4]:        531       536       549       593       572       581       587       575       562       554       538       541       548       548       540       550
maximum mf latency per bank:
dram[0]:       1876      1649      1710      1732      2154      1689      1836      1749      1857      1557      1900      1900      1868      1607      1677      1888
dram[1]:       1722      1916      1615      2232      1873      2042      1796      1797      1929      1634      2048      1937      2255      1965      1798      1721
dram[2]:       1778      2155      1693      1712      1674      1757      1648      1755      1633      1662      1527      1883      1953      1813      1809      2001
dram[3]:       1809      2025      1630      1558      1699      1698      1782      1811      1789      1588      1765      1716      1684      1754      1648      1618
dram[4]:       1798      1638      1519      1620      1855      1678      1734      1903      1827      1585      1512      1651      1865      1617      1489      1662

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860277 n_nop=589718 n_act=25317 n_pre=25301 n_req=128375 n_rd=174284 n_write=45657 bw_util=0.5113
n_activity=717565 dram_eff=0.613
bk0: 10414a 713887i bk1: 10612a 715382i bk2: 10514a 713723i bk3: 10512a 715287i bk4: 11274a 716004i bk5: 11172a 708612i bk6: 11044a 708011i bk7: 11154a 706903i bk8: 11232a 702016i bk9: 11006a 696057i bk10: 10950a 697200i bk11: 11188a 684155i bk12: 11048a 669922i bk13: 10918a 647261i bk14: 10734a 606772i bk15: 10512a 536959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.90566
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860277 n_nop=589453 n_act=25494 n_pre=25478 n_req=128293 n_rd=174196 n_write=45656 bw_util=0.5111
n_activity=719863 dram_eff=0.6108
bk0: 10410a 716161i bk1: 10658a 717153i bk2: 10520a 716820i bk3: 10524a 716365i bk4: 11256a 717350i bk5: 11212a 710333i bk6: 11016a 708911i bk7: 11162a 707663i bk8: 11220a 702888i bk9: 10976a 697523i bk10: 10910a 698682i bk11: 11144a 686863i bk12: 11016a 672536i bk13: 10920a 648996i bk14: 10744a 609316i bk15: 10508a 536255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.81535
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860277 n_nop=590117 n_act=25147 n_pre=25131 n_req=128365 n_rd=174202 n_write=45680 bw_util=0.5112
n_activity=720554 dram_eff=0.6103
bk0: 10406a 715475i bk1: 10666a 717196i bk2: 10572a 715689i bk3: 10540a 716704i bk4: 11240a 718670i bk5: 11204a 711500i bk6: 11002a 710721i bk7: 11104a 708861i bk8: 11188a 705301i bk9: 10986a 699534i bk10: 10916a 701306i bk11: 11148a 686537i bk12: 11002a 672464i bk13: 10948a 650250i bk14: 10754a 611058i bk15: 10526a 538176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.82807
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860277 n_nop=590333 n_act=25033 n_pre=25017 n_req=128320 n_rd=174246 n_write=45648 bw_util=0.5112
n_activity=720048 dram_eff=0.6108
bk0: 10450a 716502i bk1: 10646a 718224i bk2: 10550a 715901i bk3: 10514a 715372i bk4: 11214a 717682i bk5: 11176a 711125i bk6: 10976a 711233i bk7: 11136a 708956i bk8: 11168a 704355i bk9: 11018a 698892i bk10: 10926a 698801i bk11: 11158a 687948i bk12: 11036a 672751i bk13: 10944a 650966i bk14: 10772a 612412i bk15: 10562a 538908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.83797
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860277 n_nop=590848 n_act=24750 n_pre=24734 n_req=128399 n_rd=174254 n_write=45691 bw_util=0.5113
n_activity=718811 dram_eff=0.612
bk0: 10446a 716585i bk1: 10592a 717390i bk2: 10550a 716843i bk3: 10496a 716798i bk4: 11270a 717849i bk5: 11138a 710426i bk6: 11004a 710597i bk7: 11156a 708851i bk8: 11178a 704992i bk9: 11010a 699192i bk10: 10944a 699080i bk11: 11194a 684835i bk12: 11032a 671297i bk13: 10958a 649105i bk14: 10774a 611527i bk15: 10512a 540291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.77552
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 184313, Miss = 87142 (0.473), PendingHit = 39121 (0.212)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 184289, Miss = 87098 (0.473), PendingHit = 39040 (0.212)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 184251, Miss = 87101 (0.473), PendingHit = 39208 (0.213)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 184587, Miss = 87123 (0.472), PendingHit = 39075 (0.212)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 184376, Miss = 87127 (0.473), PendingHit = 39186 (0.213)
L2 Cache Total Miss Rate = 0.473

icnt_total_pkts_mem_to_simt=3728380
icnt_total_pkts_simt_to_mem=1181728

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 74.6219
% Accepted packets = 0 at node 0 (avg = 0.0112869)
lat(9) = 74.6219;
thru(9,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0506957 0.0502695 0.0506653 0.0576379 0.0503304 0 0 0 0 ];
% latency change    = 0.969934
% throughput change = 2.51652
Traffic 1 Stat
%=================================
% Average latency = 10.5943
% Accepted packets = 0 at node 14 (avg = 0.0550789)
lat(10) = 10.5943;
thru(10,:) = [ 0.114758 0.0686904 0.0603477 0.138964 0.0676248 0.0605 0.0594343 0.14003 0.112322 0.0597388 0.146881 0.0691472 0.0855586 0.0828183 0 0 0 0 0 0 0 0 0 ];
% latency change    = 6.04359
% throughput change = 0.795078
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 130.086 (5 samples)
Traffic[0]class0Overall average accepted rate = 0.0328519 (5 samples)
Traffic[0]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 4404 481 74 39 54 24 29 17 35 24 31 9 25 16 30 4 32 6 18 3 15 7 17 5 25 7 14 4 19 1 15 4 13 3 15 4 12 4 17 3 10 2 15 7 23 1 13 5 14 8 12 4 14 5 15 7 14 9 14 5 24 5 22 9 20 7 13 5 12 5 15 8 15 6 13 1 11 5 11 3 14 3 16 4 15 5 13 5 9 4 14 3 14 5 12 7 9 3 16 7 12 5 9 4 17 5 12 1 17 1 18 5 12 5 17 3 13 6 11 3 14 0 18 3 14 3 16 3 8 6 12 2 14 3 15 2 12 5 12 1 8 6 16 1 11 4 12 2 7 3 10 2 10 1 9 5 6 5 14 2 7 1 10 5 11 5 12 1 16 7 11 5 16 4 11 8 22 6 11 3 23 5 10 5 20 4 15 3 9 0 17 7 19 4 16 4 13 3 13 2 14 2 14 7 12 1 18 5 16 3 28 5 16 6 21 6 14 5 15 5 22 4 16 5 21 3 20 2 12 3 8 2 20 6 17 1 15 7 9 6 10 3 13 1 14 3 11 4 11 2 10 4 10 3 14 1 7 3 13 5 11 1 20 5 15 2 15 2 7 1 13 1 13 1 10 1 8 0 8 0 8 2 11 4 6 1 8 3 5 2 8 1 8 1 6 1 9 3 9 3 10 1 10 2 3 2 8 1 8 1 9 4 11 1 4 1 15 1 10 0 18 1 12 1 8 0 4 2 6 0 9 1 9 1 11 0 14 1 5 2 10 1 6 1 5 0 1 0 4 1 6 0 2 0 6 1 8 2 3 1 7 0 8 0 3 1 3 0 7 1 3 1 5 1 11 0 4 1 3 1 4 0 6 1 10 0 8 1 2 2 5 1 7 1 4 1 4 1 2 0 3 1 6 0 3 0 4 0 4 0 6 0 1 1 4 1 5 1 4 0 1 1 1 0 4 1 2 0 4 1 3 1 8 1 1 0 5 1 6 1 2 0 2 0 2 0 4 2 2 0 3 1 7 0 1 0 2 0 3 0 1 0 3 1 2 2 3 0 2 0 1 0 1 0 3 0 1 1 1 1 2 0 3 0 2 1 4 1 0 0 0 0 1 1 1 0 1 0 3 0 1 0 2 0 2 0 1 0 1 0 2 0 0 0 3 0 1 0 2 0 2 0 1 0 1 0 1 0 1 0 0 0 0 0 0 1 3 0 2 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 4 0 1 0 2 2 0 0 0 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 1 0 1 0 0 0 1 0 0 0 3 1 0 0 1 0 1 0 1 0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 1 0 0 1 2 0 1 0 0 1 2 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (921816 samples)
traffic_manager/hop_stats_freq = [ 0 921816 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.48447 (5 samples)
Traffic[1]class0Overall average accepted rate = 0.0637391 (5 samples)
Traffic[1]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 99 1 3 2817 815 199 451 507 230 126 114 181 231 115 1297 70 75 83 48 565 23 23 26 30 136 15 18 9 7 47 5 3 7 1 8 2 0 3 1 3 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (921816 samples)
traffic_manager/hop_stats_freq = [ 0 921816 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 49 sec (529 sec)
gpgpu_simulation_rate = 360788 (inst/sec)
gpgpu_simulation_rate = 1626 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 6 
gpu_sim_cycle = 237044
gpu_sim_insn = 15893670
gpu_ipc =      67.0495
gpu_tot_sim_cycle = 1097321
gpu_tot_sim_insn = 206750860
gpu_tot_ipc =     188.4142
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1874475
gpu_stall_icnt2sh    = 1049493
gpu_total_sim_rate=328697
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140444, Miss = 38160 (0.272), PendingHit = 101046 (0.719)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140264, Miss = 37943 (0.271), PendingHit = 101089 (0.721)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140654, Miss = 38408 (0.273), PendingHit = 101146 (0.719)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140678, Miss = 37909 (0.269), PendingHit = 101353 (0.72)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142296, Miss = 38963 (0.274), PendingHit = 101844 (0.716)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141282, Miss = 38668 (0.274), PendingHit = 101308 (0.717)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 143958, Miss = 40688 (0.283), PendingHit = 101925 (0.708)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 143344, Miss = 40594 (0.283), PendingHit = 101184 (0.706)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141530, Miss = 38553 (0.272), PendingHit = 101672 (0.718)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140996, Miss = 37630 (0.267), PendingHit = 102291 (0.725)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 143762, Miss = 40825 (0.284), PendingHit = 101465 (0.706)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141658, Miss = 38802 (0.274), PendingHit = 101504 (0.717)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141584, Miss = 38493 (0.272), PendingHit = 101632 (0.718)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139706, Miss = 36975 (0.265), PendingHit = 101577 (0.727)
total_dl1_misses=542611
total_dl1_accesses=1982156
total_dl1_miss_rate= 0.273748
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 3243, 3173, 3221, 3193, 3221, 3263, 3235, 3179, 3095, 3193, 3109, 3221, 3249, 3207, 3179, 3165, 3165, 3081, 3207, 3179, 3165, 3193, 3165, 3179, 3207, 3165, 3151, 3207, 3277, 3123, 3249, 3123, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1493, 1535, 1493, 1563, 1493, 1493, 1521, 1493, 1465, 1563, 1395, 1535, 1507, 1577, 1563, 1563, 1619, 1605, 1605, 1563, 1563, 1605, 1577, 1647, 1521, 1549, 1507, 1479, 1591, 1591, 1535, 1535, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 254937088
gpgpu_n_tot_w_icount = 7966784
gpgpu_n_icache_hits = 4517550
gpgpu_n_icache_misses = 36262
gpgpu_n_l1dcache_read_hits = 18509
gpgpu_n_l1dcache_read_misses = 1963647
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 371053
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 657152
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 9287364
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 743571
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 36019072
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 41892824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9189193
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12146432	W0_Idle:3070081	W0_Scoreboard:5022901	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:101498	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6069278
maxmrqlatency = 1312 
maxdqlatency = 0 
maxmflatency = 2255 
averagemflatency = 460 
max_icnt2mem_latency = 4147 
max_icnt2sh_latency = 1097320 
mrq_lat_table:250340 	25536 	31499 	46084 	100738 	146247 	167234 	97528 	16567 	315 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	10181 	346676 	357556 	341581 	61996 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:481 	343822 	24699 	81954 	139982 	132483 	90029 	93740 	145560 	66777 	941 	105 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:177 	321306 	198715 	216732 	6652 	3 	0 	0 	0 	0 	0 	0 	0 	0 	12343 	21457 	40345 	80295 	0 	190225 	29751 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	10 	547 	550 	1061 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        38        36        80        55        80        40        80        65        35        45        75        49        45        34        48 
dram[1]:        45        38        60        75        50        70        50        80        60        50        54        70        60        32        40        75 
dram[2]:        32        32        51        80        56        70        50        75        55        36        45        68        50        45        50        45 
dram[3]:        36        32        39        80        55        67        50        75        60        32        45        40        55        40        39        55 
dram[4]:        46        42        60        80        55        83        45        75        80        45        45        65        65        39        32        40 
maximum service time to same row:
dram[0]:     25614     25574     25391     21103     20943     20961     19011     21953     21715     21854     22023     21771     21927     22074     22068     25540 
dram[1]:     25104     25729     25462     21018     20845     20949     18840     22125     21715     21781     21892     21702     21869     22071     22147     25368 
dram[2]:     25582     25679     25620     21016     21339     21091     18876     21969     21694     21792     22037     22186     21829     22186     22071     25538 
dram[3]:     25489     25845     25637     21077     21298     20996     18905     22060     21792     21794     21969     22054     21846     22015     22084     25457 
dram[4]:     25578     25675     25683     20993     21330     20963     19014     21912     21718     21805     21905     22125     21990     21927     22127     25609 
average row accesses per activate:
dram[0]:  4.774819  4.678322  4.924494  4.916399  4.942041  4.937253  4.707737  4.863519  4.824222  4.707856  4.752458  4.863908  4.714651  4.688776  4.714967  4.723194 
dram[1]:  4.697386  4.738882  4.799730  4.905133  4.822635  4.787956  4.715008  4.915548  4.911349  4.861903  4.876984  4.869678  4.558775  4.708779  4.755991  4.759477 
dram[2]:  4.582936  4.676099  4.782822  4.838069  5.007453  4.775657  4.795883  4.916994  5.051350  4.748285  4.904552  4.858859  4.724433  4.721179  4.704262  4.787948 
dram[3]:  4.643512  4.676075  4.834837  4.890776  4.944108  4.983141  4.818418  5.097253  5.105688  4.942222  4.863477  4.739875  4.726221  4.652632  4.677226  4.696484 
dram[4]:  4.707870  4.803227  4.956924  5.043972  4.974761  5.037354  4.948763  4.977572  4.971665  4.879295  4.960784  4.845760  4.628918  4.708386  4.717860  4.771700 
average row locality = 882093/183106 = 4.817390
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6391      6489      6448      6448      6883      6790      6723      6779      6860      6703      6745      6871      6729      6669      6599      6410 
dram[1]:      6399      6535      6455      6463      6876      6822      6708      6782      6852      6683      6712      6835      6703      6663      6604      6407 
dram[2]:      6403      6541      6494      6466      6870      6809      6697      6736      6823      6686      6714      6838      6701      6700      6621      6423 
dram[3]:      6429      6531      6473      6434      6852      6775      6675      6762      6820      6706      6735      6861      6719      6698      6641      6437 
dram[4]:      6412      6485      6467      6415      6874      6759      6699      6774      6823      6702      6752      6871      6726      6705      6636      6417 
total reads: 532623
bank skew: 6883/6391 = 1.08
chip skew: 106548/106499 = 1.00
number of total write accesses:
dram[0]:      4190      4215      4248      4255      4543      4462      4472      4553      4612      4384      4371      4530      4341      4359      4269      4118 
dram[1]:      4203      4227      4210      4240      4544      4468      4476      4568      4616      4407      4349      4487      4311      4332      4311      4140 
dram[2]:      4179      4200      4253      4260      4552      4452      4487      4519      4588      4387      4385      4488      4340      4357      4307      4144 
dram[3]:      4200      4238      4241      4223      4559      4457      4470      4559      4581      4414      4344      4491      4312      4352      4285      4116 
dram[4]:      4176      4231      4235      4253      4558      4434      4505      4545      4582      4374      4380      4502      4351      4355      4300      4138 
total reads: 349470
bank skew: 4616/4116 = 1.12
chip skew: 69922/69842 = 1.00
average mf latency per bank:
dram[0]:        567       576       581       613       597       603       604       602       582       584       571       574       583       576       575       587
dram[1]:        569       576       580       610       599       602       609       604       589       580       569       576       585       579       577       581
dram[2]:        567       572       571       605       594       595       598       595       581       575       566       573       580       568       576       583
dram[3]:        571       576       582       610       599       602       599       602       591       583       572       578       579       576       574       585
dram[4]:        554       559       569       605       585       593       597       591       575       574       559       560       571       566       562       568
maximum mf latency per bank:
dram[0]:       1876      1649      1710      1732      2154      1794      1836      1749      1857      1775      1900      1900      1868      1607      1807      1888
dram[1]:       1805      1916      1615      2232      1873      2042      1796      1797      1929      1634      2048      1937      2255      1965      1798      1939
dram[2]:       1778      2155      2086      1712      2108      1757      1648      1755      1712      1662      1848      1975      1953      1813      1809      2001
dram[3]:       1949      2025      1823      1637      1765      1698      1782      1811      1789      1615      1817      1718      1849      1754      1648      1836
dram[4]:       1815      1638      2227      1797      1855      1688      1734      1903      1827      1670      1670      1701      1865      1849      1883      1662

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1097321 n_nop=734607 n_act=36803 n_pre=36787 n_req=176459 n_rd=213074 n_write=76050 bw_util=0.527
n_activity=951599 dram_eff=0.6077
bk0: 12782a 878063i bk1: 12978a 877792i bk2: 12896a 872517i bk3: 12896a 874774i bk4: 13766a 876177i bk5: 13580a 866837i bk6: 13446a 866612i bk7: 13558a 865709i bk8: 13720a 857681i bk9: 13406a 849764i bk10: 13490a 853778i bk11: 13742a 837234i bk12: 13458a 819271i bk13: 13338a 791274i bk14: 13198a 736254i bk15: 12820a 631753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.57331
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1097321 n_nop=734688 n_act=36811 n_pre=36795 n_req=176388 n_rd=212998 n_write=76029 bw_util=0.5268
n_activity=954377 dram_eff=0.6057
bk0: 12798a 879108i bk1: 13070a 879574i bk2: 12910a 876321i bk3: 12926a 875977i bk4: 13752a 877604i bk5: 13644a 869389i bk6: 13416a 866874i bk7: 13564a 865963i bk8: 13704a 859072i bk9: 13366a 850930i bk10: 13424a 853489i bk11: 13670a 839253i bk12: 13406a 820498i bk13: 13326a 791791i bk14: 13208a 739880i bk15: 12814a 632118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.52045
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1097321 n_nop=734853 n_act=36725 n_pre=36709 n_req=176420 n_rd=213044 n_write=75990 bw_util=0.5268
n_activity=954981 dram_eff=0.6053
bk0: 12806a 878499i bk1: 13082a 877926i bk2: 12988a 873620i bk3: 12932a 875130i bk4: 13740a 878451i bk5: 13618a 869677i bk6: 13394a 868316i bk7: 13472a 867078i bk8: 13646a 859919i bk9: 13372a 853377i bk10: 13428a 856567i bk11: 13676a 838808i bk12: 13402a 819740i bk13: 13400a 794110i bk14: 13242a 742196i bk15: 12846a 632895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.52257
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1097321 n_nop=735216 n_act=36531 n_pre=36515 n_req=176390 n_rd=213096 n_write=75963 bw_util=0.5268
n_activity=954389 dram_eff=0.6057
bk0: 12858a 879161i bk1: 13062a 880146i bk2: 12946a 874964i bk3: 12868a 874977i bk4: 13704a 878275i bk5: 13550a 869393i bk6: 13350a 868916i bk7: 13524a 867241i bk8: 13640a 859554i bk9: 13412a 851072i bk10: 13470a 852881i bk11: 13722a 839162i bk12: 13438a 821102i bk13: 13396a 794784i bk14: 13282a 742957i bk15: 12874a 633698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.54436
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1097321 n_nop=735791 n_act=36239 n_pre=36223 n_req=176436 n_rd=213034 n_write=76034 bw_util=0.5269
n_activity=952577 dram_eff=0.6069
bk0: 12824a 878819i bk1: 12970a 877406i bk2: 12934a 875082i bk3: 12830a 875964i bk4: 13748a 877433i bk5: 13518a 868027i bk6: 13398a 869168i bk7: 13548a 867611i bk8: 13646a 860034i bk9: 13404a 851176i bk10: 13504a 852636i bk11: 13742a 836191i bk12: 13452a 819380i bk13: 13410a 791103i bk14: 13272a 741859i bk15: 12834a 635257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.46266
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 224065, Miss = 106537 (0.475), PendingHit = 55162 (0.246)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 224011, Miss = 106499 (0.475), PendingHit = 55094 (0.246)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 224003, Miss = 106522 (0.476), PendingHit = 55209 (0.246)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 224347, Miss = 106548 (0.475), PendingHit = 55094 (0.246)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 224148, Miss = 106517 (0.475), PendingHit = 55196 (0.246)
L2 Cache Total Miss Rate = 0.475

icnt_total_pkts_mem_to_simt=4104410
icnt_total_pkts_simt_to_mem=1534926

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 280.855
% Accepted packets = 0 at node 0 (avg = 0.0323916)
lat(11) = 280.855;
thru(11,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.149002 0.148939 0.149002 0.149019 0.149044 0 0 0 0 ];
% latency change    = 0.962278
% throughput change = 0.700407
Traffic 1 Stat
%=================================
% Average latency = 2.2445
% Accepted packets = 0 at node 14 (avg = 0.0344855)
lat(12) = 2.2445;
thru(12,:) = [ 0.0357487 0.0737544 0.0462341 0.0363182 0.0727314 0.0367823 0.0735856 0.0750411 0.0731216 0.0371936 0.0729001 0.036951 0.0743345 0.04847 0 0 0 0 0 0 0 0 0 ];
% latency change    = 124.13
% throughput change = 0.0607186
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 155.214 (6 samples)
Traffic[0]class0Overall average accepted rate = 0.0327752 (6 samples)
Traffic[0]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 2010 2002 347 273 160 185 136 185 144 149 164 158 248 351 471 2066 2867 1647 1741 1691 1707 1741 1846 1737 1776 1647 1866 1715 1871 1739 1886 1866 1858 1759 1756 1665 1714 1659 1529 1601 1558 1538 1381 1383 1305 1335 1300 1212 1177 1230 1179 1150 963 1084 965 1019 955 943 880 871 797 841 819 821 756 777 712 740 699 717 655 677 622 620 572 581 566 556 542 577 547 523 513 443 465 454 468 458 404 414 409 401 397 410 388 335 357 370 397 338 357 333 347 309 298 295 276 286 319 298 292 288 254 242 236 222 237 204 281 222 254 215 242 216 214 228 234 202 289 205 231 202 223 195 195 226 228 203 181 181 175 182 206 155 183 183 173 177 141 174 203 161 171 173 174 153 192 177 187 208 163 179 174 188 168 166 208 178 166 154 165 168 160 193 185 156 163 155 184 151 148 151 161 133 166 171 182 176 188 154 168 130 163 137 144 150 180 189 153 180 158 162 178 157 183 161 148 147 175 156 166 151 153 145 156 151 130 138 150 153 160 146 155 129 152 151 150 162 160 131 131 148 150 147 150 133 167 131 141 138 165 134 143 150 156 149 143 128 157 134 137 144 149 140 139 137 147 122 151 151 136 172 136 154 128 129 137 135 153 146 135 151 124 146 132 120 134 151 138 131 133 137 134 123 125 134 119 148 125 133 117 139 141 132 125 118 131 121 135 163 138 146 141 177 137 152 110 158 139 114 113 144 124 116 110 146 116 133 144 136 126 137 117 158 135 140 111 144 110 134 105 136 111 133 140 104 117 151 120 117 126 138 135 134 125 148 150 130 128 111 126 117 122 124 140 132 115 115 103 140 134 108 102 114 116 129 141 112 116 96 100 129 118 118 110 154 128 120 117 111 106 129 107 111 125 130 112 123 111 101 117 135 139 122 114 137 117 116 118 100 134 114 100 117 135 121 123 131 115 117 107 139 107 132 107 117 120 130 118 142 153 123 126 92 113 94 135 122 132 119 133 128 107 110 123 121 119 119 125 102 112 94 130 87 116 116 96 90 104 108 105 102 95 121 101 91 112 126 118 126 107 96 97 109 97 102 103 104 93 91 80 100 92 98 106 90 121 95 100 105 109 100 99 103 99 76 110 92 104 106 112 104 109 89 97 121 129 114 127 115 96 97 99 89 98 105 87 82 119 99 91 92 103 101 114 96 108 74 105 105 99 109 90 104 106 114 85 99 88 108 106 84 107 95 98 94 114 86 81 117 101 81 115 94 84 101 106 91 79 81 120 89 101 106 110 79 101 81 94 75 80 79 87 67 90 92 90 87 96 82 88 76 91 87 90 73 89 86 109 93 96 92 98 95 75 76 59 71 74 79 78 81 64 82 75 78 79 79 95 67 81 84 80 85 67 69 71 66 92 53 84 71 67 77 80 60 101 67 67 77 69 77 102 80 71 80 83 70 96 79 87 65 61 69 78 67 79 84 90 85 92 79 65 72 78 65 72 92 83 90 98 70 75 91 76 70 98 72 87 67 62 78 72 77 80 86 65 82 87 71 74 69 75 63 64 68 70 74 76 59 69 67 82 69 73 71 81 72 77 58 71 67 68 73 62 89 64 64 70 67 89 82 83 56 66 77 55 70 62 71 59 72 76 79 65 88 67 80 88 78 88 88 86 87 83 88 83 79 90 74 91 89 87 93 90 65 74 62 78 68 71 81 69 90 60 92 71 64 61 68 75 74 89 77 80 75 86 85 80 62 79 63 75 72 70 61 57 66 69 70 56 70 64 75 65 54 59 72 66 76 73 67 71 66 62 55 51 51 57 67 59 44 64 71 67 66 68 59 64 61 60 54 68 58 62 69 67 70 62 66 69 63 67 64 49 78 83 59 73 63 83 46 69 55 56 69 57 51 57 50 61 42 55 63 56 59 59 52 74 73 60 49 53 41 48 45 66 48 50 40 60 43 69 56 39 55 32 66 61 53 50 45 54 50 53 38 44 30 45 45 52 37 52 52 45 52 49 43 43 48 70 32 57 56 40 41 57 47 51 57 33 55 32 48 44 35 34 26 45 43 47 35 42 44 38 42 42 30 38 31 44 50 37 40 40 58 34 35 52 37 45 46 33 49 36 35 42 43 48 46 29 39 37 27 42 37 42 30 45 29 36 33 23 31 33 23 20 26 39 26 40 29 41 41 31 29 35 24 32 27 34 29 40 25 46 24 25 30 44 33 34 32 30 42 28 26 33 42 47 34 35 42 39 32 40 18 33 30 24 31 37 29 41 33 26 27 30 31 10430 ];
Traffic[0]class1Average hops = 1 (1120574 samples)
traffic_manager/hop_stats_freq = [ 0 1120574 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 6.61114 (6 samples)
Traffic[1]class0Overall average accepted rate = 0.0588635 (6 samples)
Traffic[1]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 139479 6555 1667 2548 36156 6427 1076 1682 858 896 367 169 150 136 96 115 67 56 53 45 26 17 23 13 14 12 18 4 5 5 10 5 2 0 4 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1120574 samples)
traffic_manager/hop_stats_freq = [ 0 1120574 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 29 sec (629 sec)
gpgpu_simulation_rate = 328697 (inst/sec)
gpgpu_simulation_rate = 1744 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 508115
gpu_sim_insn = 157206464
gpu_ipc =     309.3915
gpu_tot_sim_cycle = 1605436
gpu_tot_sim_insn = 363957324
gpu_tot_ipc =     226.7031
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2187101
gpu_stall_icnt2sh    = 1959489
gpu_total_sim_rate=361786
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269916, Miss = 65904 (0.244), PendingHit = 202542 (0.75)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269808, Miss = 68009 (0.252), PendingHit = 200431 (0.743)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270254, Miss = 68488 (0.253), PendingHit = 200531 (0.742)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270406, Miss = 68021 (0.252), PendingHit = 200829 (0.743)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271600, Miss = 66663 (0.245), PendingHit = 203226 (0.748)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270818, Miss = 68732 (0.254), PendingHit = 200640 (0.741)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273198, Miss = 70692 (0.259), PendingHit = 201033 (0.736)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272760, Miss = 70644 (0.259), PendingHit = 200418 (0.735)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270946, Miss = 68603 (0.253), PendingHit = 200906 (0.741)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270548, Miss = 67714 (0.25), PendingHit = 201627 (0.745)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273362, Miss = 70921 (0.259), PendingHit = 200833 (0.735)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270826, Miss = 68790 (0.254), PendingHit = 200552 (0.741)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271064, Miss = 68559 (0.253), PendingHit = 200914 (0.741)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269370, Miss = 67071 (0.249), PendingHit = 201005 (0.746)
total_dl1_misses=958811
total_dl1_accesses=3794876
total_dl1_miss_rate= 0.252659
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 3243, 3173, 3221, 3193, 3221, 3263, 3235, 3179, 3095, 3193, 3109, 3221, 3249, 3207, 3179, 3165, 3165, 3081, 3207, 3179, 3165, 3193, 3165, 3179, 3207, 3165, 3151, 3207, 3277, 3123, 3249, 3123, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1493, 1535, 1493, 1563, 1493, 1493, 1521, 1493, 1465, 1563, 1395, 1535, 1507, 1577, 1563, 1563, 1619, 1605, 1605, 1563, 1563, 1605, 1577, 1647, 1521, 1549, 1507, 1479, 1591, 1591, 1535, 1535, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1569, 1513, 1499, 1485, 1513, 1485, 1513, 1443, 1457, 1513, 1555, 1457, 1499, 1499, 1443, 1499, 3151, 3249, 3165, 3207, 3179, 3193, 3221, 3277, 3207, 3249, 3207, 3067, 3179, 3151, 3179, 3221, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3187, 3201, 3243, 3201, 3173, 3257, 3159, 3229, 3173, 3201, 3257, 3145, 3215, 3257, 3187, 3257, 3193, 3179, 3179, 3179, 3207, 3137, 3207, 3165, 3151, 3095, 3165, 3123, 3207, 3151, 3151, 3137, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 
gpgpu_n_tot_thrd_icount = 457603072
gpgpu_n_tot_w_icount = 14300096
gpgpu_n_icache_hits = 8183868
gpgpu_n_icache_misses = 39051
gpgpu_n_l1dcache_read_hits = 20578
gpgpu_n_l1dcache_read_misses = 3774298
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 371053
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1194112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 12239132
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1360475
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68233856
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76258264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12045849
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14511521	W0_Idle:3657589	W0_Scoreboard:9827840	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10580210
maxmrqlatency = 1312 
maxdqlatency = 0 
maxmflatency = 2255 
averagemflatency = 383 
max_icnt2mem_latency = 4147 
max_icnt2sh_latency = 1097320 
mrq_lat_table:402406 	40159 	51588 	72278 	135719 	172899 	181983 	100416 	16793 	318 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	23500 	708772 	591963 	348663 	61996 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:561 	656478 	43858 	156523 	236936 	184875 	122477 	121516 	146584 	66777 	941 	105 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:177 	549246 	397255 	401273 	12529 	9 	0 	0 	0 	0 	0 	0 	0 	0 	12343 	21457 	40345 	80295 	0 	190225 	29751 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	10 	1209 	902 	1061 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        38        36        80        55        80        40        80        65        68        45        75        63        45        34        48 
dram[1]:        45        38        60        75        50        70        50        80        60        51        54        70        80        32        40        75 
dram[2]:        32        32        51        80        56        70        50        75        55        51        45        68        64        45        50        45 
dram[3]:        36        32        39        80        55        67        50        75        60        62        45        40        65        40        39        55 
dram[4]:        46        42        60        80        55        83        45        75        80        57        45        65        72        39        32        40 
maximum service time to same row:
dram[0]:     26205     26207     26140     21103     20943     20961     19011     22656     22660     22722     22641     22605     22659     22682     22733     26153 
dram[1]:     25104     26111     26176     21018     20845     20949     18840     22601     22567     22673     22663     22704     22758     22698     22634     26138 
dram[2]:     26241     26191     26238     21016     21339     21091     18876     22685     22630     22780     22708     22626     22621     22600     22647     26123 
dram[3]:     26247     26171     26178     21077     21298     20996     18905     22764     22625     22705     22586     22631     22717     22798     22813     26180 
dram[4]:     26225     26219     26270     20993     21330     20963     19014     22636     22548     22794     22707     22715     22649     22782     22719     26122 
average row accesses per activate:
dram[0]:  4.878514  4.756457  5.026605  4.975533  5.060858  5.053410  4.802758  4.974926  4.902447  4.822056  4.807319  4.936357  4.802598  4.755964  4.836858  4.838687 
dram[1]:  4.842105  4.831186  4.923372  4.943422  4.949528  4.902209  4.858675  5.010613  4.999016  4.944963  4.931311  4.931148  4.684579  4.842434  4.863438  4.864724 
dram[2]:  4.733917  4.811295  4.900792  4.930426  5.103691  4.940945  4.918830  5.038280  5.112235  4.885338  4.988893  4.935410  4.821837  4.854563  4.837512  4.874740 
dram[3]:  4.820610  4.786506  4.922944  4.979649  5.044445  5.121760  4.933290  5.140566  5.161224  5.047554  4.941961  4.863182  4.847368  4.780653  4.821940  4.857242 
dram[4]:  4.786712  4.930233  5.015918  5.105131  5.091335  5.157551  5.059102  5.089129  5.101581  4.944296  5.016200  4.908293  4.772434  4.807354  4.831663  4.932865 
average row locality = 1174564/238627 = 4.922175
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9833      9932      9890      9918     10611     10518     10463     10494     10583     10405     10442     10563     10419     10362     10106      9857 
dram[1]:      9841      9993      9893      9940     10592     10557     10439     10507     10589     10384     10408     10521     10390     10357     10116      9852 
dram[2]:      9844      9995      9942      9922     10593     10544     10441     10453     10548     10406     10405     10533     10378     10398     10128      9871 
dram[3]:      9849      9989      9910      9905     10586     10496     10428     10476     10560     10412     10440     10548     10390     10393     10141      9899 
dram[4]:      9841      9941      9913      9911     10596     10495     10437     10497     10553     10414     10451     10559     10402     10386     10132      9864 
total reads: 821990
bank skew: 10611/9833 = 1.08
chip skew: 164422/164379 = 1.00
number of total write accesses:
dram[0]:      4222      4247      4280      4317      4607      4526      4512      4585      4644      4418      4403      4562      4373      4391      4303      4151 
dram[1]:      4235      4259      4242      4302      4608      4532      4516      4600      4648      4441      4381      4519      4343      4364      4343      4173 
dram[2]:      4211      4232      4285      4322      4616      4516      4527      4551      4620      4421      4417      4520      4372      4389      4341      4178 
dram[3]:      4232      4270      4273      4287      4623      4521      4510      4591      4614      4448      4376      4523      4346      4384      4320      4153 
dram[4]:      4208      4263      4267      4317      4622      4498      4543      4577      4614      4409      4412      4534      4383      4387      4334      4170 
total reads: 352574
bank skew: 4648/4151 = 1.12
chip skew: 70541/70471 = 1.00
average mf latency per bank:
dram[0]:        548       556       558       600       587       592       593       593       573       564       548       550       557       552       552       563
dram[1]:        549       555       557       600       590       592       598       593       578       561       546       552       559       554       555       559
dram[2]:        551       556       554       598       589       591       594       589       575       559       547       552       558       549       556       563
dram[3]:        551       556       558       602       589       594       591       592       579       565       548       554       556       553       552       562
dram[4]:        537       542       549       596       577       585       588       583       567       557       538       540       550       545       543       549
maximum mf latency per bank:
dram[0]:       1876      1649      1710      1732      2154      1794      1836      1749      1857      1775      1900      1900      1868      1607      1807      1888
dram[1]:       1805      1916      1615      2232      1873      2042      1796      1797      1929      1634      2048      1937      2255      1965      1798      1939
dram[2]:       1778      2155      2086      1712      2108      1757      1648      1755      1712      1662      1848      1975      1953      1813      1809      2001
dram[3]:       1949      2025      1823      1637      1765      1698      1782      1811      1789      1615      1817      1718      1849      1754      1648      1836
dram[4]:       1815      1638      2227      1797      1855      1688      1734      1903      1827      1670      1670      1701      1865      1849      1883      1662

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1605436 n_nop=1103244 n_act=48064 n_pre=48048 n_req=234937 n_rd=328792 n_write=77288 bw_util=0.5059
n_activity=1343600 dram_eff=0.6045
bk0: 19666a 1339865i bk1: 19864a 1341852i bk2: 19780a 1338479i bk3: 19836a 1341646i bk4: 21222a 1343692i bk5: 21036a 1334941i bk6: 20926a 1334661i bk7: 20988a 1332612i bk8: 21166a 1323107i bk9: 20810a 1311612i bk10: 20884a 1311666i bk11: 21126a 1290545i bk12: 20838a 1262224i bk13: 20724a 1218310i bk14: 20212a 1142682i bk15: 19714a 1001544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.35645
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1605436 n_nop=1103455 n_act=47988 n_pre=47972 n_req=234885 n_rd=328758 n_write=77263 bw_util=0.5058
n_activity=1345115 dram_eff=0.6037
bk0: 19682a 1339972i bk1: 19986a 1341247i bk2: 19786a 1341009i bk3: 19880a 1342463i bk4: 21184a 1344867i bk5: 21114a 1337411i bk6: 20878a 1334849i bk7: 21014a 1331964i bk8: 21178a 1323757i bk9: 20768a 1313244i bk10: 20816a 1311496i bk11: 21042a 1291888i bk12: 20780a 1262817i bk13: 20714a 1218199i bk14: 20232a 1144865i bk15: 19704a 1003953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.32759
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1605436 n_nop=1103882 n_act=47769 n_pre=47753 n_req=234919 n_rd=328802 n_write=77230 bw_util=0.5058
n_activity=1344729 dram_eff=0.6039
bk0: 19688a 1340138i bk1: 19990a 1340955i bk2: 19884a 1338164i bk3: 19844a 1341838i bk4: 21186a 1346024i bk5: 21088a 1337458i bk6: 20882a 1335291i bk7: 20906a 1332804i bk8: 21096a 1324406i bk9: 20812a 1314114i bk10: 20810a 1314181i bk11: 21066a 1290907i bk12: 20756a 1262175i bk13: 20796a 1221278i bk14: 20256a 1148748i bk15: 19742a 1006150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.34837
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1605436 n_nop=1104305 n_act=47541 n_pre=47525 n_req=234893 n_rd=328844 n_write=77221 bw_util=0.5059
n_activity=1345257 dram_eff=0.6037
bk0: 19698a 1341392i bk1: 19978a 1343791i bk2: 19820a 1340360i bk3: 19810a 1342001i bk4: 21172a 1345360i bk5: 20992a 1337429i bk6: 20856a 1336274i bk7: 20952a 1333367i bk8: 21120a 1323675i bk9: 20824a 1313661i bk10: 20880a 1311021i bk11: 21096a 1291943i bk12: 20780a 1264781i bk13: 20786a 1222849i bk14: 20282a 1150413i bk15: 19798a 1006365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.35137
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1605436 n_nop=1104860 n_act=47268 n_pre=47252 n_req=234930 n_rd=328784 n_write=77272 bw_util=0.5059
n_activity=1343477 dram_eff=0.6045
bk0: 19682a 1341204i bk1: 19882a 1340798i bk2: 19826a 1340666i bk3: 19822a 1343521i bk4: 21192a 1345610i bk5: 20990a 1336730i bk6: 20874a 1337286i bk7: 20994a 1334258i bk8: 21106a 1324758i bk9: 20828a 1313443i bk10: 20902a 1310300i bk11: 21118a 1288726i bk12: 20804a 1262094i bk13: 20772a 1218564i bk14: 20264a 1148302i bk15: 19728a 1008233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.30508
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347457, Miss = 164396 (0.473), PendingHit = 68954 (0.198)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347431, Miss = 164379 (0.473), PendingHit = 68840 (0.198)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347353, Miss = 164401 (0.473), PendingHit = 68988 (0.199)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347795, Miss = 164422 (0.473), PendingHit = 68830 (0.198)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347596, Miss = 164392 (0.473), PendingHit = 68939 (0.198)
L2 Cache Total Miss Rate = 0.473

icnt_total_pkts_mem_to_simt=7189700
icnt_total_pkts_simt_to_mem=2151984

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 32.5935
% Accepted packets = 0 at node 0 (avg = 0.0607478)
lat(13) = 32.5935;
thru(13,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.279244 0.279272 0.279203 0.27974 0.27974 0 0 0 0 ];
% latency change    = 0.931137
% throughput change = 0.432317
Traffic 1 Stat
%=================================
% Average latency = 10.7011
% Accepted packets = 0 at node 14 (avg = 0.132001)
lat(14) = 10.7011;
thru(14,:) = [ 0.207094 0.218519 0.218588 0.218745 0.206878 0.218509 0.218214 0.21844 0.21844 0.218607 0.218666 0.218135 0.218519 0.218666 0 0 0 0 0 0 0 0 0 ];
% latency change    = 2.0458
% throughput change = 0.539792
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 137.697 (7 samples)
Traffic[0]class0Overall average accepted rate = 0.0367713 (7 samples)
Traffic[0]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 298322 32084 3942 2111 3226 1541 1346 1631 2073 1899 1535 1117 1414 1259 1493 9111 11160 3741 2629 1810 6852 7500 3249 2125 2211 7184 8404 3196 2299 1856 6475 6953 2850 1840 1788 5740 6566 2413 1782 1445 5068 5368 2313 1530 1534 4365 4907 1750 1555 1141 4096 4145 1704 1154 1240 3265 3773 1270 1243 884 3050 3005 1322 875 946 2485 2775 951 990 651 2362 2157 1013 630 775 1757 2060 689 769 469 1640 1527 819 475 626 1305 1554 506 664 406 1235 1071 643 333 556 852 1095 385 507 268 944 792 535 292 431 605 780 309 487 235 783 584 492 211 408 463 651 268 433 222 569 355 421 217 375 313 488 220 396 195 482 330 389 185 361 283 478 172 397 168 453 273 322 171 363 230 392 176 363 147 360 186 354 149 310 168 374 153 310 138 354 154 286 120 306 165 353 135 313 111 317 132 311 145 295 159 305 117 303 125 269 132 326 121 261 116 290 133 279 114 252 114 285 96 302 122 271 122 277 112 263 108 279 117 272 96 256 122 248 112 266 97 261 90 298 96 278 93 230 102 223 100 227 95 242 83 224 74 229 92 220 72 219 91 209 91 223 87 208 87 223 100 186 82 178 90 218 82 176 78 209 88 198 83 218 72 191 78 189 81 180 74 196 82 158 84 171 70 177 57 174 91 167 55 163 90 166 70 149 67 140 66 158 72 135 72 165 64 143 71 134 60 132 71 141 59 121 68 134 67 130 65 128 68 130 67 120 46 108 60 122 56 102 62 112 53 97 61 109 61 121 56 93 64 116 47 98 54 94 41 87 43 93 40 69 39 82 45 89 41 85 41 83 37 76 49 81 41 74 38 88 26 73 48 69 42 62 34 63 24 74 30 59 41 57 33 53 33 68 30 60 22 57 28 62 35 57 38 51 40 56 30 53 26 48 23 57 19 39 27 35 25 42 19 37 21 37 21 48 25 38 16 35 19 34 21 23 20 25 13 32 16 27 12 28 17 25 16 26 16 28 15 24 10 30 10 20 9 23 14 16 13 25 11 24 11 24 9 16 15 22 5 19 11 13 14 20 8 10 13 17 14 17 9 16 9 21 10 12 7 17 7 8 14 16 16 14 6 12 9 16 7 13 6 20 8 6 4 10 8 8 9 7 7 6 6 10 6 8 10 3 5 7 7 4 8 8 4 8 3 4 2 6 10 5 6 4 6 7 4 7 5 2 6 6 1 1 2 4 3 8 7 5 7 6 2 4 5 2 8 5 4 4 3 3 5 6 2 5 1 2 5 8 0 5 0 3 3 6 4 5 3 1 2 1 3 3 2 2 3 2 1 2 2 1 1 2 5 5 4 3 0 2 3 9 2 3 2 1 0 1 3 2 3 0 0 0 0 1 1 4 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1737632 samples)
traffic_manager/hop_stats_freq = [ 0 1737632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.19543 (7 samples)
Traffic[1]class0Overall average accepted rate = 0.0693117 (7 samples)
Traffic[1]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 176873 51083 15353 52769 52172 22760 17800 14949 12598 14147 10215 101004 5757 4549 4827 4203 34011 1327 993 1149 1017 10636 276 229 267 281 3441 77 71 71 92 1206 24 15 25 28 426 11 5 12 13 166 4 4 3 4 68 1 1 3 1 25 0 0 0 0 10 0 0 0 0 1 0 0 1 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1737632 samples)
traffic_manager/hop_stats_freq = [ 0 1737632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 46 sec (1006 sec)
gpgpu_simulation_rate = 361786 (inst/sec)
gpgpu_simulation_rate = 1595 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 86943
gpu_sim_insn = 6755328
gpu_ipc =      77.6984
gpu_tot_sim_cycle = 1692379
gpu_tot_sim_insn = 370712652
gpu_tot_ipc =     219.0482
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2390054
gpu_stall_icnt2sh    = 1959652
gpu_total_sim_rate=355088
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272988, Miss = 67184 (0.246), PendingHit = 204186 (0.748)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272048, Miss = 68937 (0.253), PendingHit = 201592 (0.741)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273390, Miss = 69800 (0.255), PendingHit = 202222 (0.74)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272582, Miss = 68917 (0.253), PendingHit = 201987 (0.741)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273776, Miss = 67559 (0.247), PendingHit = 204369 (0.746)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273890, Miss = 70012 (0.256), PendingHit = 202300 (0.739)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275374, Miss = 71588 (0.26), PendingHit = 202222 (0.734)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 276856, Miss = 72374 (0.261), PendingHit = 202589 (0.732)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274978, Miss = 70299 (0.256), PendingHit = 203163 (0.739)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274516, Miss = 69378 (0.253), PendingHit = 203767 (0.742)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 277458, Miss = 72649 (0.262), PendingHit = 203063 (0.732)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273002, Miss = 69686 (0.255), PendingHit = 201714 (0.739)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275032, Miss = 70223 (0.255), PendingHit = 203082 (0.738)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272506, Miss = 68383 (0.251), PendingHit = 202696 (0.744)
total_dl1_misses=976989
total_dl1_accesses=3838396
total_dl1_miss_rate= 0.254531
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 3243, 3173, 3221, 3193, 3221, 3263, 3235, 3179, 3095, 3193, 3109, 3221, 3249, 3207, 3179, 3165, 3165, 3081, 3207, 3179, 3165, 3193, 3165, 3179, 3207, 3165, 3151, 3207, 3277, 3123, 3249, 3123, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1493, 1535, 1493, 1563, 1493, 1493, 1521, 1493, 1465, 1563, 1395, 1535, 1507, 1577, 1563, 1563, 1619, 1605, 1605, 1563, 1563, 1605, 1577, 1647, 1521, 1549, 1507, 1479, 1591, 1591, 1535, 1535, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1569, 1513, 1499, 1485, 1513, 1485, 1513, 1443, 1457, 1513, 1555, 1457, 1499, 1499, 1443, 1499, 3151, 3249, 3165, 3207, 3179, 3193, 3221, 3277, 3207, 3249, 3207, 3067, 3179, 3151, 3179, 3221, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3187, 3201, 3243, 3201, 3173, 3257, 3159, 3229, 3173, 3201, 3257, 3145, 3215, 3257, 3187, 3257, 3193, 3179, 3179, 3179, 3207, 3137, 3207, 3165, 3151, 3095, 3165, 3123, 3207, 3151, 3151, 3137, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 
gpgpu_n_tot_thrd_icount = 464487424
gpgpu_n_tot_w_icount = 14515232
gpgpu_n_icache_hits = 8297500
gpgpu_n_icache_misses = 40480
gpgpu_n_l1dcache_read_hits = 22455
gpgpu_n_l1dcache_read_misses = 3815941
gpgpu_n_l1dcache_write_accesses = 439952
gpgpu_n_l1dcache_wirte_misses = 432956
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1202400
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 13192261
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1378653
gpgpu_n_mem_write_global = 439952
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68930176
gpgpu_n_store_insn = 6240512
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76788696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12998978
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15902815	W0_Idle:4069775	W0_Scoreboard:9891956	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10795346
maxmrqlatency = 1312 
maxdqlatency = 0 
maxmflatency = 2462 
averagemflatency = 395 
max_icnt2mem_latency = 4147 
max_icnt2sh_latency = 1692378 
mrq_lat_table:420822 	41802 	53648 	75397 	143896 	188873 	204108 	114077 	19274 	472 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	23500 	712811 	612995 	401976 	67324 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:574 	657605 	44521 	157919 	245266 	203210 	135441 	133993 	169118 	72664 	1054 	106 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:177 	566214 	398439 	401299 	12529 	9 	0 	0 	0 	0 	0 	0 	0 	0 	12343 	21457 	40345 	80295 	0 	190225 	95287 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	10 	1210 	914 	1218 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        38        36        80        55        80        60        80        65        68        45        75        63        45        35        70 
dram[1]:        55        38        60        80        50        70        60        80        80        51        54        80        80        40        40        75 
dram[2]:        50        32        51        80        70        70        55        80        76        51        45        68        70        45        50        65 
dram[3]:        45        33        45        80        55        67        60        80        75        62        45        40        65        40        40        55 
dram[4]:        46        42        60        80        60        83        65        75        80        57        45        70        72        39        32        65 
maximum service time to same row:
dram[0]:     26205     26207     26140     21103     20943     20961     19011     22656     22660     22722     22641     22605     22659     22682     22733     26153 
dram[1]:     25104     26111     26176     21018     20845     20949     18840     22601     22567     22673     22663     22704     22758     22698     22634     26138 
dram[2]:     26241     26191     26238     21016     21339     21091     18876     22685     22630     22780     22708     22626     22621     22600     22647     26123 
dram[3]:     26247     26171     26178     21077     21298     20996     18905     22764     22625     22705     22586     22631     22717     22798     22813     26180 
dram[4]:     26225     26219     26270     20993     21330     20963     19014     22636     22548     22794     22707     22715     22649     22782     22719     26122 
average row accesses per activate:
dram[0]:  4.914323  4.802817  5.006551  4.976654  5.067266  4.991915  4.826894  5.018518  4.969156  4.824226  4.864391  4.933394  4.811000  4.703814  4.817475  4.853565 
dram[1]:  4.906512  4.871722  4.953262  4.930725  4.944882  4.846177  4.835991  5.056815  5.073194  4.962234  5.017812  4.939822  4.698451  4.799026  4.816181  4.879794 
dram[2]:  4.785332  4.818809  4.934168  4.918132  5.108886  4.906622  4.913362  5.063243  5.193405  4.909876  5.047239  4.919241  4.820012  4.824534  4.819027  4.907120 
dram[3]:  4.865452  4.816052  4.924413  4.985375  5.018126  5.040906  4.927914  5.170856  5.233450  5.035409  4.996520  4.883263  4.833282  4.779758  4.778837  4.864439 
dram[4]:  4.826819  4.967346  5.005558  5.102292  5.058842  5.122482  5.063716  5.157310  5.138592  4.986817  5.053571  4.899392  4.767169  4.745569  4.802286  4.955853 
average row locality = 1262374/255998 = 4.931187
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10229     10330     10274     10332     11017     10884     10839     10878     10967     10752     10762     10913     10771     10714     10482     10241 
dram[1]:     10239     10391     10277     10354     10996     10923     10814     10891     10972     10732     10728     10871     10742     10709     10492     10236 
dram[2]:     10242     10393     10326     10336     10997     10910     10817     10836     10931     10753     10725     10884     10730     10750     10504     10255 
dram[3]:     10247     10387     10294     10321     10990     10862     10804     10860     10944     10760     10760     10900     10742     10745     10517     10283 
dram[4]:     10238     10339     10297     10327     11000     10861     10815     10881     10937     10761     10771     10911     10754     10738     10510     10248 
total reads: 851945
bank skew: 11017/10229 = 1.08
chip skew: 170416/170367 = 1.00
number of total write accesses:
dram[0]:      4971      5015      5011      5016      5330      5170      5278      5382      5466      5139      5057      5234      5062      5072      5011      4873 
dram[1]:      4981      5028      4984      5020      5332      5176      5256      5397      5455      5167      5048      5218      5026      5051      5045      4906 
dram[2]:      4961      4979      5039      5043      5331      5169      5289      5336      5449      5155      5088      5197      5070      5060      5047      4908 
dram[3]:      4977      5034      5016      5019      5344      5158      5261      5392      5421      5167      5034      5205      5029      5076      5019      4860 
dram[4]:      4952      5025      5015      5036      5335      5157      5318      5380      5414      5127      5077      5208      5073      5060      5035      4907 
total reads: 410429
bank skew: 5466/4860 = 1.12
chip skew: 82121/82012 = 1.00
average mf latency per bank:
dram[0]:        551       557       561       602       588       594       593       596       575       566       549       555       561       558       557       566
dram[1]:        551       557       560       602       591       594       598       596       581       563       548       556       563       557       559       560
dram[2]:        553       557       558       600       590       594       595       592       575       560       551       557       562       554       558       565
dram[3]:        555       558       562       605       593       598       593       594       583       567       551       559       563       558       555       565
dram[4]:        543       544       553       600       583       589       589       586       571       559       541       548       556       551       548       555
maximum mf latency per bank:
dram[0]:       1876      1649      1710      1732      2154      1794      1836      1749      1857      1775      1900      1900      1868      1672      1807      1888
dram[1]:       1805      1916      1615      2232      1873      2042      1796      1874      1936      1634      2048      1937      2255      1965      1798      1939
dram[2]:       1804      2155      2086      1712      2108      2462      1701      1755      1712      1662      1848      1975      1953      1813      1809      2001
dram[3]:       1949      2025      1823      1681      1765      1844      1782      1811      1806      1615      1817      1718      1849      1783      1648      1836
dram[4]:       1815      1638      2227      1797      1855      1799      1734      1903      1827      1670      1670      1701      1865      1849      1883      1662

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1692379 n_nop=1157428 n_act=51550 n_pre=51534 n_req=252472 n_rd=340770 n_write=91097 bw_util=0.5104
n_activity=1427479 dram_eff=0.6051
bk0: 20458a 1402665i bk1: 20660a 1404776i bk2: 20548a 1401662i bk3: 20664a 1404170i bk4: 22034a 1406830i bk5: 21768a 1396247i bk6: 21678a 1395626i bk7: 21756a 1392677i bk8: 21934a 1383992i bk9: 21504a 1371786i bk10: 21524a 1371767i bk11: 21826a 1349086i bk12: 21542a 1320132i bk13: 21428a 1274022i bk14: 20964a 1193374i bk15: 20482a 1042827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.76302
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1692379 n_nop=1157685 n_act=51447 n_pre=51431 n_req=252457 n_rd=340734 n_write=91082 bw_util=0.5103
n_activity=1429159 dram_eff=0.6043
bk0: 20478a 1403025i bk1: 20782a 1404602i bk2: 20554a 1404649i bk3: 20708a 1404756i bk4: 21992a 1407694i bk5: 21846a 1399342i bk6: 21628a 1395700i bk7: 21782a 1391734i bk8: 21944a 1384373i bk9: 21464a 1373663i bk10: 21456a 1371606i bk11: 21742a 1350372i bk12: 21484a 1322207i bk13: 21418a 1273669i bk14: 20984a 1195659i bk15: 20472a 1045067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.73174
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1692379 n_nop=1158118 n_act=51222 n_pre=51206 n_req=252510 n_rd=340778 n_write=91055 bw_util=0.5103
n_activity=1428641 dram_eff=0.6045
bk0: 20484a 1403091i bk1: 20786a 1404933i bk2: 20652a 1401609i bk3: 20672a 1404617i bk4: 21994a 1409116i bk5: 21820a 1399316i bk6: 21634a 1396267i bk7: 21672a 1393089i bk8: 21862a 1386018i bk9: 21506a 1374907i bk10: 21450a 1374588i bk11: 21768a 1350105i bk12: 21460a 1321328i bk13: 21500a 1276665i bk14: 21008a 1199712i bk15: 20510a 1047722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.75273
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1692379 n_nop=1158454 n_act=51039 n_pre=51023 n_req=252428 n_rd=340832 n_write=91031 bw_util=0.5104
n_activity=1429681 dram_eff=0.6041
bk0: 20494a 1404539i bk1: 20774a 1407473i bk2: 20588a 1403623i bk3: 20642a 1403684i bk4: 21980a 1407637i bk5: 21724a 1398634i bk6: 21608a 1396923i bk7: 21720a 1393159i bk8: 21888a 1384788i bk9: 21520a 1374790i bk10: 21520a 1371233i bk11: 21800a 1350591i bk12: 21484a 1323251i bk13: 21490a 1278026i bk14: 21034a 1201310i bk15: 20566a 1048147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.76608
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1692379 n_nop=1159020 n_act=50743 n_pre=50727 n_req=252507 n_rd=340776 n_write=91113 bw_util=0.5104
n_activity=1427592 dram_eff=0.6051
bk0: 20476a 1403772i bk1: 20678a 1403815i bk2: 20594a 1403956i bk3: 20654a 1405688i bk4: 22000a 1407894i bk5: 21722a 1399003i bk6: 21630a 1398470i bk7: 21762a 1395114i bk8: 21874a 1386813i bk9: 21522a 1374445i bk10: 21542a 1370423i bk11: 21822a 1347305i bk12: 21508a 1320413i bk13: 21476a 1273292i bk14: 21020a 1199312i bk15: 20496a 1049496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.71757
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364219, Miss = 170385 (0.468), PendingHit = 76605 (0.21)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364197, Miss = 170367 (0.468), PendingHit = 76557 (0.21)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364119, Miss = 170389 (0.468), PendingHit = 76732 (0.211)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364569, Miss = 170416 (0.467), PendingHit = 76464 (0.21)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364368, Miss = 170388 (0.468), PendingHit = 76620 (0.21)
L2 Cache Total Miss Rate = 0.468

icnt_total_pkts_mem_to_simt=7346756
icnt_total_pkts_simt_to_mem=2341296

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 198.481
% Accepted packets = 0 at node 0 (avg = 0.0473356)
lat(15) = 198.481;
thru(15,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.217673 0.217696 0.217696 0.217788 0.217868 0 0 0 0 ];
% latency change    = 0.946085
% throughput change = 1.78861
Traffic 1 Stat
%=================================
% Average latency = 2.23092
% Accepted packets = 0 at node 14 (avg = 0.0392703)
lat(16) = 2.23092;
thru(16,:) = [ 0.063565 0.0460822 0.0652213 0.0444259 0.0444259 0.063565 0.0444259 0.0860741 0.0843604 0.0827041 0.0860166 0.0444259 0.0827041 0.0652213 0 0 0 0 0 0 0 0 0 ];
% latency change    = 87.9682
% throughput change = 0.205379
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 145.295 (8 samples)
Traffic[0]class0Overall average accepted rate = 0.0380918 (8 samples)
Traffic[0]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 453 757 184 174 165 167 82 86 118 113 75 129 172 287 429 1723 1898 806 955 833 790 923 1000 863 947 957 1003 958 866 897 936 866 804 848 851 821 814 753 844 782 778 742 737 712 715 666 729 622 575 623 600 567 590 536 559 544 495 506 444 486 431 443 463 427 410 425 385 380 366 399 360 375 327 342 362 322 336 318 320 313 292 283 264 278 263 264 264 221 206 209 247 205 220 211 198 184 207 185 195 159 197 168 146 161 156 157 159 136 136 130 108 124 140 120 132 85 128 144 121 119 97 115 110 87 114 112 93 105 87 76 77 94 106 86 67 78 67 94 70 87 88 80 64 67 73 79 72 63 74 73 70 64 69 77 57 61 56 65 56 61 68 84 58 79 57 65 59 65 60 43 57 49 69 51 49 58 58 61 60 56 51 57 56 61 66 61 62 54 68 44 42 61 47 72 51 56 49 42 57 52 54 61 56 61 60 45 47 64 53 58 52 59 57 39 48 47 48 39 52 50 49 58 43 36 48 37 57 49 31 37 44 52 49 42 46 55 44 45 49 37 54 53 45 44 42 31 39 46 33 36 34 36 39 39 40 60 45 53 31 40 53 42 51 41 41 49 31 57 48 45 59 62 42 49 42 42 55 52 71 51 53 41 48 67 38 58 35 37 46 40 56 55 46 36 48 49 59 40 38 41 39 33 46 37 58 45 37 41 44 47 42 29 35 48 40 39 46 43 39 48 31 38 36 36 39 47 59 41 50 57 47 52 36 46 51 48 46 54 45 36 36 38 33 44 45 46 33 35 48 45 42 46 41 55 41 40 46 50 38 45 47 45 49 50 42 53 61 37 40 40 44 37 42 43 46 32 41 40 40 43 31 33 33 35 36 46 45 45 42 41 37 36 45 37 38 34 36 44 37 35 37 41 35 34 42 51 43 33 23 38 36 35 26 33 40 30 37 48 40 43 36 30 31 29 39 33 38 29 24 25 31 37 36 26 39 32 31 40 30 20 35 34 36 34 30 29 37 33 30 45 39 39 36 43 30 31 34 31 35 34 35 41 37 28 43 38 36 24 30 32 44 33 22 30 40 38 43 43 39 50 36 36 33 46 41 33 29 32 38 38 29 43 33 43 25 35 26 29 25 27 28 38 26 34 29 40 30 18 30 35 26 33 29 32 22 32 35 25 31 42 26 19 27 22 19 30 19 30 15 26 35 28 31 29 22 25 37 31 26 28 27 28 30 28 28 21 15 21 21 23 18 31 27 28 31 25 29 28 28 25 17 28 21 20 30 28 29 19 21 29 26 34 22 27 35 21 15 25 26 23 20 20 21 19 28 23 32 25 30 30 26 28 25 30 20 34 29 22 33 23 20 37 25 26 21 29 25 24 22 18 19 26 29 24 20 29 13 23 18 33 27 18 19 28 20 26 23 30 19 18 17 30 28 20 27 28 33 20 23 26 21 27 28 36 28 22 28 28 28 23 19 26 21 30 25 31 29 27 28 36 16 24 25 28 32 23 15 26 20 28 20 24 22 35 30 27 19 22 24 23 28 26 33 29 34 39 37 28 22 28 31 28 22 29 22 28 34 22 31 31 22 32 16 39 18 19 30 24 25 28 25 23 25 29 22 26 29 27 17 25 20 23 24 25 16 15 26 27 19 20 27 23 24 22 18 28 20 18 19 26 23 24 32 28 26 21 19 22 23 21 27 22 19 14 19 17 15 19 13 22 30 20 23 15 27 21 29 26 34 24 22 25 21 20 19 26 25 25 29 18 20 30 28 17 17 22 19 25 21 20 17 14 19 19 10 12 16 10 12 5 22 19 18 16 16 22 18 18 24 18 21 24 16 19 13 11 24 15 18 15 18 24 22 15 15 19 20 10 15 11 14 16 29 23 21 19 18 20 13 22 25 16 9 15 13 14 19 12 11 11 20 14 12 12 7 13 20 18 17 15 11 12 14 11 13 21 19 6 8 12 8 16 13 19 15 17 11 12 16 7 15 17 17 18 8 5 15 12 11 20 12 11 14 12 14 8 17 9 12 11 11 12 13 13 12 8 5 17 16 14 12 12 15 11 13 18 16 16 13 19 13 15 9 7 15 10 23 12 17 13 9 10 13 9 15 12 11 14 6 9 13 12 6 6 9 6 6 9 8 14 13 5 11 4 14 16 7 17 11 12 18 10 15 13 11 16 14 10 10 18 13 16 13 13 6 13 15 8 14 11 11 8 13 8 7 8 5 10 8 6 11 5 6 12 4 11 8 7 1659 ];
Traffic[0]class1Average hops = 1 (1821472 samples)
traffic_manager/hop_stats_freq = [ 0 1821472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 6.57486 (8 samples)
Traffic[1]class0Overall average accepted rate = 0.0655565 (8 samples)
Traffic[1]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 57383 3211 927 1572 16394 2461 483 547 277 282 93 49 48 20 23 13 10 5 2 3 5 4 2 8 5 1 5 2 1 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1821472 samples)
traffic_manager/hop_stats_freq = [ 0 1821472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 24 sec (1044 sec)
gpgpu_simulation_rate = 355088 (inst/sec)
gpgpu_simulation_rate = 1621 (cycle/sec)

