v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[51].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[51].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[51].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[50].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[50].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[50].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[49].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[49].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[49].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[48].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[48].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[48].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[55].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[55].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[55].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[54].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[54].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[54].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[53].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[53].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[53].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[52].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[52].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[52].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[59].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[59].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[59].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[58].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[58].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[58].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[57].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[57].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[57].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[56].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[56].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[56].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[63].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[63].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[63].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[62].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[62].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[62].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[61].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[61].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[61].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[60].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[60].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[60].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[35].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[35].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[35].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[34].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[34].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[34].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[33].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[33].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[33].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[32].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[32].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[32].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[44].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[44].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[44].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[45].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[45].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[45].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[46].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[46].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[46].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[47].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[47].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[47].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[43].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[43].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[43].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[42].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[42].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[42].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[41].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[41].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[41].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[40].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[40].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[40].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[39].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[39].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[39].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[38].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[38].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[38].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[37].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[37].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[37].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[36].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[36].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[36].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[31].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[31].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[31].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[30].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[30].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[30].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[29].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[29].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[29].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[28].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[28].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[28].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[27].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[27].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[27].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[26].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[26].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[26].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[25].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[25].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[25].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[24].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[24].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[24].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[23].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[23].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[23].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[22].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[22].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[22].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[21].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[21].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[21].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[20].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[20].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[20].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[19].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[19].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[19].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[18].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[18].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[18].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[17].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[17].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[17].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[16].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[16].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[16].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[15].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[15].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[15].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[14].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[14].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[14].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[13].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[13].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[13].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[12].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[12].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[12].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[11].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[11].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[11].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[10].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[10].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[10].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[9].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[9].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[9].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[8].bullet_instance|lpm_mult:Mult2|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[8].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,bullet:generate_vga_bullets[8].bullet_instance|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,VGA_sprite:generate_vga_sprites[7].VGA_sprite_instance|lpm_mult:Mult0|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,VGA_sprite:generate_vga_sprites[6].VGA_sprite_instance|lpm_mult:Mult0|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,VGA_sprite:generate_vga_sprites[5].VGA_sprite_instance|lpm_mult:Mult0|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,VGA_sprite:generate_vga_sprites[4].VGA_sprite_instance|lpm_mult:Mult0|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,VGA_sprite:generate_vga_sprites[3].VGA_sprite_instance|lpm_mult:Mult0|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,VGA_sprite:generate_vga_sprites[2].VGA_sprite_instance|lpm_mult:Mult0|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,VGA_sprite:generate_vga_sprites[1].VGA_sprite_instance|lpm_mult:Mult0|mult_sct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,VGA_sprite:generate_vga_sprites[0].VGA_sprite_instance|lpm_mult:Mult0|mult_sct:auto_generated|mac_out2,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[1],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|i2c_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|i2c_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|i2c_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|i2c_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|i2c_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|i2c_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|i2c_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|i2c_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|i2c_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.b_end,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.b_stop1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|i2c_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|bck0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|bck1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|dack1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|dack0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|Bcount[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|Bcount[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|Bcount[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|Bcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|Bcount[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|LRDATA[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.b7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.b4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.b1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_endofpacket,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_endofpacket,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|sck0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|sck1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.d_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.a_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.b_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.d7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.initialize,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.b5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.b3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.b2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.d4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.d0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.d3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.d5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.d6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.d2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.b_stop0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.b6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.b0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.start,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,wm8731:wm8731_inst|state.a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,RESET,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,RESET,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_multiplexer_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_multiplexer_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|internal_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|internal_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_7_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_5_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_3_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_024|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_024|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_024|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_024|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_hex_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_020|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_red_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_015|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|pending_response_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|pending_response_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|pending_response_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_background_offset_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_7_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_5_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_3_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_hex_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_green_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_timer_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_red_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_tx_dma_csr_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_rx_dma_csr_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_tx_dma_csr_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_rx_dma_csr_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_mdio_avalon_slave_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_mdio_avalon_slave_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_pll_pll_slave_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_switches_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_keys_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_vga_sync_s1_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_sysid_control_slave_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_keycode_s2_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_pio_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_timer_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_timer_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_timer_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_dma_csr_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_033|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_012|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_switches_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_switches_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_pll_pll_slave_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_pll_pll_slave_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_pll_pll_slave_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_pll_pll_slave_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_pll_pll_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_keys_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_keys_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_keys_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_keycode_s2_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_keycode_s2_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_keycode_s2_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_keycode_s2_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_keycode_s2_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_background_offset_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_background_offset_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_background_offset_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_background_offset_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_7_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_7_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_7_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_7_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_7_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_6_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_5_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_5_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_5_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_5_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_5_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_4_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_3_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_3_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_3_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_3_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_3_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_2_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_1_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_0_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_hex_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_hex_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_hex_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_hex_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_green_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_green_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_green_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_green_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_tx_dma_csr_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_tx_dma_csr_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_tx_dma_csr_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_tx_dma_csr_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_rx_dma_csr_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_rx_dma_csr_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_rx_dma_csr_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_rx_dma_csr_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_timer_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_timer_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_timer_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_timer_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_timer_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_red_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_red_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_red_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_red_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_tx_dma_csr_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_tx_dma_csr_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_tx_dma_csr_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_tx_dma_csr_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_rx_dma_csr_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_rx_dma_csr_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_rx_dma_csr_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_rx_dma_csr_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_mdio_avalon_slave_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_mdio_avalon_slave_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_mdio_avalon_slave_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_mdio_avalon_slave_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_mdio_avalon_slave_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_mdio_avalon_slave_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_mdio_avalon_slave_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_mdio_avalon_slave_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[0][72],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[0][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[0][53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[0][59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[0][97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_multiplexer_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[0][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_sysid_control_slave_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_sysid_control_slave_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_sysid_control_slave_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_sysid_control_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_onchip_mem_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_timer_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_vga_sync_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_vga_sync_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_vga_sync_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_green_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_green_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_033|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_012|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|reset_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_timer_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_timer_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_timer_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_tx_dma_csr_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_rx_dma_csr_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_tx_dma_csr_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_pll_pll_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_012|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_keycode_s2_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_033|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|av_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_mdio_avalon_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_mdio_avalon_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_background_offset_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_rx_dma_csr_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_025|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_vga_sync_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_vga_sync_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_vga_sync_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_025|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_018|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_switches_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_keys_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_017|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_keys_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_keys_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_018|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_017|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_sysid_control_slave_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_sysid_control_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_sysid_control_slave_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_dest_id[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_dest_id[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_dest_id[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_dest_id[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_dest_id[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_dest_id[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_019|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_next.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_state.001000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_state.100000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_state.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_state.000000100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_state.000000010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|init_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_state.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|ECE385_sdram_input_efifo_module:the_ECE385_sdram_input_efifo_module|entries[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|ECE385_sdram_input_efifo_module:the_ECE385_sdram_input_efifo_module|entries[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|f_pop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|ECE385_sdram_input_efifo_module:the_ECE385_sdram_input_efifo_module|rd_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_state.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_state.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_pio:audio_pio|data_out[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|prev_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_7_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_5_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_3_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_024|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_024|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_024|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_hex_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_020|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_020|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_020|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_red_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_015|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_015|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_015|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_green_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_green_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|has_pending_responses,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_dma_m_read_agent|hold_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_green_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_019|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_019|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_019|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_dqm[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_dqm[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_dqm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_dqm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_bank[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_bank[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_red:io_led_red|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_green:io_led_green|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_green:io_led_green|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_green:io_led_green|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_green:io_led_green|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_green:io_led_green|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_green:io_led_green|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_green:io_led_green|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_green:io_led_green|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_led_green:io_led_green|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rvalid0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|t_dav,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_next.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_next.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_next.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_next.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_pll_pll_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_pll_pll_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_sysid_control_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_background_offset_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_7_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_5_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_3_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_hex_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_green_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_timer_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_red_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_tx_dma_csr_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_rx_dma_csr_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_tx_dma_csr_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_rx_dma_csr_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_mdio_avalon_slave_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_mdio_avalon_slave_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_pll_pll_slave_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_switches_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_keys_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_vga_sync_s1_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_sysid_control_slave_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_keycode_s2_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_pio_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_timer_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_dma_csr_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_switches_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_switches_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_pll_pll_slave_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_pll_pll_slave_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_pll_pll_slave_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_pll_pll_slave_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_keys_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_keys_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_keycode_s2_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_keycode_s2_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_keycode_s2_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_keycode_s2_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_background_offset_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_background_offset_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_background_offset_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_background_offset_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_7_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_7_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_7_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_7_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_5_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_5_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_5_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_5_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_3_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_3_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_3_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_3_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_hex_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_hex_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_hex_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_hex_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_green_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_green_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_green_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_green_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_tx_dma_csr_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_tx_dma_csr_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_tx_dma_csr_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_tx_dma_csr_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_rx_dma_csr_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_rx_dma_csr_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_rx_dma_csr_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_rx_dma_csr_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_timer_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_timer_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_timer_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_timer_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_red_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_red_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_red_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_led_red_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_tx_dma_csr_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_tx_dma_csr_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_tx_dma_csr_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_tx_dma_csr_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_rx_dma_csr_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_rx_dma_csr_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_rx_dma_csr_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_rx_dma_csr_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_mdio_avalon_slave_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_mdio_avalon_slave_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_mdio_avalon_slave_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_mdio_avalon_slave_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_mdio_avalon_slave_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_mdio_avalon_slave_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_mdio_avalon_slave_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_mdio_avalon_slave_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[1][72],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[1][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[1][53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[1][94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[1][97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[0][62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[1][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|rd_valid[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_sysid_control_slave_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_sysid_control_slave_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_sysid_control_slave_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_vga_sync_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_vga_sync_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|sw_reset_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_016|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_timer_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_tx_dma_csr_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_rx_dma_csr_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_008|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_tx_dma_csr_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_007|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_pll_pll_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_012|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_keycode_s2_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_033|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_033|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_033|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_033|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_mdio_avalon_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_002|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth1_mdio_avalon_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_background_offset_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_006|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth0_rx_dma_csr_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_vga_sync_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_025|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_025|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_025|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_switches_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_keys_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_018|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_017|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|saved_grant[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_sysid_control_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_state.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|ack_refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|refresh_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_state.011,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_state.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_state.001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_state.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_state.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_next.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|ECE385_sdram_input_efifo_module:the_ECE385_sdram_input_efifo_module|wr_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|saved_grant[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_next.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|m_next.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_012|saved_grant[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|woverflow,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ac,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_payload[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_payload[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_payload[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_payload[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_payload[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_payload[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_payload[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_payload[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|t_pause~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|delayed_unxcounter_is_zeroxx0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|delayed_unxcounter_is_zeroxx0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_payload[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_payload[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_onchip_mem_s2_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem[0][88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem[0][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|reset_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|reset_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|reset_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|reset_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_stdsync_sv6:stdsync2|ECE385_nios2_pll_dffpipe_l2c:dffpipe3|dffe5a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_keys:io_keys|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_keys:io_keys|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_keys:io_keys|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_vga_sync:io_vga_sync|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_switches:io_switches|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|read_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_io_keys:io_keys|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rst2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|r_ena1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|r_val,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|i_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|pfdena_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|fifo_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|pause_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ien_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ien_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|fifo_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|control_register,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|timeout_occurred,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|control_register,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|timeout_occurred,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_stdsync_sv6:stdsync2|ECE385_nios2_pll_dffpipe_l2c:dffpipe3|dffe6a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_green_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_green_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_green_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_green_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_green_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_green_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_keys_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_green_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_keys_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_green_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_timer_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_timer_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_keys_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem[1][62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|rd_valid[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_hex_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_background_offset_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_timer_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_green_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_tx_dma_csr_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_led_red_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_tx_dma_csr_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_rx_dma_csr_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_rx_dma_csr_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_timer_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_pio_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth0_mdio_avalon_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_vga_sync_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth1_mdio_avalon_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_switches_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_keys_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_rsp_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_sdram:sdram|za_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|sw_reset_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|counter_is_running,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_payload[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_payload[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_payload[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_payload[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_payload[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_payload[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|t_ena~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr_gray[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr_gray[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr_gray[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr_gray[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr_gray[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr_gray[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr_gray[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr_gray[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr_gray[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr_gray[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr_gray[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr_gray[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr_gray[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr_gray[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr_gray[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr_gray[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr_gray[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr_gray[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr_gray[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr_gray[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr_gray[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr_gray[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr_gray[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr_gray[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr_gray[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr_gray[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr_gray[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr_gray[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr_gray[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr_gray[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr_gray[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr_gray[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr_gray[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr_gray[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr_gray[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr_gray[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr_gray[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr_gray[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr_gray[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr_gray[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr_gray[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr_gray[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr_gray[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr_gray[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_payload[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_payload[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_payload[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_payload[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_payload[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_payload[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_rd_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_rd_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|sw_reset_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|sw_reset_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|sw_reset_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|sw_reset_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|fifo_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_timer:nios2_timer|force_reload,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_audio_timer:audio_timer|force_reload,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem[1][88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_onchip_mem_s2_agent_rsp_fifo|mem[1][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|out_payload[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|out_payload[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|sw_reset_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|sw_reset_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|sw_reset_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|sw_reset_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_stdsync_sv6:stdsync2|ECE385_nios2_pll_dffpipe_l2c:dffpipe3|dffe4a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[4],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,wm8731:wm8731_inst|I2C_SCLK,wm8731:wm8731_inst|word_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,wm8731:wm8731_inst|I2C_SCLK,wm8731:wm8731_inst|word_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,wm8731:wm8731_inst|I2C_SCLK,wm8731:wm8731_inst|word_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,wm8731:wm8731_inst|I2C_SCLK,wm8731:wm8731_inst|word_count[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,wm8731:wm8731_inst|I2C_SCLK,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|reset_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_estatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte2_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte2_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte2_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte2_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte2_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte2_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte2_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte2_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte1_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte1_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte1_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte1_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte1_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte1_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte1_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte1_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte0_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte0_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte0_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte0_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte0_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte0_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte0_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte0_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_ld,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|end_begintransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_new_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_br_cmp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_rd_ctl_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_logic,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_logic_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_logic_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_alu_sub,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|i_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|write_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_invert_arith_src_msb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_compare_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_align_cycle[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_align_cycle[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_aligning_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_waiting_for_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte3_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte3_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte3_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte3_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte3_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte3_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte3_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_byte3_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_status_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|hbreak_enabled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|wait_for_one_post_bret_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|hbreak_pending,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_wr_dst_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_retaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_jmp_direct,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_valid_from_R,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_src_imm5_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_src2_use_imm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_force_src2_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_hi_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_cmp_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_br_uncond,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_uncond_cti_non_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_break,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_exception,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|saved_grant[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_logical,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_wrctl_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_ld_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_bstatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_compare_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte2_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte1_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte1_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte1_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte1_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte0_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte0_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte0_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte1_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte1_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte1_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte0_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte0_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte0_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_estatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte1_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte0_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte0_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_cs:usb_hpi_w|data_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_cs:usb_hpi_reset|data_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_cs:usb_hpi_r|data_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_cs:usb_hpi_cs|data_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_address:usb_hpi_address|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_address:usb_hpi_address|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte2_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte2_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte2_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte2_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte2_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte2_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte2_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_shift_rot_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|hbreak_enabled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rvalid0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|t_dav,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_hpi_w_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_hpi_reset_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_hpi_r_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_hpi_cs_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_new_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|av_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_hpi_data_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_keycode_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_onchip_mem_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_sysid_control_slave_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_sysid_control_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:usb_nios2_cpu_instruction_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|i_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_sysid_control_slave_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:usb_nios2_cpu_data_master_translator|end_begintransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_keycode_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_reset_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_onchip_mem_s1_agent_rsp_fifo|mem[0][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_onchip_mem_s1_agent_rsp_fifo|mem[0][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_onchip_mem_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_r_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_w_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_cs_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_sysid_control_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_sysid_control_slave_agent_rsp_fifo|mem[0][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_sysid_control_slave_agent_rsp_fifo|mem[0][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:usb_nios2_cpu_data_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_hpi_address_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_address_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_br_cmp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_rd_ctl_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_logic,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_logic_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_logic_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_alu_sub,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_w_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_w_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_hpi_w_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_reset_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_reset_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_hpi_reset_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_r_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_r_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_hpi_r_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_cs_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_cs_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_hpi_cs_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_address_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_address_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:usb_nios2_cpu_data_master_translator|write_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:usb_nios2_cpu_data_master_agent|hold_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_hpi_address_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rst2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|r_ena1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|r_val,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_002|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_hpi_data_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_keycode_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_break,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_br_uncond,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_uncond_cti_non_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_exception,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_001|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_onchip_mem_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_sysid_control_slave_agent_rsp_fifo|mem[1][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_sysid_control_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_nios2_sysid_control_slave_agent_rsp_fifo|mem[1][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_shift_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_retaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_jmp_direct,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_valid_from_R,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_src_imm5_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_src2_use_imm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_force_src2_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_hi_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_dst_regnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_dst_regnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_dst_regnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_dst_regnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_dst_regnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_ld,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_control_rd_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_cmp_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_wr_dst_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|t_ena~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_address_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|wait_for_one_post_bret_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|hbreak_pending,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_ipending_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_status_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_bstatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_ienable_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_compare_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_invert_arith_src_msb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_src2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_compare_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_address_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_w_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_r_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_reset_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_cs_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_sysid_control_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_align_cycle[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_align_cycle[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_aligning_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_waiting_for_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_usb_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|t_pause~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte3_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte3_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte3_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte3_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte3_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte3_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte3_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|fifo_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|rdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_byte3_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|woverflow,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ac,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_usb_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_shift_logical,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_usb_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|fifo_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|pause_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ien_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|fifo_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_wrctl_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_ld_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_hpi_data_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|read_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ien_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,wm8731:wm8731_inst|word_counter~0,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,wm8731:wm8731_inst|word_counter~0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|reset_n,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|reset_n,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|reset_n,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|reset_n,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_locked,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,wm8731:wm8731_inst|i2c_counter[9],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[5],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[4],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[3],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[2],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[5],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[4],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[3],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[2],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,wm8731:wm8731_inst|state.b_end,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,wm8731:wm8731_inst|state.b_stop1,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,CLOCK_50,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ENET0_RX_CLK,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ENET1_RX_CLK,Global Clock,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,bullet:generate_vga_bullets[10].bullet_instance|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,PASS,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,311;69;311;0;0;315;311;0;315;315;0;70;0;0;122;0;70;122;0;0;3;70;0;0;0;0;0;315;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,4;246;4;315;315;0;4;315;0;0;315;245;315;315;193;315;245;193;315;315;312;245;315;315;315;315;315;0;315;315,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,LEDG[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX6[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX6[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX6[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX6[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX6[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX6[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX6[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX7[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX7[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX7[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX7[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX7[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX7[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX7[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_BLANK_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_HS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_SYNC_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_VS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,AUD_ADCDAT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,AUD_DACDAT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,AUD_XCK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,I2C_SCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_GTX_CLK,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_INT_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_LINK100,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_MDC,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_RST_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_RX_COL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_RX_CRS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_RX_ER,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_TX_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_TX_DATA[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_TX_DATA[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_TX_DATA[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_TX_DATA[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_TX_EN,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_TX_ER,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENETCLK_25,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_GTX_CLK,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_INT_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_LINK100,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_MDC,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_RST_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_RX_COL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_RX_CRS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_RX_ER,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_TX_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_TX_DATA[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_TX_DATA[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_TX_DATA[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_TX_DATA[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_TX_EN,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_TX_ER,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_ADDR[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_ADDR[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_CS_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_INT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_RD_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_RST_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_WE_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_BA[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_BA[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_CAS_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_CKE,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_CS_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQM[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQM[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQM[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQM[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_RAS_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_WE_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[18],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_ADDR[19],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_CE_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_LB_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_OE_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_UB_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_WE_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLOCK2_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLOCK3_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,AUD_ADCLRCK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,AUD_BCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,AUD_DACLRCK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,I2C_SDAT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_MDIO,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_MDIO,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OTG_DATA[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[16],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[17],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[18],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[19],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[20],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[21],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[22],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[23],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[24],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[25],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[26],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[27],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[28],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[29],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[30],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[31],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SRAM_DQ[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLOCK_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_RX_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_RX_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_RX_DV,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_RX_DV,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_RX_DATA[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_RX_DATA[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_RX_DATA[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET1_RX_DATA[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_RX_DATA[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_RX_DATA[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_RX_DATA[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET0_RX_DATA[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,14,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,16,
