# Warning: Diagram structure inconsistencies encountered when opening "C:/Users/Igor Ortega/Documents/GitHub/Pipeline_orgarq/biblioteca_de_componentesv4.5/src/DualRegFile.bde".
# Warning: Inconsistencies have been removed during loading and file has been marked as modified.
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Cache_I.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Cache_I.vhd
# Compile Entity "cache_I"
# Compile Architecture "cache_I" of Entity "cache_I"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/x.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\x.vhd
# Compile Entity "cache_I"
# Compile Architecture "cache_I" of Entity "cache_I"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/cache_I.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_I.vhd
# Compile Entity "Cache_I"
# Compile Architecture "Cache_I" of Entity "Cache_I"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/cache_I.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_I.vhd
# Compile Entity "Cache_I"
# Compile Architecture "Cache_I" of Entity "Cache_I"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Fetch_stage.bde $dsn/src/Instruction_Decode_Stage.bde $dsn/src/Instruction_Execute_Stage.bde $dsn/src/Acesso_Memoria_Stage.bde $dsn/src/Controle_ALU.vhd $dsn/src/Esquema_Geral.bde $dsn/src/Write_Back_Stage.bde $dsn/src/cache_D.vhd $dsn/src/Controle.vhd
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde'.
# DRC: Warning: Instruction_Fetch_stage.bde - 0 error(s), 16 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Fetch_stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde'.
# DRC: Warning: Instruction_Decode_Stage.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Decode_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde'.
# DRC: Warning: Instruction_Execute_Stage.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Execute_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde'.
# DRC: Warning: Acesso_Memoria_Stage.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Acesso_Memoria_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Esquema_Geral.bde'.
# DRC: Warning: Esquema_Geral.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 4 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Esquema_Geral.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Esquema_Geral.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde'.
# DRC: Warning: Write_Back_Stage.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Write_Back_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Fetch_stage.vhd
# Compile Entity "Instruction_Fetch_sstage"
# Compile Architecture "Instruction_Fetch_sstage" of Entity "Instruction_Fetch_sstage"
# File: .\..\compile\Instruction_Decode_Stage.vhd
# Compile Entity "Instruction_Decode_Stage"
# Compile Architecture "Instruction_Decode_Stage" of Entity "Instruction_Decode_Stage"
# File: .\..\compile\Instruction_Execute_Stage.vhd
# Compile Entity "Instruction_Execute_Stage"
# Compile Architecture "Instruction_Execute_Stage" of Entity "Instruction_Execute_Stage"
# File: .\..\compile\Acesso_Memoria_Stage.vhd
# Compile Entity "Acesso_Memoria"
# Compile Architecture "Acesso_Memoria" of Entity "Acesso_Memoria"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Controle_ALU.vhd
# Compile Entity "ALU_Control"
# Compile Architecture "ALU_Control" of Entity "ALU_Control"
# File: .\..\compile\Esquema_Geral.vhd
# Compile Entity "Esquema_Geral"
# Compile Architecture "Esquema_Geral" of Entity "Esquema_Geral"
# File: .\..\compile\Write_Back_Stage.vhd
# Compile Entity "Write_Back_Stage"
# Compile Architecture "Write_Back_Stage" of Entity "Write_Back_Stage"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_D.vhd
# Compile Entity "cache_D"
# Compile Architecture "cache_D" of Entity "cache_D"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Controle.vhd
# Compile Entity "Controle"
# Compile Architecture "Controle" of Entity "Controle"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/cache_I.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_I.vhd
# Compile Entity "Cache_I"
# Compile Architecture "Cache_I" of Entity "Cache_I"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Library Manager: Library "biblioteca_de_componentes" contents cleared.
acom -reorder -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/cache_D.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_D.vhd
# Compile Entity "cache_D"
# Compile Architecture "cache_D" of Entity "cache_D"
# Top-level unit(s) detected:
# Entity => cache_D
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Fetch_stage.bde $dsn/src/Instruction_Decode_Stage.bde $dsn/src/Instruction_Execute_Stage.bde $dsn/src/Acesso_Memoria_Stage.bde $dsn/src/Controle_ALU.vhd $dsn/src/Esquema_Geral.bde $dsn/src/Write_Back_Stage.bde $dsn/src/cache_D.vhd $dsn/src/Controle.vhd $dsn/src/cache_I.vhd
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde'.
# DRC: Warning: Instruction_Fetch_stage.bde - 0 error(s), 16 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Fetch_stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde'.
# DRC: Warning: Instruction_Decode_Stage.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Decode_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde'.
# DRC: Warning: Instruction_Execute_Stage.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Execute_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde'.
# DRC: Warning: Acesso_Memoria_Stage.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Acesso_Memoria_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Esquema_Geral.bde'.
# DRC: Warning: Esquema_Geral.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 4 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Esquema_Geral.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Esquema_Geral.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde'.
# DRC: Warning: Write_Back_Stage.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Write_Back_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Fetch_stage.vhd
# Compile Entity "Instruction_Fetch_sstage"
# Compile Architecture "Instruction_Fetch_sstage" of Entity "Instruction_Fetch_sstage"
# Warning: ELAB1_0026: Instruction_Fetch_stage.bde(Instruction_Fetch_stage.vhd) : (129, 0): There is no default binding for component "ram". (No entity named "ram" was found).
# Warning: ELAB1_0026: Instruction_Fetch_stage.bde(Instruction_Fetch_stage.vhd) : (138, 0): There is no default binding for component "Reg_ClkEnable". (No entity named "Reg_ClkEnable" was found).
# Warning: ELAB1_0026: Instruction_Fetch_stage.bde(Instruction_Fetch_stage.vhd) : (151, 0): There is no default binding for component "Mux2x1". (No entity named "Mux2x1" was found).
# Warning: ELAB1_0026: Instruction_Fetch_stage.bde(Instruction_Fetch_stage.vhd) : (162, 0): There is no default binding for component "somador". (No entity named "somador" was found).
# File: .\..\compile\Instruction_Decode_Stage.vhd
# Compile Entity "Instruction_Decode_Stage"
# Compile Architecture "Instruction_Decode_Stage" of Entity "Instruction_Decode_Stage"
# Warning: ELAB1_0026: Instruction_Decode_Stage.bde(Instruction_Decode_Stage.vhd) : (154, 0): There is no default binding for component "dualregfile". (No entity named "dualregfile" was found).
# Warning: ELAB1_0026: Instruction_Decode_Stage.bde(Instruction_Decode_Stage.vhd) : (169, 0): There is no default binding for component "xsign". (No entity named "xsign" was found).
# Warning: ELAB1_0026: Instruction_Decode_Stage.bde(Instruction_Decode_Stage.vhd) : (179, 0): There is no default binding for component "Reg_ClkEnable". (No entity named "Reg_ClkEnable" was found).
# Warning: ELAB1_0026: Instruction_Decode_Stage.bde(Instruction_Decode_Stage.vhd) : (192, 0): There is no default binding for component "Mux2x1". (No entity named "Mux2x1" was found).
# Warning: ELAB1_0026: Instruction_Decode_Stage.bde(Instruction_Decode_Stage.vhd) : (203, 0): There is no default binding for component "Controle". (No entity named "Controle" was found).
# File: .\..\compile\Instruction_Execute_Stage.vhd
# Compile Entity "Instruction_Execute_Stage"
# Compile Architecture "Instruction_Execute_Stage" of Entity "Instruction_Execute_Stage"
# Warning: ELAB1_0026: Instruction_Execute_Stage.bde(Instruction_Execute_Stage.vhd) : (172, 0): There is no default binding for component "Reg_ClkEnable". (No entity named "Reg_ClkEnable" was found).
# Warning: ELAB1_0026: Instruction_Execute_Stage.bde(Instruction_Execute_Stage.vhd) : (185, 0): There is no default binding for component "ula". (No entity named "ula" was found).
# Warning: ELAB1_0026: Instruction_Execute_Stage.bde(Instruction_Execute_Stage.vhd) : (198, 0): There is no default binding for component "Mux2x1". (No entity named "Mux2x1" was found).
# Warning: ELAB1_0026: Instruction_Execute_Stage.bde(Instruction_Execute_Stage.vhd) : (220, 0): There is no default binding for component "ALU_Control". (No entity named "ALU_Control" was found).
# Warning: ELAB1_0026: Instruction_Execute_Stage.bde(Instruction_Execute_Stage.vhd) : (252, 0): There is no default binding for component "deslocador_combinatorio". (No entity named "deslocador_combinatorio" was found).
# File: .\..\compile\Acesso_Memoria_Stage.vhd
# Compile Entity "Acesso_Memoria"
# Compile Architecture "Acesso_Memoria" of Entity "Acesso_Memoria"
# Warning: ELAB1_0026: Acesso_Memoria_Stage.bde(Acesso_Memoria_Stage.vhd) : (114, 0): There is no default binding for component "Reg_ClkEnable". (No entity named "Reg_ClkEnable" was found).
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Controle_ALU.vhd
# Compile Entity "ALU_Control"
# Compile Architecture "ALU_Control" of Entity "ALU_Control"
# File: .\..\compile\Esquema_Geral.vhd
# Compile Entity "Esquema_Geral"
# Compile Architecture "Esquema_Geral" of Entity "Esquema_Geral"
# Warning: ELAB1_0026: Esquema_Geral.bde(Esquema_Geral.vhd) : (131, 0): There is no default binding for component "Write_Back_Stage". (No entity named "Write_Back_Stage" was found).
# File: .\..\compile\Write_Back_Stage.vhd
# Compile Entity "Write_Back_Stage"
# Compile Architecture "Write_Back_Stage" of Entity "Write_Back_Stage"
# Warning: ELAB1_0026: Write_Back_Stage.bde(Write_Back_Stage.vhd) : (75, 0): There is no default binding for component "Mux2x1". (No entity named "Mux2x1" was found).
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_D.vhd
# Compile Entity "cache_D"
# Compile Architecture "cache_D" of Entity "cache_D"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Controle.vhd
# Compile Entity "Controle"
# Compile Architecture "Controle" of Entity "Controle"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_I.vhd
# Compile Entity "Cache_I"
# Compile Architecture "Cache_I" of Entity "Cache_I"
# Compile success 0 Errors 17 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Fetch_stage.bde $dsn/src/Instruction_Decode_Stage.bde $dsn/src/Instruction_Execute_Stage.bde $dsn/src/Acesso_Memoria_Stage.bde $dsn/src/Controle_ALU.vhd $dsn/src/Esquema_Geral.bde $dsn/src/Write_Back_Stage.bde $dsn/src/cache_D.vhd $dsn/src/Controle.vhd $dsn/src/cache_I.vhd
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde'.
# DRC: Warning: Instruction_Fetch_stage.bde - 0 error(s), 16 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Fetch_stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde'.
# DRC: Warning: Instruction_Decode_Stage.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Decode_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde'.
# DRC: Warning: Instruction_Execute_Stage.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Execute_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde'.
# DRC: Warning: Acesso_Memoria_Stage.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Acesso_Memoria_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Esquema_Geral.bde'.
# DRC: Warning: Esquema_Geral.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 4 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Esquema_Geral.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Esquema_Geral.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde'.
# DRC: Warning: Write_Back_Stage.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Write_Back_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Fetch_stage.vhd
# Compile Entity "Instruction_Fetch_sstage"
# Compile Architecture "Instruction_Fetch_sstage" of Entity "Instruction_Fetch_sstage"
# Warning: ELAB1_0026: Instruction_Fetch_stage.bde(Instruction_Fetch_stage.vhd) : (129, 0): There is no default binding for component "ram". (No entity named "ram" was found).
# Warning: ELAB1_0026: Instruction_Fetch_stage.bde(Instruction_Fetch_stage.vhd) : (138, 0): There is no default binding for component "Reg_ClkEnable". (No entity named "Reg_ClkEnable" was found).
# Warning: ELAB1_0026: Instruction_Fetch_stage.bde(Instruction_Fetch_stage.vhd) : (151, 0): There is no default binding for component "Mux2x1". (No entity named "Mux2x1" was found).
# Warning: ELAB1_0026: Instruction_Fetch_stage.bde(Instruction_Fetch_stage.vhd) : (162, 0): There is no default binding for component "somador". (No entity named "somador" was found).
# File: .\..\compile\Instruction_Decode_Stage.vhd
# Compile Entity "Instruction_Decode_Stage"
# Compile Architecture "Instruction_Decode_Stage" of Entity "Instruction_Decode_Stage"
# Warning: ELAB1_0026: Instruction_Decode_Stage.bde(Instruction_Decode_Stage.vhd) : (154, 0): There is no default binding for component "dualregfile". (No entity named "dualregfile" was found).
# Warning: ELAB1_0026: Instruction_Decode_Stage.bde(Instruction_Decode_Stage.vhd) : (169, 0): There is no default binding for component "xsign". (No entity named "xsign" was found).
# Warning: ELAB1_0026: Instruction_Decode_Stage.bde(Instruction_Decode_Stage.vhd) : (179, 0): There is no default binding for component "Reg_ClkEnable". (No entity named "Reg_ClkEnable" was found).
# Warning: ELAB1_0026: Instruction_Decode_Stage.bde(Instruction_Decode_Stage.vhd) : (192, 0): There is no default binding for component "Mux2x1". (No entity named "Mux2x1" was found).
# File: .\..\compile\Instruction_Execute_Stage.vhd
# Compile Entity "Instruction_Execute_Stage"
# Compile Architecture "Instruction_Execute_Stage" of Entity "Instruction_Execute_Stage"
# Warning: ELAB1_0026: Instruction_Execute_Stage.bde(Instruction_Execute_Stage.vhd) : (172, 0): There is no default binding for component "Reg_ClkEnable". (No entity named "Reg_ClkEnable" was found).
# Warning: ELAB1_0026: Instruction_Execute_Stage.bde(Instruction_Execute_Stage.vhd) : (185, 0): There is no default binding for component "ula". (No entity named "ula" was found).
# Warning: ELAB1_0026: Instruction_Execute_Stage.bde(Instruction_Execute_Stage.vhd) : (198, 0): There is no default binding for component "Mux2x1". (No entity named "Mux2x1" was found).
# Warning: ELAB1_0026: Instruction_Execute_Stage.bde(Instruction_Execute_Stage.vhd) : (252, 0): There is no default binding for component "deslocador_combinatorio". (No entity named "deslocador_combinatorio" was found).
# File: .\..\compile\Acesso_Memoria_Stage.vhd
# Compile Entity "Acesso_Memoria"
# Compile Architecture "Acesso_Memoria" of Entity "Acesso_Memoria"
# Warning: ELAB1_0026: Acesso_Memoria_Stage.bde(Acesso_Memoria_Stage.vhd) : (114, 0): There is no default binding for component "Reg_ClkEnable". (No entity named "Reg_ClkEnable" was found).
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Controle_ALU.vhd
# Compile Entity "ALU_Control"
# Compile Architecture "ALU_Control" of Entity "ALU_Control"
# File: .\..\compile\Esquema_Geral.vhd
# Compile Entity "Esquema_Geral"
# Compile Architecture "Esquema_Geral" of Entity "Esquema_Geral"
# File: .\..\compile\Write_Back_Stage.vhd
# Compile Entity "Write_Back_Stage"
# Compile Architecture "Write_Back_Stage" of Entity "Write_Back_Stage"
# Warning: ELAB1_0026: Write_Back_Stage.bde(Write_Back_Stage.vhd) : (75, 0): There is no default binding for component "Mux2x1". (No entity named "Mux2x1" was found).
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_D.vhd
# Compile Entity "cache_D"
# Compile Architecture "cache_D" of Entity "cache_D"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Controle.vhd
# Compile Entity "Controle"
# Compile Architecture "Controle" of Entity "Controle"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_I.vhd
# Compile Entity "Cache_I"
# Compile Architecture "Cache_I" of Entity "Cache_I"
# Compile success 0 Errors 14 Warnings  Analysis time :  0.2 [s]
# Library Manager: Library "biblioteca_de_componentes" contents cleared.
# Library Manager: Library "biblioteca_de_componentes1" attached.
# AMAP: Adding mapping library O.K.
# Remove mapping biblioteca_de_componentes C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\biblioteca_de_componentesv4.5\biblioteca_de_componentes.lib
# Warning: Library Manager: Local library "biblioteca_de_componentes" detached.
# Remove mapping biblioteca_de_componentes1 C:\aldec\active-hdl-student-edition\vlib\biblioteca_de_componentesv4.5\biblioteca_de_componentes.lib
# Warning: Library Manager: Local library "biblioteca_de_componentes1" detached.
# Library Manager: Library "biblioteca_de_componentes" attached.
# AMAP: Adding mapping library O.K.
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Fetch_stage.bde $dsn/src/Instruction_Decode_Stage.bde $dsn/src/Instruction_Execute_Stage.bde $dsn/src/Acesso_Memoria_Stage.bde $dsn/src/Controle_ALU.vhd $dsn/src/Esquema_Geral.bde $dsn/src/Write_Back_Stage.bde $dsn/src/cache_D.vhd $dsn/src/Controle.vhd $dsn/src/cache_I.vhd
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde'.
# DRC: Warning: Instruction_Fetch_stage.bde - 0 error(s), 17 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Fetch_stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde'.
# DRC: Warning: Instruction_Decode_Stage.bde - 0 error(s), 14 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Decode_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde'.
# DRC: Warning: Instruction_Execute_Stage.bde - 0 error(s), 25 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Execute_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde'.
# DRC: Warning: Acesso_Memoria_Stage.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Acesso_Memoria_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Esquema_Geral.bde'.
# DRC: Warning: Esquema_Geral.bde - 0 error(s), 7 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Esquema_Geral.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Esquema_Geral.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde'.
# DRC: Warning: Write_Back_Stage.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Write_Back_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Fetch_stage.vhd
# Compile Entity "Instruction_Fetch_sstage"
# Compile Architecture "Instruction_Fetch_sstage" of Entity "Instruction_Fetch_sstage"
# File: .\..\compile\Instruction_Decode_Stage.vhd
# Compile Entity "Instruction_Decode_Stage"
# Compile Architecture "Instruction_Decode_Stage" of Entity "Instruction_Decode_Stage"
# Warning: ELAB1_0026: Instruction_Decode_Stage.bde(Instruction_Decode_Stage.vhd) : (203, 0): There is no default binding for component "Controle". (No entity named "Controle" was found).
# File: .\..\compile\Instruction_Execute_Stage.vhd
# Compile Entity "Instruction_Execute_Stage"
# Compile Architecture "Instruction_Execute_Stage" of Entity "Instruction_Execute_Stage"
# Warning: ELAB1_0026: Instruction_Execute_Stage.bde(Instruction_Execute_Stage.vhd) : (220, 0): There is no default binding for component "ALU_Control". (No entity named "ALU_Control" was found).
# File: .\..\compile\Acesso_Memoria_Stage.vhd
# Compile Entity "Acesso_Memoria"
# Compile Architecture "Acesso_Memoria" of Entity "Acesso_Memoria"
# Warning: ELAB1_0026: Acesso_Memoria_Stage.bde(Acesso_Memoria_Stage.vhd) : (127, 0): There is no default binding for component "cache_D". (No entity named "cache_D" was found).
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Controle_ALU.vhd
# Compile Entity "ALU_Control"
# Compile Architecture "ALU_Control" of Entity "ALU_Control"
# File: .\..\compile\Esquema_Geral.vhd
# Compile Entity "Esquema_Geral"
# Compile Architecture "Esquema_Geral" of Entity "Esquema_Geral"
# Warning: ELAB1_0026: Esquema_Geral.bde(Esquema_Geral.vhd) : (131, 0): There is no default binding for component "Write_Back_Stage". (No entity named "Write_Back_Stage" was found).
# File: .\..\compile\Write_Back_Stage.vhd
# Compile Entity "Write_Back_Stage"
# Compile Architecture "Write_Back_Stage" of Entity "Write_Back_Stage"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_D.vhd
# Compile Entity "cache_D"
# Compile Architecture "cache_D" of Entity "cache_D"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Controle.vhd
# Compile Entity "Controle"
# Compile Architecture "Controle" of Entity "Controle"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_I.vhd
# Compile Entity "Cache_I"
# Compile Architecture "Cache_I" of Entity "Cache_I"
# Compile success 0 Errors 4 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Decode_Stage.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Decode_Stage.vhd
# Compile Entity "Instruction_Decode_Stage"
# Compile Architecture "Instruction_Decode_Stage" of Entity "Instruction_Decode_Stage"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Execute_Stage.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Execute_Stage.vhd
# Compile Entity "Instruction_Execute_Stage"
# Compile Architecture "Instruction_Execute_Stage" of Entity "Instruction_Execute_Stage"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Acesso_Memoria_Stage.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Acesso_Memoria_Stage.vhd
# Compile Entity "Acesso_Memoria"
# Compile Architecture "Acesso_Memoria" of Entity "Acesso_Memoria"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Esquema_Geral.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Esquema_Geral.vhd
# Compile Entity "Esquema_Geral"
# Compile Architecture "Esquema_Geral" of Entity "Esquema_Geral"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/cache_I.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_I.vhd
# Compile Entity "Cache_I"
# Compile Architecture "Cache_I" of Entity "Cache_I"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/cache_I.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_I.vhd
# Compile Entity "Cache_I"
# Compile Architecture "Cache_I" of Entity "Cache_I"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/cache_I.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_I.vhd
# Compile Entity "Cache_I"
# Compile Architecture "Cache_I" of Entity "Cache_I"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work pipeline_mips -2002  $dsn/src/cache_I.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_I.vhd
# Compile Entity "Cache_I"
# Compile Architecture "Cache_I" of Entity "Cache_I"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/cache_I.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_I.vhd
# Compile Entity "Cache_I"
# Compile Architecture "Cache_I" of Entity "Cache_I"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Fetch_stage.bde
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde'.
# DRC: Warning: Instruction_Fetch_stage.bde - 0 error(s), 14 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Fetch_stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Fetch_stage.vhd
# Compile Entity "Instruction_Fetch_sstage"
# Compile Architecture "Instruction_Fetch_sstage" of Entity "Instruction_Fetch_sstage"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Error: The contents of entity 'biblioteca_de_componentes.instruction_fetch_sstage' instantiated in architecture 'Esquema_Geral:Esquema_Geral' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Error: The contents of entity 'biblioteca_de_componentes.instruction_fetch_sstage' instantiated in architecture 'Esquema_Geral:Esquema_Geral' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Write_Back_Stage Write_Back_Stage Write_Back_Stage
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7198 kB (elbread=1280 elab2=5780 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\wave.asdb
#  01:46, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
# Fub names have changed:
#  Acesso_Memoria -> Fub2
#  Instruction_Decode_Stage -> Fub3
#  Instruction_Execute_Stage -> Fub4
#  Instruction_Fetch_sstage -> Fub5
#  Write_Back_Stage -> Fub6
acom -O3 -e 100 -work biblioteca_de_componentes -2002  "$dsn/src/Fluxo de dados.bde"
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Fluxo de dados.bde'.
# DRC: Warning: Fluxo de dados.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Fluxo de dados.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Fluxo de dados.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Fluxo de dados.vhd
# Compile Entity "Esquema_Geral"
# Compile Architecture "Esquema_Geral" of Entity "Esquema_Geral"
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (98, 0): There is no default binding for component "Fub5". (No entity named "Fub5" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (105, 0): There is no default binding for component "Fub3". (No entity named "Fub3" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (115, 0): There is no default binding for component "Fub4". (No entity named "Fub4" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (122, 0): There is no default binding for component "Fub2". (No entity named "Fub2" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (131, 0): There is no default binding for component "Fub6". (No entity named "Fub6" was found).
# Compile success 0 Errors 5 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  "$dsn/src/Fluxo de dados.bde"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Fluxo de dados.vhd
# Compile Entity "Esquema_Geral"
# Compile Architecture "Esquema_Geral" of Entity "Esquema_Geral"
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (98, 0): There is no default binding for component "Fub5". (No entity named "Fub5" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (105, 0): There is no default binding for component "Fub3". (No entity named "Fub3" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (115, 0): There is no default binding for component "Fub4". (No entity named "Fub4" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (122, 0): There is no default binding for component "Fub2". (No entity named "Fub2" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (131, 0): There is no default binding for component "Fub6". (No entity named "Fub6" was found).
# Compile success 0 Errors 5 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Fetch_stage.bde
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde'.
# DRC: Warning: Instruction_Fetch_stage.bde - 0 error(s), 14 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Fetch_stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Fetch_stage.vhd
# Compile Entity "Instruction_Fetch_sstage"
# Compile Architecture "Instruction_Fetch_sstage" of Entity "Instruction_Fetch_sstage"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Fetch_stage.bde $dsn/src/Instruction_Decode_Stage.bde $dsn/src/Instruction_Execute_Stage.bde $dsn/src/Acesso_Memoria_Stage.bde $dsn/src/Controle_ALU.vhd "$dsn/src/Fluxo de dados.bde" $dsn/src/Write_Back_Stage.bde $dsn/src/cache_D.vhd $dsn/src/Controle.vhd $dsn/src/cache_I.vhd
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde'.
# DRC: Warning: Instruction_Decode_Stage.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Decode_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde'.
# DRC: Warning: Instruction_Execute_Stage.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 4 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Execute_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde'.
# DRC: Warning: Acesso_Memoria_Stage.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Acesso_Memoria_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Fluxo de dados.bde'.
# DRC: Warning: Fluxo de dados.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Fluxo de dados.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Fluxo de dados.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde'.
# DRC: Warning: Write_Back_Stage.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Write_Back_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Fetch_stage.vhd
# Compile Entity "Instruction_Fetch_sstage"
# Compile Architecture "Instruction_Fetch_sstage" of Entity "Instruction_Fetch_sstage"
# File: .\..\compile\Instruction_Decode_Stage.vhd
# Compile Entity "Instruction_Decode_Stage"
# Compile Architecture "Instruction_Decode_Stage" of Entity "Instruction_Decode_Stage"
# File: .\..\compile\Instruction_Execute_Stage.vhd
# Compile Entity "Instruction_Execute_Stage"
# Compile Architecture "Instruction_Execute_Stage" of Entity "Instruction_Execute_Stage"
# File: .\..\compile\Acesso_Memoria_Stage.vhd
# Compile Entity "Acesso_Memoria"
# Compile Architecture "Acesso_Memoria" of Entity "Acesso_Memoria"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Controle_ALU.vhd
# Compile Entity "ALU_Control"
# Compile Architecture "ALU_Control" of Entity "ALU_Control"
# File: .\..\compile\Fluxo de dados.vhd
# Compile Entity "Esquema_Geral"
# Compile Architecture "Esquema_Geral" of Entity "Esquema_Geral"
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (98, 0): There is no default binding for component "Fub5". (No entity named "Fub5" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (105, 0): There is no default binding for component "Fub3". (No entity named "Fub3" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (115, 0): There is no default binding for component "Fub4". (No entity named "Fub4" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (122, 0): There is no default binding for component "Fub2". (No entity named "Fub2" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (131, 0): There is no default binding for component "Fub6". (No entity named "Fub6" was found).
# File: .\..\compile\Write_Back_Stage.vhd
# Compile Entity "Write_Back_Stage"
# Compile Architecture "Write_Back_Stage" of Entity "Write_Back_Stage"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_D.vhd
# Compile Entity "cache_D"
# Compile Architecture "cache_D" of Entity "cache_D"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Controle.vhd
# Compile Entity "Controle"
# Compile Architecture "Controle" of Entity "Controle"
# File: C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\cache_I.vhd
# Compile Entity "Cache_I"
# Compile Architecture "Cache_I" of Entity "Cache_I"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Execute_Stage.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Execute_Stage.vhd
# Compile Entity "Instruction_Execute_Stage"
# Compile Architecture "Instruction_Execute_Stage" of Entity "Instruction_Execute_Stage"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Acesso_Memoria_Stage.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Acesso_Memoria_Stage.vhd
# Compile Entity "Acesso_Memoria"
# Compile Architecture "Acesso_Memoria" of Entity "Acesso_Memoria"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Write_Back_Stage.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Write_Back_Stage.vhd
# Compile Entity "Write_Back_Stage"
# Compile Architecture "Write_Back_Stage" of Entity "Write_Back_Stage"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  "$dsn/src/Fluxo de dados.bde"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Fluxo de dados.vhd
# Compile Entity "Esquema_Geral"
# Compile Architecture "Esquema_Geral" of Entity "Esquema_Geral"
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (98, 0): There is no default binding for component "Fub5". (No entity named "Fub5" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (105, 0): There is no default binding for component "Fub3". (No entity named "Fub3" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (115, 0): There is no default binding for component "Fub4". (No entity named "Fub4" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (122, 0): There is no default binding for component "Fub2". (No entity named "Fub2" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (131, 0): There is no default binding for component "Fub6". (No entity named "Fub6" was found).
# Compile success 0 Errors 5 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  "$dsn/src/Fluxo de dados.bde"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Fluxo de dados.vhd
# Compile Entity "Esquema_Geral"
# Compile Architecture "Esquema_Geral" of Entity "Esquema_Geral"
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (98, 0): There is no default binding for component "Fub5". (No entity named "Fub5" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (105, 0): There is no default binding for component "Fub3". (No entity named "Fub3" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (115, 0): There is no default binding for component "Fub4". (No entity named "Fub4" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (122, 0): There is no default binding for component "Fub2". (No entity named "Fub2" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (131, 0): There is no default binding for component "Fub6". (No entity named "Fub6" was found).
# Compile success 0 Errors 5 Warnings  Analysis time :  47.0 [ms]
# Remove mapping biblioteca_de_componentes C:\aldec\active-hdl-student-edition\vlib\biblioteca_de_componentesv4.5\biblioteca_de_componentes.lib
# Warning: Library Manager: Local library "biblioteca_de_componentes" detached.
# Library Manager: Library "biblioteca_de_componentes" attached.
# AMAP: Adding mapping library O.K.
acom -O3 -e 100 -work biblioteca_de_componentes -2002  "$dsn/src/Fluxo de dados.bde"
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Fluxo de dados.bde'.
# DRC: Warning: Fluxo de dados.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Fluxo de dados.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Fluxo de dados.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Fluxo de dados.vhd
# Compile Entity "Esquema_Geral"
# Compile Architecture "Esquema_Geral" of Entity "Esquema_Geral"
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (98, 0): There is no default binding for component "Fub5". (No entity named "Fub5" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (105, 0): There is no default binding for component "Fub3". (No entity named "Fub3" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (115, 0): There is no default binding for component "Fub4". (No entity named "Fub4" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (122, 0): There is no default binding for component "Fub2". (No entity named "Fub2" was found).
# Warning: ELAB1_0026: Fluxo de dados.bde(Fluxo de dados.vhd) : (131, 0): There is no default binding for component "Fub6". (No entity named "Fub6" was found).
# Compile success 0 Errors 5 Warnings  Analysis time :  47.0 [ms]
# Symbol: Fub5 has been replaced by symbol: Instruction_Fetch_sstage
# Symbol: Fub3 has been replaced by symbol: Instruction_Decode_Stage
# Symbol: Fub4 has been replaced by symbol: Instruction_Execute_Stage
# Symbol: Fub2 has been replaced by symbol: Acesso_Memoria
# Symbol: Fub6 has been replaced by symbol: Write_Back_Stage
acom -O3 -e 100 -work biblioteca_de_componentes -2002  "$dsn/src/Fluxo de dados.bde"
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Fluxo de dados.bde'.
# DRC: Warning: Fluxo de dados.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 4 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Fluxo de dados.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Fluxo de dados.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Fluxo de dados.vhd
# Compile Entity "Esquema_Geral"
# Compile Architecture "Esquema_Geral" of Entity "Esquema_Geral"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/top_level.bde
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\top_level.bde'.
# DRC: top_level.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\top_level.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\top_level.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\top_level.vhd
# Compile Entity "top_level"
# Compile Architecture "top_level" of Entity "top_level"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(instruction_fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(instruction_fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+top_level top_level top_level
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(instruction_fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Write_Back_Stage.bde $dsn/src/Acesso_Memoria_Stage.bde $dsn/src/Instruction_Execute_Stage.bde $dsn/src/Instruction_Decode_Stage.bde $dsn/src/Instruction_Fetch_stage.bde
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde'.
# DRC: Warning: Write_Back_Stage.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Write_Back_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde'.
# DRC: Warning: Acesso_Memoria_Stage.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Acesso_Memoria_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde'.
# DRC: Warning: Instruction_Execute_Stage.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Execute_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde'.
# DRC: Warning: Instruction_Decode_Stage.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Decode_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde'.
# DRC: Warning: Instruction_Fetch_stage.bde - 0 error(s), 14 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Fetch_stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Write_Back_Stage.vhd
# Compile Entity "Write_Back_Stage"
# Compile Architecture "Write_Back_Stage" of Entity "Write_Back_Stage"
# File: .\..\compile\Acesso_Memoria_Stage.vhd
# Compile Entity "Acesso_Memoria"
# Compile Architecture "Acesso_Memoria" of Entity "Acesso_Memoria"
# File: .\..\compile\Instruction_Execute_Stage.vhd
# Compile Entity "Instruction_Execute_Stage"
# Compile Architecture "Instruction_Execute_Stage" of Entity "Instruction_Execute_Stage"
# File: .\..\compile\Instruction_Decode_Stage.vhd
# Compile Entity "Instruction_Decode_Stage"
# Compile Architecture "Instruction_Decode_Stage" of Entity "Instruction_Decode_Stage"
# File: .\..\compile\Instruction_Fetch_stage.vhd
# Compile Entity "Instruction_Fetch_sstage"
# Compile Architecture "Instruction_Fetch_sstage" of Entity "Instruction_Fetch_sstage"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Instruction_Fetch_stage.vhd (149): Component /top_level/U1/U2/U8 : Somador not bound.
# ELAB2: Fatal Error: ELAB2_0007 Instruction_Fetch_stage.vhd (138): Length of actual parameter (32) does not match the length of formal parameter "I0" (35) (from component).
# ELAB2: Last instance before error: /top_level/U1/U2/U7
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Fetch_stage.bde
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde'.
# DRC: Warning: Instruction_Fetch_stage.bde - 0 error(s), 14 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Fetch_stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Fetch_stage.vhd
# Compile Entity "Instruction_Fetch_sstage"
# Compile Architecture "Instruction_Fetch_sstage" of Entity "Instruction_Fetch_sstage"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+top_level top_level top_level
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Instruction_Fetch_stage.vhd (149): Component /top_level/U1/U2/U8 : Somador not bound.
# ELAB2: Fatal Error: ELAB2_0007 Instruction_Decode_Stage.vhd (154): Length of actual parameter (8) does not match the length of formal parameter "enda" (5) (from component).
# ELAB2: Last instance before error: /top_level/U1/U3/Banco_De_Registradores
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Decode_Stage.bde
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde'.
# DRC: Warning: Instruction_Decode_Stage.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Decode_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Decode_Stage.vhd
# Compile Entity "Instruction_Decode_Stage"
# Compile Architecture "Instruction_Decode_Stage" of Entity "Instruction_Decode_Stage"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.1 [s].
asim -O5 +access +r +m+top_level top_level top_level
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Instruction_Fetch_stage.vhd (149): Component /top_level/U1/U2/U8 : Somador not bound.
# ELAB2: Fatal Error: ELAB2_0007 Instruction_Decode_Stage.vhd (154): Length of actual parameter (6) does not match the length of formal parameter "enda" (5) (from component).
# ELAB2: Last instance before error: /top_level/U1/U3/Banco_De_Registradores
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Decode_Stage.bde
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde'.
# DRC: Warning: Instruction_Decode_Stage.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Decode_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Decode_Stage.vhd
# Compile Entity "Instruction_Decode_Stage"
# Compile Architecture "Instruction_Decode_Stage" of Entity "Instruction_Decode_Stage"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+top_level top_level top_level
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Instruction_Fetch_stage.vhd (149): Component /top_level/U1/U2/U8 : Somador not bound.
# ELAB2: Fatal Error: ELAB2_0007 Instruction_Execute_Stage.vhd (172): Length of actual parameter (108) does not match the length of formal parameter "D" (107) (from component).
# ELAB2: Last instance before error: /top_level/U1/U4/EXE_MEM
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Execute_Stage.bde
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde'.
# DRC: Warning: Instruction_Execute_Stage.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Execute_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Execute_Stage.vhd
# Compile Entity "Instruction_Execute_Stage"
# Compile Architecture "Instruction_Execute_Stage" of Entity "Instruction_Execute_Stage"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.1 [s].
asim -O5 +access +r +m+top_level top_level top_level
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Instruction_Fetch_stage.vhd (149): Design unit Somador instantiated in biblioteca_de_componentes.Instruction_Fetch_sstage(Instruction_Fetch_sstage) not found in searched libraries: biblioteca_de_componentes.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Instruction_Fetch_stage.vhd (149): Component /top_level/U1/U2/U8 : Somador not bound.
# ELAB2: Fatal Error: ELAB2_0007 Instruction_Execute_Stage.vhd (209): Length of actual parameter (5) does not match the length of formal parameter "I0" (4) (from component).
# ELAB2: Last instance before error: /top_level/U1/U4/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work biblioteca_de_componentes -2002  $dsn/src/Instruction_Execute_Stage.bde
# DRC: Checking file 'C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde'.
# DRC: Warning: Instruction_Execute_Stage.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\compile\Instruction_Execute_Stage.vhd from C:\Users\Igor Ortega\Documents\GitHub\Pipeline_orgarq\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\Instruction_Execute_Stage.vhd
# Compile Entity "Instruction_Execute_Stage"
# Compile Architecture "Instruction_Execute_Stage" of Entity "Instruction_Execute_Stage"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: 