/*
 * Copyright (c) 1996-2009 Barton P. Miller
 * 
 * We provide the Paradyn Parallel Performance Tools (below
 * described as "Paradyn") on an AS IS basis, and do not warrant its
 * validity or performance.  We reserve the right to update, modify,
 * or discontinue this software at any time.  We shall have no
 * obligation to supply such updates or modifications or any other
 * form of support to you.
 * 
 * By your use of Paradyn, you understand and agree that we (or any
 * other person or entity with proprietary rights in Paradyn) are
 * under no obligation to provide either maintenance services,
 * update services, notices of latent defects, or correction of
 * defects for Paradyn.
 * 
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2.1 of the License, or (at your option) any later version.
 * 
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 * 
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
 */

#include "IA_IAPI.h"

#include "Register.h"
#include "Dereference.h"
#include "Immediate.h"
#include "BinaryFunction.h"
#include "debug.h"
#include "symtab.h"


#include <deque>
#if defined(arch_x86) || defined(arch_x86_64)
#include "RegisterIDs-x86.h"
#endif

using namespace Dyninst;
using namespace InstructionAPI;


IA_IAPI::IA_IAPI(dyn_detail::boost::shared_ptr<Dyninst::InstructionAPI::InstructionDecoder> dec_, Address where_,
                parse_func* f)
    : InstructionAdapter(where_, f), dec(dec_),
    validCFT(false), cachedCFT(0)
{
    hascftstatus.first = false;
    tailCall.first = false;
    boost::tuples::tie(curInsnIter, boost::tuples::ignore) = allInsns.insert(std::make_pair(current, dec->decode()));
    stackPtr.reset(new RegisterAST(MachRegister::getStackPointer(img->getArch())));
    framePtr.reset(new RegisterAST(MachRegister::getFramePointer(img->getArch())));
    thePC.reset(new RegisterAST(MachRegister::getPC(img->getArch())));
}

IA_IAPI::IA_IAPI(dyn_detail::boost::shared_ptr<Dyninst::InstructionAPI::InstructionDecoder> dec_, Address where_,
                image * im)
    : InstructionAdapter(where_, im), dec(dec_),
    validCFT(false), cachedCFT(0)
{
    hascftstatus.first = false;
    tailCall.first = false;
    boost::tuples::tie(curInsnIter, boost::tuples::ignore) = allInsns.insert(std::make_pair(current, dec->decode()));
    stackPtr.reset(new RegisterAST(MachRegister::getStackPointer(img->getArch())));
    framePtr.reset(new RegisterAST(MachRegister::getFramePointer(img->getArch())));
    thePC.reset(new RegisterAST(MachRegister::getPC(img->getArch())));
}

void IA_IAPI::advance()
{
    if(!curInsn()) {
        parsing_printf("..... WARNING: failed to advance InstructionAdapter at 0x%lx, allInsns.size() = %d\n", current,
                       allInsns.size());
        return;
    }
    InstructionAdapter::advance();
    current += curInsn()->size();
    boost::tuples::tie(curInsnIter, boost::tuples::ignore) = allInsns.insert(std::make_pair(current, dec->decode()));
    if(!curInsn())
    {
        parsing_printf("......WARNING: after advance at 0x%lx, curInsn() NULL\n", current);
    }
    validCFT = false;
    hascftstatus.first = false;
    tailCall.first = false;
}

size_t IA_IAPI::getSize() const
{
    assert(curInsn());
    return curInsn()->size();
}

bool IA_IAPI::hasCFT() const
{
    if(hascftstatus.first) return hascftstatus.second;
    InsnCategory c = curInsn()->getCategory();
    hascftstatus.second = false;
    if(c == c_BranchInsn ||
       c == c_ReturnInsn)
    {
        hascftstatus.second = true;
    }
    if(c == c_CallInsn)
    {
        if(isRealCall()) {
            hascftstatus.second = true;
        }
        if(isDynamicCall()) {
            hascftstatus.second = true;
        }
        if(simulateJump()) {
            hascftstatus.second = true;
        }
    }
    hascftstatus.first = true;
    return hascftstatus.second;
}

bool IA_IAPI::isAbortOrInvalidInsn() const
{
    entryID e = curInsn()->getOperation().getID();
    if(e == e_No_Entry)
    {
        parsing_printf("...WARNING: un-decoded instruction at 0x%x\n", current);
    }
    return e == e_No_Entry ||
            e == e_int3 ||
            e == e_hlt;
}

bool IA_IAPI::isAllocInsn() const
{
#if !defined(arch_ia64)
    // IA64 only
    return false;
#else
    assert(!"Implement for IA64\n");
    return false;
#endif
}

bool IA_IAPI::isFrameSetupInsn(Instruction::Ptr i) const
{
    if(i->getOperation().getID() == e_mov)
    {
        if(i->isRead(stackPtr) &&
            i->isWritten(framePtr))
        {
            return true;
        }
    }
    return false;
}

bool IA_IAPI::isFrameSetupInsn() const
{
    return isFrameSetupInsn(curInsn());
}

bool IA_IAPI::isNop() const
{
    // TODO: add LEA no-ops
    assert(curInsn());
    if(curInsn()->getOperation().getID() == e_nop)
        return true;
    if(curInsn()->getOperation().getID() == e_lea)
    {
        std::set<Expression::Ptr> memReadAddr;
        curInsn()->getMemoryReadOperands(memReadAddr);
        std::set<RegisterAST::Ptr> writtenRegs;
        curInsn()->getWriteSet(writtenRegs);
        
        if(memReadAddr.size() == 1 && writtenRegs.size() == 1)
        {
            if(**(memReadAddr.begin()) == **(writtenRegs.begin()))
            {
                return true;
            }
            // TODO: check for zero displacement--do we want to bind here?
        }
    }
    return false;
}

bool IA_IAPI::isDynamicCall() const
{
    if(curInsn() && (curInsn()->getCategory() == c_CallInsn))
    {
        if(getCFT() == 0)
        {
            parsing_printf("... Call 0x%lx is indirect\n", current);
            return true;
        }
    }
    return false;
}

bool IA_IAPI::isAbsoluteCall() const
{
    if(curInsn()->getCategory() == c_CallInsn)
    {
        Expression::Ptr cft = curInsn()->getControlFlowTarget();
        if(cft && dyn_detail::boost::dynamic_pointer_cast<Immediate>(cft))
        {
            return true;
        }
    }
    return false;
}


bool IA_IAPI::isReturn() const
{
    return curInsn()->getCategory() == c_ReturnInsn;
}
bool IA_IAPI::isBranch() const
{
    return curInsn()->getCategory() == c_BranchInsn;
}
bool IA_IAPI::isCall() const
{
    return curInsn()->getCategory() == c_CallInsn;
}

bool IA_IAPI::isInterruptOrSyscall() const
{
    return ((curInsn()->getOperation().getID() == e_int) ||
            (curInsn()->getOperation().getID() == e_int3) ||
            (curInsn()->getOperation().getID() == e_syscall) ||
            (curInsn()->getOperation().getID() == power_op_sc));
}



void IA_IAPI::getNewEdges(
        std::vector<std::pair< Address, EdgeTypeEnum> >& outEdges,
        parse_block* currBlk,
        unsigned int num_insns,
        dictionary_hash<Address,
        std::string> *pltFuncs) const
{
    if(!context) {
        fprintf(stderr, "[%s] getNewEdges not supported in non-parse_func"
                        "context\n", FILE__);
        return;
    }

    // Only call this on control flow instructions!
    if(curInsn()->getCategory() == c_CallInsn)
    {
        Address target = getCFT();
        if(isRealCall())
        {
            outEdges.push_back(std::make_pair(target, ET_NOEDGE));
        }
        else
        {
            if(img->isValidAddress(getCFT()))
            {
                if(simulateJump())
                {
                    parsing_printf("[%s:%u] call at 0x%lx simulated as "
                            "jump to 0x%lx\n",
                    FILE__,__LINE__,getAddr(),getCFT());
                    outEdges.push_back(std::make_pair(target, ET_DIRECT));
                    return;
                }
            }
        }
        outEdges.push_back(std::make_pair(getAddr() + getSize(),
                           ET_FUNLINK));
        return;
    }
    else if(curInsn()->getCategory() == c_BranchInsn)
    {
        if(curInsn()->allowsFallThrough())
        {
            outEdges.push_back(std::make_pair(getCFT(),
                               ET_COND_TAKEN));
            outEdges.push_back(std::make_pair(getNextAddr(), ET_COND_NOT_TAKEN));
            return;
        }
        // Direct jump
        else if(getCFT() != 0)
        {
            Address catchStart;
            if(context->archProcExceptionBlock(catchStart, getNextAddr()))
            {
                outEdges.push_back(std::make_pair(catchStart, ET_CATCH));
            }
        

            if(!isTailCall(num_insns))
            {
                if(!(*pltFuncs).defines(getCFT()))
                {
                    outEdges.push_back(std::make_pair(getCFT(),
                                       ET_DIRECT));
                }
                else
                {
                    parsing_printf("%s[%d]: PLT tail call to %x\n", FILE__, __LINE__, getCFT());
                    outEdges.push_back(std::make_pair(getCFT(), ET_NOEDGE));
                    tailCall.second = true;
                }
            }
            else
            {
                parsing_printf("%s[%d]: tail call to %x\n", FILE__, __LINE__, getCFT());
                outEdges.push_back(std::make_pair(getCFT(), ET_NOEDGE));
            }
            return;
        }
        else
        {
            parsing_printf("... indirect jump at 0x%x\n", current);
            if( num_insns == 2 ) {
                parsing_printf("... uninstrumentable due to 0 size\n");
                return;
            }
            if(isTailCall(num_insns)) {
                parsing_printf("%s[%d]: indirect tail call %s at 0x%lx\n", FILE__, __LINE__,
                               curInsn()->format().c_str(), current);
                return;
            }
            parsedJumpTable = true;
            successfullyParsedJumpTable = parseJumpTable(currBlk, outEdges);
            return;
        }
    }
    else if(curInsn()->getCategory() == c_ReturnInsn)
    {
        if(curInsn()->allowsFallThrough())
        {
            outEdges.push_back(std::make_pair(getNextAddr(), ET_FALLTHROUGH));
            return;
        }
        return;
    }
    fprintf(stderr, "Unhandled instruction %s\n", curInsn()->format().c_str());
    assert(0);
}

bool IA_IAPI::isMovAPSTable(std::vector<std::pair< Address, EdgeTypeEnum > >& outEdges) const
{
    /**
    * AMD-64 gcc emits a re-accuring idiom of:
     *         jmpq   *%r8
     *         movaps %xmm7,-0xf(%rax)
     *         movaps %xmm6,-0x1f(%rax)
     *         movaps %xmm5,-0x2f(%rax)
     *         movaps %xmm4,-0x3f(%rax)
     *         movaps %xmm3,-0x4f(%rax)
     *         movaps %xmm2,-0x5f(%rax)
     *         movaps %xmm1,-0x6f(%rax)
     *         movaps %xmm0,-0x7f(%rax)
     *         <other>
     *
     * The jump register is calculated in such a way that it'll be difficult
     * for our analysis to figure it out.  Instead we'll recognize the pattern
     * of the 'movaps'.  Note that the following instruction is also a valid jump
     * target
     **/
    parsing_printf("\tChecking for movaps table at 0x%lx...\n", current);
    std::set<Address> found;
    const unsigned char *bufferBegin =
        (const unsigned char *)img->getPtrToInstruction(current, context);
    if( bufferBegin == NULL ) {
        parsing_printf("%s[%d]: failed to get pointer to instruction by offset\n",
                FILE__, __LINE__);
        return false;
    }

    unsigned int size = (img->imageOffset() + img->imageLength()) - current;
    dyn_detail::boost::shared_ptr<InstructionDecoder> d = makeDecoder(img->getArch(), bufferBegin, size);
    d->setMode(img->getAddressWidth() == 8);
    Address cur = current;
    unsigned last_insn_size = 0;
    InstructionAPI::Instruction::Ptr i = d->decode();
    cur += i->size();
    for (;;) {
        InstructionAPI::Instruction::Ptr insn = d->decode();
        //All insns in sequence are movaps
        parsing_printf("\t\tChecking instruction %s\n", insn->format().c_str());
        if (insn->getOperation().getID() != e_movapd &&
            insn->getOperation().getID() != e_movaps)
        {
            break;
        }
        //All insns are same size
        if (last_insn_size == 0)
            last_insn_size = insn->size();
        else if (last_insn_size != insn->size())
            break;

        found.insert(cur);

        cur += insn->size();
    }
    if (found.size() == 8) {
        found.insert(cur);
        //It's a match
        for (std::set<Address>::iterator i=found.begin(); i != found.end(); i++) {
            outEdges.push_back(std::make_pair(*i, ET_INDIR));
        }
        parsing_printf("\tfound\n");
        return true;
    }
    parsing_printf("\tnot found (%d insns)\n", found.size());
    return false;
}

bool IA_IAPI::isIPRelativeBranch() const
{
            // These don't exist on IA32...
#if !defined(arch_x86_64)
    return false;
#endif
    if(curInsn()->getCategory() == c_BranchInsn &&
        !getCFT())
{
    Expression::Ptr cft = curInsn()->getControlFlowTarget();
    if(cft->isUsed(thePC))
    {
        parsing_printf("\tIP-relative indirect jump to %s at 0x%lx\n",
                       cft->format().c_str(), current);
        return true;
    }
}
    return false;
    
}

bool IA_IAPI::isTableInsn(Instruction::Ptr i) const
{
    if(i->getOperation().getID() == e_mov && i->readsMemory() && !i->writesMemory())
    {
        return true;
    }
    if(i->getOperation().getID() == e_lea)
    {
        return true;
    }
    return false;
}
        
std::map<Address, Instruction::Ptr>::const_iterator IA_IAPI::findTableInsn() const
{
    // Check whether the jump is our table insn!
    Expression::Ptr cft = curInsn()->getControlFlowTarget();
    if(cft)
    {
            std::vector<InstructionAST::Ptr> tmp;
            cft->getChildren(tmp);
            if(tmp.size() == 1)
            {
                    Expression::Ptr cftAddr = dyn_detail::boost::dynamic_pointer_cast<Expression>(tmp[0]);
                    parsing_printf("\tChecking indirect jump %s for table insn\n", curInsn()->format().c_str());
                        static RegisterAST* eax = new RegisterAST(x86::eax);
                        static RegisterAST* ecx = new RegisterAST(x86::ecx);
                        static RegisterAST* edx = new RegisterAST(x86::edx);
                        static RegisterAST* ebx = new RegisterAST(x86::ebx);
                        static RegisterAST* esp = new RegisterAST(x86::esp);
                        static RegisterAST* ebp = new RegisterAST(x86::ebp);
                        static RegisterAST* esi = new RegisterAST(x86::esi);
                        static RegisterAST* edi = new RegisterAST(x86::edi);
                        cftAddr->bind(eax, Result(u32, 0));
                        cftAddr->bind(ecx, Result(u32, 0));
                        cftAddr->bind(edx, Result(u32, 0));
                        cftAddr->bind(ebx, Result(u32, 0));
                        cftAddr->bind(esp, Result(u32, 0));
                        cftAddr->bind(ebp, Result(u32, 0));
                        cftAddr->bind(esi, Result(u32, 0));
                        cftAddr->bind(edi, Result(u32, 0));
                        static RegisterAST* rax = new RegisterAST(x86_64::rax);
                        static RegisterAST* rcx = new RegisterAST(x86_64::rcx);
                        static RegisterAST* rdx = new RegisterAST(x86_64::rdx);
                        static RegisterAST* rbx = new RegisterAST(x86_64::rbx);
                        static RegisterAST* rsp = new RegisterAST(x86_64::rsp);
                        static RegisterAST* rbp = new RegisterAST(x86_64::rbp);
                        static RegisterAST* rsi = new RegisterAST(x86_64::rsi);
                        static RegisterAST* rdi = new RegisterAST(x86_64::rdi);
                        cftAddr->bind(rax, Result(u64, 0));
                        cftAddr->bind(rcx, Result(u64, 0));
                        cftAddr->bind(rdx, Result(u64, 0));
                        cftAddr->bind(rbx, Result(u64, 0));
                        cftAddr->bind(rsp, Result(u64, 0));
                        cftAddr->bind(rbp, Result(u64, 0));
                        cftAddr->bind(rsi, Result(u64, 0));
                        cftAddr->bind(rdi, Result(u64, 0));

                    Result base = cftAddr->eval();
                    if(base.defined && base.convert<Address>())
                    {
                            parsing_printf("\tAddress in jump\n");
                            return allInsns.find(current);
                    }
            }
    }
    std::map<Address, Instruction::Ptr>::const_iterator c =
        allInsns.find(current);
    while(!isTableInsn(c->second) && c != allInsns.begin())
    {
        --c;
    }
    if(isTableInsn(c->second))
    {
        return c;
    }
    return allInsns.end();
}
        
// This should only be called on a known indirect branch...
bool IA_IAPI::parseJumpTable(parse_block* currBlk,
                             std::vector<std::pair< Address, EdgeTypeEnum> >& outEdges) const
{
    if(isIPRelativeBranch())
    {
        return false;
    }
    std::vector<image_edge*> sourceEdges;
    currBlk->getSources(sourceEdges);
    if(sourceEdges.empty())
    {
        return false;
    }
    if(isMovAPSTable(outEdges))
    {
        return true;
    }
    bool foundJCCAlongTaken = false;
    Instruction::Ptr tableInsn;
    Address tableInsnAddr;
    std::map<Address, Instruction::Ptr>::const_iterator tableLoc = findTableInsn();
    if(tableLoc == allInsns.end())
    {
        parsing_printf("\tunable to find table insn\n");
        return false;
    }
    tableInsnAddr = tableLoc->first;
    tableInsn = tableLoc->second;
    Instruction::Ptr maxSwitchInsn, branchInsn;
    boost::tie(maxSwitchInsn, branchInsn, foundJCCAlongTaken) = findMaxSwitchInsn(currBlk);
    if(!maxSwitchInsn || !branchInsn)
    {
        parsing_printf("\tunable to fix max switch size\n");
        return false;
    }
    Address thunkOffset;
    Address thunkInsnAddr;
    boost::tie(thunkInsnAddr, thunkOffset) = findThunkAndOffset(currBlk);
    if(thunkInsnAddr != 0)
    {
        std::map<Address, Instruction::Ptr>::const_iterator thunkLoc =
                allInsns.find(thunkInsnAddr);
        if(thunkLoc != allInsns.end())
        {
            tableLoc = thunkLoc;
            tableInsnAddr = thunkInsnAddr;
            tableInsn = thunkLoc->second;
        }
    }
    parsing_printf("\ttableInsn %s at 0x%lx\n",tableInsn->format().c_str(), tableInsnAddr);
    if(thunkOffset) {
        parsing_printf("\tThunk-calculated table base address: 0x%lx\n",
                       thunkOffset);
    }
    unsigned tableSize = 0, tableStride = 0;
    bool ok = computeTableBounds(maxSwitchInsn, branchInsn, tableInsn, foundJCCAlongTaken,
                                 tableSize, tableStride);
    if(!ok)
    {
        return false;
    }
    std::map<Address, Instruction::Ptr>::const_iterator cur = allInsns.find(current);
    
    while(tableLoc != cur)
    {
        tableLoc++;
        if(tableLoc->second->getOperation().getID() == e_lea)
        {
            parsing_printf("\tchecking instruction %s at 0x%lx for IP-relative LEA\n", tableLoc->second->format().c_str(),
                           tableLoc->first);
            Expression::Ptr IPRelAddr = tableLoc->second->getOperand(1).getValue();
            static RegisterAST* thePC = new RegisterAST(RegisterAST::makePC(img->getArch()));
            IPRelAddr->bind(thePC, Result(s64, tableLoc->first + tableLoc->second->size()));
            Result iprel = IPRelAddr->eval();
            if(iprel.defined)
            {
                parsing_printf("\trevising tableInsn to %s at 0x%lx\n",tableLoc->second->format().c_str(), tableLoc->first);
                tableInsn = tableLoc->second;
            }

        }
        else
        {
            parsing_printf("\tChecking for sign-extending mov at 0x%lx...\n", tableLoc->first);
            if(tableLoc->second->getOperation().getID() == e_movsxd ||
               tableLoc->second->getOperation().getID() == e_movsx)
            {
                std::set<Expression::Ptr> movsxReadAddr;
                tableLoc->second->getMemoryReadOperands(movsxReadAddr);
                static Immediate::Ptr four(new Immediate(Result(u8, 4)));
                static Expression::Ptr dummy4(new DummyExpr());
                static Expression::Ptr dummy2(new DummyExpr());
                static Immediate::Ptr two(new Immediate(Result(u8, 2)));
                static BinaryFunction::funcT::Ptr multiplier(new BinaryFunction::multResult());
                static BinaryFunction::Ptr scaleCheck4(new BinaryFunction(four, dummy4, (tableStride == 8) ? u64: u32,
                    multiplier));
                static BinaryFunction::Ptr scaleCheck2(new BinaryFunction(two, dummy2, (tableStride == 8) ? u64: u32,
                    multiplier));
                for(std::set<Expression::Ptr>::const_iterator readExp =
                    movsxReadAddr.begin();
                    readExp != movsxReadAddr.end();
                    ++readExp)
                {
                    if((*readExp)->isUsed(scaleCheck4))
                    {
                        parsing_printf("\tFound sign-extending mov, revising table stride to scale (4)\n");
                        tableStride = 4;
                    }
                    else if((*readExp)->isUsed(scaleCheck2))
                    {
                        parsing_printf("\tFound sign-extending mov, revising table stride to scale (2)\n");
                        tableStride = 2;
                    }
                    else
                    {
                        parsing_printf("\tFound sign-extending mov insn %s, readExp %s\n",
                                       tableLoc->second->format().c_str(), (*readExp)->format().c_str());
                        parsing_printf("\tcouldn't match stride expression %s or %s--HELP!\n",
                                       scaleCheck2->format().c_str(), scaleCheck4->format().c_str());
                    }
                }
                break;
            }
        }
    }
    Address tableBase = getTableAddress(tableInsn, thunkOffset);
    return fillTableEntries(thunkOffset, tableBase,
                            tableSize, tableStride, outEdges);
}
namespace detail
{
    bool isNonCallEdge(image_edge* e)
    {
        return e->getType() != ET_CALL;
    }
    bool leadsToVisitedBlock(image_edge* e, const std::set<parse_block*>& visited)
    {
        parse_block* src = e->getSource();
        return visited.find(src) != visited.end();
    }
};


Address IA_IAPI::findThunkInBlock(parse_block* curBlock, Address& thunkOffset) const
{
    const unsigned char* buf =
            (const unsigned char*)(img->getPtrToInstruction(curBlock->firstInsnOffset(), context));
    if( buf == NULL ) {
        parsing_printf("%s[%d]: failed to get pointer to instruction by offset\n",
                FILE__, __LINE__);
        return false;
    }
    
    dyn_detail::boost::shared_ptr<InstructionDecoder> dec =
            makeDecoder(img->getArch(), buf, curBlock->getSize() + maxInstructionLength);
    dec->setMode(img->getAddressWidth() == 8);
    IA_IAPI * blockptr = NULL;
    if(context) 
        blockptr = new IA_IAPI(dec,curBlock->firstInsnOffset(),context);
    else
        blockptr = new IA_IAPI(dec,curBlock->firstInsnOffset(),img);
    IA_IAPI & block = *blockptr;

    parsing_printf("\tchecking block at 0x%lx for thunk\n", curBlock->firstInsnOffset());
    while(block.getAddr() < curBlock->endOffset())
    {
        if(block.getInstruction()->getCategory() == c_CallInsn)
        {
            parsing_printf("\tchecking call at 0x%lx for thunk\n", block.getAddr());
            if(!block.isRealCall())
            {
                parsing_printf("\tthunk found at 0x%lx, checking for add\n", block.getAddr());
                block.advance();
                thunkOffset = block.getAddr();
                Instruction::Ptr addInsn = block.getInstruction();
                if(addInsn)
                    parsing_printf("\tinsn after thunk: %s\n", addInsn->format().c_str());
                else
                    parsing_printf("\tNO INSN after thunk at 0x%lx\n", thunkOffset);
                if(addInsn && (addInsn->getOperation().getID() == e_add))
                {
                    Result imm = addInsn->getOperand(1).getValue()->eval();
                    Result imm2 = addInsn->getOperand(0).getValue()->eval();
                    if(imm.defined)
                    {
                        Address thunkDiff = imm.convert<Address>();
                        parsing_printf("\tsetting thunkOffset to 0x%lx (0x%lx + 0x%lx)\n",
                                    thunkOffset+thunkDiff, thunkOffset, thunkDiff);
                        Address ret = block.getPrevAddr();
                        thunkOffset = thunkOffset + thunkDiff;
                        delete blockptr;
                        return ret;
                    }
                    else if(imm2.defined)
                    {
                        Address thunkDiff = imm2.convert<Address>();
                        parsing_printf("\tsetting thunkOffset to 0x%lx (0x%lx + 0x%lx)\n",
                                    thunkOffset+thunkDiff, thunkOffset, thunkDiff);
                        Address ret = block.getPrevAddr();
                        thunkOffset = thunkOffset + thunkDiff;
                        delete blockptr;
                        return ret;
                    }
                    else
                    {
                        parsing_printf("\tadd insn %s found following thunk at 0x%lx, couldn't bind operands!\n",
                                    addInsn->format().c_str(), thunkOffset);
                    }
                }
                thunkOffset = 0;
            }
        }
        else if(block.getInstruction()->getOperation().getID() == e_lea)
            // Look for an AMD64 IP-relative LEA.  If we find one, it should point to the start of a
        {    // relative jump table.
            parsing_printf("\tchecking instruction %s at 0x%lx for IP-relative LEA\n", block.getInstruction()->format().c_str(),
                           block.getAddr());
            Expression::Ptr IPRelAddr = block.getInstruction()->getOperand(1).getValue();
            static RegisterAST* thePC = new RegisterAST(RegisterAST::makePC(img->getArch()));
            IPRelAddr->bind(thePC, Result(s64, block.getNextAddr()));
            Result iprel = IPRelAddr->eval();
            if(iprel.defined)
            {
                thunkOffset = iprel.convert<Address>();
                parsing_printf("\tsetting thunkOffset to 0x%lx at 0x%lx\n",thunkOffset, block.getAddr());
                Address ret = block.getAddr();
                delete blockptr;
                return ret;
            }
        }
        block.advance();
    }
    delete blockptr;
    return 0;
}


std::pair<Address, Address> IA_IAPI::findThunkAndOffset(parse_block* start) const
{
    std::set<parse_block*> visited;
    std::deque<parse_block*> worklist;
    pdvector<image_edge*> sources;
    parse_block* curBlock;
    worklist.insert(worklist.begin(), start);
    visited.insert(start);
    Address thunkOffset = 0;
    while(!worklist.empty())
    {
        curBlock = worklist.front();
        worklist.pop_front();
        // If the only thunk we can find within this function that precedes the
        // indirect jump in control flow (we think) is after it in the address space,
        // it may be a jump table but it's not one our heuristics should expect to
        // handle well.  Better to bail out than try to parse something that will be garbage.
        if(curBlock->firstInsnOffset() > start->firstInsnOffset()) continue;
        Address tableInsnAddr = findThunkInBlock(curBlock, thunkOffset);
        if(tableInsnAddr != 0)
        {
            return std::make_pair(tableInsnAddr, thunkOffset);
        }

        sources.clear();
        curBlock->getSources(sources);
        for (unsigned i=0; i<sources.size(); i++) {
            image_edge *e = sources[i];
            if(detail::isNonCallEdge(e) && !detail::leadsToVisitedBlock(e, visited))
            {
                worklist.push_back(e->getSource());
                visited.insert(e->getSource());
            }
        }
    }
    return std::make_pair(0, 0);

}

boost::tuple<Instruction::Ptr,
 Instruction::Ptr,
 bool> IA_IAPI::findMaxSwitchInsn(parse_block *start) const
{
    std::set<parse_block *> visited;
    std::vector<parse_block *> WL;
    std::vector<image_edge *> sources;
    std::vector<image_edge *> targets;
    parse_block *curBlk;
    int depth = 0;

    bool foundMaxSwitch = false;
    bool foundCondBranch = false;
    Address maxSwitchAddr = 0;

    WL.push_back(start);
    Instruction::Ptr compareInsn, condBranchInsn;
    bool compareOnTakenBranch = false;
    for(unsigned j=0;j < WL.size(); j++)
    {
        curBlk = WL[j];
        visited.insert(curBlk);

        foundMaxSwitch = false;
        foundCondBranch = false;
        const unsigned char* buf =
                (const unsigned char*)(img->getPtrToInstruction(curBlk->firstInsnOffset(), context));
        if( buf == NULL ) {
            parsing_printf("%s[%d]: failed to get pointer to instruction by offset\n",
                FILE__, __LINE__);
            return boost::make_tuple(Instruction::Ptr(), Instruction::Ptr(), false);
        }
        dyn_detail::boost::shared_ptr<InstructionDecoder> dec =
                makeDecoder(img->getArch(), buf, curBlk->getSize());
        dec->setMode(img->getAddressWidth() == 8);
        Instruction::Ptr i;
        Address curAdr = curBlk->firstInsnOffset();
        while(i = dec->decode())
        {
            if(i->getCategory() == c_CompareInsn)
            // check for cmp
            {
                parsing_printf("\tFound jmp table cmp instruction %s at 0x%lx\n",
                               i->format().c_str(), curAdr);
                compareInsn = i;
                maxSwitchAddr = curAdr;
                foundMaxSwitch = true;
            }
            if(i->getCategory() == c_BranchInsn &&
               i->allowsFallThrough())
            {
                parsing_printf("\tFound jmp table cond br instruction %s at 0x%lx\n",
                               i->format().c_str(), curAdr);
                condBranchInsn = i;
                foundCondBranch = true;

                targets.clear();
                curBlk->getTargets(targets);
                bool taken_hit = false;
                bool fallthrough_hit = false;
                for (unsigned i=0; i<targets.size(); i++) {
                    if (targets[i]->getType() == ET_COND_TAKEN &&
                        (visited.find(targets[i]->getTarget()) != visited.end()))
                    {
                        taken_hit = true;
                    }
                    if ((targets[i]->getType() == ET_COND_NOT_TAKEN ||
                         targets[i]->getType() == ET_FALLTHROUGH) &&
                         (visited.find(targets[i]->getTarget()) != visited.end()))
                    {
                        fallthrough_hit = true;
                    }
                }
                parsing_printf("\tfindMaxSwitchInsn: taken_hit: %d, fallthrough_hit: %d\n", taken_hit, fallthrough_hit);
                compareOnTakenBranch = taken_hit && !fallthrough_hit;
                break;
            }
            curAdr += i->size();
        }

        if(foundMaxSwitch && foundCondBranch)
            break; // done

            // look further back
        sources.clear();
        curBlk->getSources( sources );
        depth++;
            // We've seen depth 2 in libc et al
        if(depth > 2) return boost::make_tuple(Instruction::Ptr(), Instruction::Ptr(), false);
            
        for(unsigned i=0;i<sources.size();i++)
        {
            if(sources[i]->getType() == ET_CALL)
                return boost::make_tuple(Instruction::Ptr(), Instruction::Ptr(), false);

            parse_block * src = sources[i]->getSource();
            if( (visited.find( src ) == visited.end())) {
                WL.push_back(src);
            }
        }
    }
    WL.clear();
    parsing_printf("\tfindMaxSwitchInsn: table on taken branch: %d, returning: %d\n", compareOnTakenBranch, foundMaxSwitch &&
            foundCondBranch);
    
    return boost::make_tuple(compareInsn, condBranchInsn, compareOnTakenBranch);
}
 
Address IA_IAPI::getTableAddress(Instruction::Ptr tableInsn, Address thunkOffset) const
{
    // Extract displacement from table insn
    Expression::Ptr displacementSrc;
    if(tableInsn->getCategory() == c_BranchInsn)
    {
        Expression::Ptr op = tableInsn->getOperand(0).getValue();
        std::vector<InstructionAST::Ptr> tmp;
        op->getChildren(tmp);
        if(tmp.empty())
        {
            displacementSrc = op;
        }
        else
        {
            displacementSrc = dyn_detail::boost::dynamic_pointer_cast<Expression>(tmp[0]);
        }
    }
    else
    {
        parsing_printf("\tcracking table instruction %s\n", tableInsn->format().c_str());
        std::vector<InstructionAST::Ptr> tmp;
        Expression::Ptr op = tableInsn->getOperand(1).getValue();
        if(!op)
        {
            parsing_printf("\ttable insn BAD! (no second operand)\n");
            return 0;
        }
        if(tableInsn->getOperation().getID() != e_lea)
        {
            op->getChildren(tmp);
            if(tmp.empty())
            {
                parsing_printf("\ttable insn BAD! (not LEA, second operand not a deref)\n");
                return 0;
            }
            displacementSrc = dyn_detail::boost::dynamic_pointer_cast<Expression>(tmp[0]);
        }
        else
        {
            displacementSrc = op;
        }
    }
        static RegisterAST* eax = new RegisterAST(x86::eax);
        static RegisterAST* ecx = new RegisterAST(x86::ecx);
        static RegisterAST* edx = new RegisterAST(x86::edx);
        static RegisterAST* ebx = new RegisterAST(x86::ebx);
        static RegisterAST* esp = new RegisterAST(x86::esp);
        static RegisterAST* ebp = new RegisterAST(x86::ebp);
        static RegisterAST* esi = new RegisterAST(x86::esi);
        static RegisterAST* edi = new RegisterAST(x86::edi);
        displacementSrc->bind(eax, Result(u32, 0));
        displacementSrc->bind(ecx, Result(u32, 0));
        displacementSrc->bind(edx, Result(u32, 0));
        displacementSrc->bind(ebx, Result(u32, 0));
        displacementSrc->bind(esp, Result(u32, 0));
        displacementSrc->bind(ebp, Result(u32, 0));
        displacementSrc->bind(esi, Result(u32, 0));
        displacementSrc->bind(edi, Result(u32, 0));
        static RegisterAST* rax = new RegisterAST(x86_64::rax);
        static RegisterAST* rcx = new RegisterAST(x86_64::rcx);
        static RegisterAST* rdx = new RegisterAST(x86_64::rdx);
        static RegisterAST* rbx = new RegisterAST(x86_64::rbx);
        static RegisterAST* rsp = new RegisterAST(x86_64::rsp);
        static RegisterAST* rbp = new RegisterAST(x86_64::rbp);
        static RegisterAST* rsi = new RegisterAST(x86_64::rsi);
        static RegisterAST* rdi = new RegisterAST(x86_64::rdi);
        displacementSrc->bind(rax, Result(u64, 0));
        displacementSrc->bind(rcx, Result(u64, 0));
        displacementSrc->bind(rdx, Result(u64, 0));
        displacementSrc->bind(rbx, Result(u64, 0));
        displacementSrc->bind(rsp, Result(u64, 0));
        displacementSrc->bind(rbp, Result(u64, 0));
        displacementSrc->bind(rsi, Result(u64, 0));
        displacementSrc->bind(rdi, Result(u64, 0));

    Result disp = displacementSrc->eval();
    Address jumpTable = 0;
    if(!disp.defined)
    {
        if(!thunkOffset)
        {
            parsing_printf("\ttable insn: %s, displacement %s, bind of all GPRs FAILED\n",
                           tableInsn->format().c_str(), displacementSrc->format().c_str());
            return 0;
        }
   }
   else
   {
       jumpTable = disp.convert<Address>();
   }
   parsing_printf("\tjumpTable set to 0x%lx\n",jumpTable);

    if(!jumpTable && !thunkOffset)
    {
        return 0;
    }
    jumpTable += thunkOffset;
    parsing_printf("\tjumpTable revised to 0x%lx\n",jumpTable);
    // On Windows, all of our other addresses have had the base address
    // of their module subtracted off before we ever use them.  We need to fix this up
    // to conform to that standard so that Symtab actually believes that there's code
    // at the table's destination.
#if defined(os_windows)
    jumpTable -= img->getObject()->getLoadOffset();
#endif
    if( !img->isValidAddress(jumpTable) )
{
        // If the "jump table" has a start address that is outside
        // of the valid range of the binary, we can say with high
        // probability that we have misinterpreted some other
        // construct (such as a function pointer comparison & tail
        // call, for example) as a jump table. Give up now.
    return 0;
}
    return jumpTable;
}

bool IA_IAPI::fillTableEntries(Address thunkOffset,
                               Address tableBase,
                               unsigned tableSize,
                               unsigned tableStride,
                               std::vector<std::pair< Address, EdgeTypeEnum> >& outEdges) const
{
    if( !img->isValidAddress(tableBase) )
	{
            parsing_printf("\ttableBase 0x%lx invalid, returning false\n", tableBase);
	    return false;
	}
    for(unsigned int i=0; i < tableSize; i++)
	{
		Address tableEntry = tableBase + (i * tableStride);
		Address jumpAddress = 0;
	        
		if(img->isValidAddress(tableEntry))
		{
			if(tableStride == sizeof(Address)) {
			// Unparseable jump table
                            jumpAddress = (*(const Address *)img->getPtrToInstruction(tableEntry, context));
                            if( 0 == jumpAddress) {
                                parsing_printf("%s[%d]: failed to get pointer to instruction by offset\n",
                                    FILE__, __LINE__);
                                return false;
                            }
			}
			else {
                            jumpAddress = (*(const int *)img->getPtrToInstruction(tableEntry, context));
                            if( 0 == jumpAddress ) {
                                parsing_printf("%s[%d]: failed to get pointer to instruction by offset\n",
                                    FILE__, __LINE__);
                                return false;
                            }
			}
		}
#if defined(os_windows)
		if(img)
		{
			jumpAddress -= img->getObject()->getLoadOffset();
		}
#endif
		if(thunkOffset)
		{
			jumpAddress += thunkOffset;
		}
		if (!(img->isExecutableAddress(jumpAddress))) {
			parsing_printf("\tentry %d [0x%lx] -> 0x%lx, invalid, skipping\n",
							i, tableEntry, jumpAddress);
			continue;
		}

		parsing_printf("\tentry %d [0x%lx] -> 0x%lx\n",i,tableEntry,jumpAddress);

		outEdges.push_back(std::make_pair(jumpAddress, ET_INDIR));
	        
	}
        if(outEdges.empty()) parsing_printf("\tno valid table entries, ret false\n");
    return !outEdges.empty();
    
}


bool IA_IAPI::computeTableBounds(Instruction::Ptr maxSwitchInsn,
                                 Instruction::Ptr branchInsn,
                                 Instruction::Ptr tableInsn,
                                 bool foundJCCAlongTaken,
                                 unsigned& tableSize,
                                 unsigned& tableStride) const
{
    assert(maxSwitchInsn && branchInsn);
    Result compareBound = maxSwitchInsn->getOperand(1).getValue()->eval();
    if(!compareBound.defined) return false;
    tableSize = compareBound.convert<unsigned>();
    // Sanity check the bounds; 32k tables would be an oddity, and larger is almost certainly
    // a misparse
    static const unsigned int maxTableSize = 32768;
    if(tableSize > maxTableSize)
    {
        parsing_printf("\tmaxSwitch of %d above %d, BAILING OUT\n", tableSize, maxTableSize);
        return false;
    }
    if(foundJCCAlongTaken)
    {
        if(branchInsn->getOperation().getID() == e_jbe ||
           branchInsn->getOperation().getID() == e_jle)
        {
            tableSize++;
        }
    }
    else
    {
        if(branchInsn->getOperation().getID() == e_jnbe ||
           branchInsn->getOperation().getID() == e_jnle)
        {
            tableSize++;
        }
    }
    parsing_printf("\tmaxSwitch set to %d\n", tableSize);
    tableStride = img->getAddressWidth();
    std::set<Expression::Ptr> tableInsnReadAddr;
    tableInsn->getMemoryReadOperands(tableInsnReadAddr);
    if(tableStride == 8)
    {
        static Immediate::Ptr four(new Immediate(Result(u8, 4)));
        static BinaryFunction::funcT::Ptr multiplier(new BinaryFunction::multResult());
        static Expression::Ptr dummy(new DummyExpr());
        static BinaryFunction::Ptr scaleCheck(new BinaryFunction(four, dummy, u64, multiplier));
        for(std::set<Expression::Ptr>::const_iterator curExpr = tableInsnReadAddr.begin();
            curExpr != tableInsnReadAddr.end();
            ++curExpr)
        {
            if((*curExpr)->isUsed(scaleCheck))
            {
                tableSize = tableSize >> 1;
                parsing_printf("\tmaxSwitch revised to %d\n",tableSize);
            }
        }
    }
    return true;
}

Instruction::Ptr IA_IAPI::curInsn() const
{
    return curInsnIter->second;
}

bool IA_IAPI::isLeave() const
{
    return curInsn() &&
            (curInsn()->getOperation().getID() == e_leave);
}

bool IA_IAPI::isDelaySlot() const
{
#if defined(arch_sparc)
    assert(!"Implement delay slots on SPARC!");
#endif
    return false;
}

Instruction::Ptr IA_IAPI::getInstruction()
{
    return curInsn();
}

bool IA_IAPI::isRealCall() const
{
    if(getCFT() == getNextAddr())
    {
        parsing_printf("... getting PC\n");
        return false;
    }
    if(!img->isValidAddress(getCFT()))
    {
        return false;
    }

    return (!isThunk());
}

bool IA_IAPI::isThunk() const {
    Address targetAddr = getCFT();
  // Before we go a-wandering, check the target
    if (!img->isValidAddress(targetAddr))
  {
      parsing_printf("... Call to 0x%lx is invalid (outside code or data)\n",
                     targetAddr);
      return false;
  }
  std::map<Address,bool>::const_iterator foundCachedThunkInfo = thunkAtTarget.find(targetAddr);
  if(foundCachedThunkInfo != thunkAtTarget.end())
  {
      return foundCachedThunkInfo->second;
  }

  const unsigned char *target =
          (const unsigned char *)img->getPtrToInstruction(targetAddr);
  // We're decoding two instructions: possible move and possible return.
  // Check for move from the stack pointer followed by a return.
  dyn_detail::boost::shared_ptr<Dyninst::InstructionAPI::InstructionDecoder> targetChecker =
          makeDecoder(img->getArch(), target, 2 * maxInstructionLength);
  targetChecker->setMode(img->getAddressWidth() == 8);
  Instruction::Ptr thunkFirst = targetChecker->decode();
  Instruction::Ptr thunkSecond = targetChecker->decode();
  parsing_printf("... checking call target for thunk, insns are %s, %s\n", thunkFirst->format().c_str(),
		 thunkSecond->format().c_str());
  if(thunkFirst && (thunkFirst->getOperation().getID() == e_mov))
    {
        if(thunkFirst->isRead(stackPtr))
        {
            parsing_printf("... checking second insn\n");
            if(!thunkSecond) {
                parsing_printf("...no second insn\n");
                thunkAtTarget[targetAddr] = false;
                return false;
            }
            if(thunkSecond->getCategory() != c_ReturnInsn)
            {
                parsing_printf("...insn %s not a return\n", thunkSecond->format().c_str());
                thunkAtTarget[targetAddr] = false;
                return false;
            }
            thunkAtTarget[targetAddr] = true;
            return true;
        }
    }
    parsing_printf("... real call found\n");
    thunkAtTarget[targetAddr] = false;
    return false;
}

std::map<Address, bool> IA_IAPI::thunkAtTarget;

bool IA_IAPI::isConditional() const
{
    return curInsn()->allowsFallThrough();
}

bool IA_IAPI::simulateJump() const
{
    // TODO: we don't simulate jumps on x86 architectures; add logic as we need it.                
    return false;
}

Address IA_IAPI::getCFT() const
{
    if(validCFT) return cachedCFT;
    Expression::Ptr callTarget = curInsn()->getControlFlowTarget();
        // FIXME: templated bind(),dammit!
    callTarget->bind(thePC.get(), Result(s64, current));
    parsing_printf("%s[%d]: binding PC in %s to 0x%x...", FILE__, __LINE__,
                   curInsn()->format().c_str(), current);
    Result actualTarget = callTarget->eval();
    if(actualTarget.defined)
    {
        cachedCFT = actualTarget.convert<Address>();
        parsing_printf("SUCCESS (CFT=0x%x)\n", cachedCFT);
    }
    else
    {
        cachedCFT = 0;
        parsing_printf("FAIL (CFT=0x%x)\n", cachedCFT);
    }
    validCFT = true;
    return cachedCFT;
}

bool IA_IAPI::isRelocatable(InstrumentableLevel lvl) const
{
    if(curInsn() && (curInsn()->getCategory() == c_CallInsn))
    {
        if(!isDynamicCall())
        {
            if(!img->isValidAddress(getCFT()))
            {
                parsing_printf("... Call to 0x%lx is invalid (outside code or data)\n",
                               getCFT());
                return false;
            }
        }
    }
    if(lvl == HAS_BR_INDIR)
    {
        return false;
    }
    return true;
}
bool IA_IAPI::isTailCall(unsigned int) const
{
    if(tailCall.first) {
        parsing_printf("\tReturning cached tail call check result: %d\n", tailCall.second);
        return tailCall.second;
    }
    tailCall.first = true;
    if(allInsns.size() < 2) {
        tailCall.second = false;
        parsing_printf("\tindirect jump with too few insns, not a tail call\n");
        return tailCall.second;
    }
    if(curInsn()->getCategory() == c_BranchInsn ||
       curInsn()->getCategory() == c_CallInsn)
    {
        if(curInsn()->getCategory() == c_BranchInsn)
        {
            if(img->findFuncByEntry(getCFT()))
            {
                parsing_printf("\tjump to 0x%lx, TAIL CALL\n", getCFT());
                tailCall.second = true;
                return tailCall.second;
            }
        }
        std::map<Address, Instruction::Ptr>::const_iterator prevIter =
                allInsns.find(current);
        --prevIter;
        Instruction::Ptr prevInsn = prevIter->second;
        if(prevInsn->getOperation().getID() == e_leave)
        {
            parsing_printf("\tprev insn was leave, TAIL CALL\n");
            tailCall.second = true;
            return tailCall.second;
        }
        if(prevInsn->getOperation().getID() == e_pop)
        {
            if(prevInsn->isWritten(framePtr))
            {
                parsing_printf("\tprev insn was %s, TAIL CALL\n", prevInsn->format().c_str());
                tailCall.second = true;
                return tailCall.second;
            }
            parsing_printf("\tprev insn was %s, not tail call\n", prevInsn->format().c_str());
        }
    }
    tailCall.second = false;
    return tailCall.second;
}

bool IA_IAPI::checkEntry() const
{
    if(curInsn()->getCategory() == c_BranchInsn)
    {
        // Indirect branches are okay; 
        if(!curInsn()->allowsFallThrough() && getCFT())
        {
            return false;
        }
    }
    if(curInsn()->getCategory() == c_ReturnInsn)
    {
        return false;
    }
    // We don't consider linkage snippets "functions".
    dictionary_hash<Address, std::string> *pltFuncs = img->getPltFuncs();
    if (pltFuncs && pltFuncs->defines(getAddr())) 
    {
        return false;
    }

    return true;
}

bool IA_IAPI::savesFP() const
{
    if(curInsn()->getOperation().getID() == e_push)
    {
        return(curInsn()->isRead(framePtr));
    }
    return false;
}

bool IA_IAPI::isStackFramePreamble(int& /*frameSize*/) const
{
    if(savesFP())
    {
        dyn_detail::boost::shared_ptr<InstructionDecoder> tmp(dec);
        std::vector<Instruction::Ptr> nextTwoInsns;
        nextTwoInsns.push_back(tmp->decode());
        nextTwoInsns.push_back(tmp->decode());
        if(isFrameSetupInsn(nextTwoInsns[0]) ||
            isFrameSetupInsn(nextTwoInsns[1]))
        {
            return true;
        }
    }
    return false;
}

InstrumentableLevel IA_IAPI::getInstLevel(unsigned int num_insns) const
{
    InstrumentableLevel ret = InstructionAdapter::getInstLevel( num_insns);
/*    if(ret == HAS_BR_INDIR && isIPRelativeBranch())
    {
        return NORMAL;
}*/
    return ret;
}

        
bool IA_IAPI::cleansStack() const
{
    return (curInsn()->getCategory() == c_ReturnInsn) &&
            curInsn()->getOperand(0).getValue();

}

