Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/17.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Lab2 -c Ver2 --vector_source="C:/Users/stens/Documents/NTNU/TFE4205/Lab2/Waveform1.vwf" --testbench_file="C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim/Waveform1.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Jan 22 13:33:32 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Lab2 -c Ver2 --vector_source=C:/Users/stens/Documents/NTNU/TFE4205/Lab2/Waveform1.vwf --testbench_file=C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim/Waveform1.vwf.vht

RESULT_B[9]" in vector source file when writing test bench files

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim/" Lab2 -c Ver2

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Jan 22 13:33:33 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim/ Lab2 -c Ver2
Info (204019): Generated file Ver2_7_1200mv_85c_slow.vho in folder "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Ver2_7_1200mv_0c_slow.vho in folder "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Ver2_min_1200mv_0c_fast.vho in folder "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Ver2.vho in folder "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Ver2_7_1200mv_85c_vhd_slow.sdo in folder "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Ver2_7_1200mv_0c_vhd_slow.sdo in folder "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Ver2_min_1200mv_0c_vhd_fast.sdo in folder "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Ver2_vhd.sdo in folder "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 581 megabytes
    Info: Processing ended: Mon Jan 22 13:33:35 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim/Lab2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/17.1/modelsim_ase/win32aloem//vsim -c -do Lab2.do

Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do Lab2.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:35 on Jan 22,2018
# vcom -work work Ver2.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity StudentDesign
# -- Compiling architecture structure of StudentDesign
# End time: 13:33:35 on Jan 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:35 on Jan 22,2018
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StudentDesign_vhd_vec_tst
# -- Compiling architecture StudentDesign_arch of StudentDesign_vhd_vec_tst
# End time: 13:33:35 on Jan 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -sdfmax StudentDesign_vhd_vec_tst/i1=Ver2_vhd.sdo -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.StudentDesign_vhd_vec_tst 
# Start time: 13:33:36 on Jan 22,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.studentdesign_vhd_vec_tst(studentdesign_arch)
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.studentdesign(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading instances from Ver2_vhd.sdo
# Loading timing data from Ver2_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /studentdesign_vhd_vec_tst File: Waveform1.vwf.vht
# after#33

# End time: 13:33:36 on Jan 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/stens/Documents/NTNU/TFE4205/Lab2/Waveform1.vwf...

Reading C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim/Lab2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/stens/Documents/NTNU/TFE4205/Lab2/simulation/qsim/Lab2_20180122133337.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.