================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Aug 31 13:40:19 UTC 2025
    * Version:         2022.2 (Build 3779808 on Feb 17 2023)
    * Project:         bfs_motpe_fl_prj_p8
    * Solution:        solution (Vivado IP Flow Target)
    * Product family:  virtex7
    * Target device:   xc7vx485t-ffg1761-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     Flow_RuntimeOptimized
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              626
FF:               678
DSP:              1
BRAM:             4
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 5.275       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+----------+
| Name                             | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source   |
+----------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+----------+
| inst                             | 626 | 678 | 1   | 4    |      |     |        |      |         |          |          |
|   (inst)                         | 515 | 640 |     |      |      |     |        |      |         |          |          |
|   mul_7ns_9ns_15_1_1_U3          |     |     | 1   |      |      |     |        |      |         |          |          |
|     bind_op mul                  |     |     |     |      |      |     |        | auto | 0       | mul_ln48 | bfs.c:48 |
|   mux_21_64_1_1_U1               | 4   |     |     |      |      |     |        |      |         |          |          |
|   mux_21_64_1_1_U2               | 32  |     |     |      |      |     |        |      |         |          |          |
|   mux_21_64_1_1_U5               | 64  |     |     |      |      |     |        |      |         |          |          |
|   queue_1_U                      |     |     |     | 2    |      |     |        |      |         |          |          |
|     bind_storage ram_1wnr        |     |     |     |      |      |     | yes    | bram | 1       | queue_1  | bfs.c:17 |
|   queue_U                        |     |     |     | 2    |      |     |        |      |         |          |          |
|     bind_storage ram_1wnr        |     |     |     |      |      |     | yes    | bram | 1       | queue    | bfs.c:17 |
|   urem_7ns_3ns_7_11_seq_1_U4     | 11  | 38  |     |      |      |     |        |      |         |          |          |
|     (urem_7ns_3ns_7_11_seq_1_U4) | 1   | 10  |     |      |      |     |        |      |         |          |          |
+----------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+----------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.21%  | OK     |
| FD                                                        | 50%       | 0.11%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.04%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.19%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.12%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 5692      | 15     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN              | ENDPOINT PIN                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                             |                             |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.725 | tmp_2_reg_1036_reg[3]/C     | tmp_4_reg_1099_reg[0]/D     |            5 |         18 |          5.222 |          3.108 |        2.114 |
| Path2 | 4.725 | tmp_2_reg_1036_reg[3]/C     | tmp_4_reg_1099_reg[0]_rep/D |            5 |         18 |          5.222 |          3.108 |        2.114 |
| Path3 | 7.406 | tmp_4_reg_1099_reg[0]_rep/C | add_ln48_reg_1139_reg[62]/D |           18 |        128 |          2.602 |          1.617 |        0.985 |
| Path4 | 7.459 | tmp_4_reg_1099_reg[0]_rep/C | add_ln48_reg_1139_reg[58]/D |           17 |        128 |          2.549 |          1.564 |        0.985 |
| Path5 | 7.460 | tmp_4_reg_1099_reg[0]_rep/C | add_ln48_reg_1139_reg[63]/D |           18 |        128 |          2.548 |          1.563 |        0.985 |
+-------+-------+-----------------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------+----------------------+
    | Path1 Cells                   | Primitive Type       |
    +-------------------------------+----------------------+
    | tmp_2_reg_1036_reg[3]         | FLOP_LATCH.flop.FDRE |
    | mul_7ns_9ns_15_1_1_U3_i_13    | LUT.others.LUT5      |
    | mul_7ns_9ns_15_1_1_U3_i_10    | LUT.others.LUT6      |
    | mul_7ns_9ns_15_1_1_U3_i_8     | LUT.others.LUT6      |
    | mul_7ns_9ns_15_1_1_U3_i_1     | LUT.others.LUT6      |
    | mul_7ns_9ns_15_1_1_U3/dout__0 | MULT.dsp.DSP48E1     |
    | tmp_4_reg_1099_reg[0]         | FLOP_LATCH.flop.FDRE |
    +-------------------------------+----------------------+

    +-------------------------------+----------------------+
    | Path2 Cells                   | Primitive Type       |
    +-------------------------------+----------------------+
    | tmp_2_reg_1036_reg[3]         | FLOP_LATCH.flop.FDRE |
    | mul_7ns_9ns_15_1_1_U3_i_13    | LUT.others.LUT5      |
    | mul_7ns_9ns_15_1_1_U3_i_10    | LUT.others.LUT6      |
    | mul_7ns_9ns_15_1_1_U3_i_8     | LUT.others.LUT6      |
    | mul_7ns_9ns_15_1_1_U3_i_1     | LUT.others.LUT6      |
    | mul_7ns_9ns_15_1_1_U3/dout__0 | MULT.dsp.DSP48E1     |
    | tmp_4_reg_1099_reg[0]_rep     | FLOP_LATCH.flop.FDRE |
    +-------------------------------+----------------------+

    +---------------------------------+----------------------+
    | Path3 Cells                     | Primitive Type       |
    +---------------------------------+----------------------+
    | tmp_4_reg_1099_reg[0]_rep       | FLOP_LATCH.flop.FDRE |
    | mux_21_64_1_1_U5_i_128          | LUT.others.LUT3      |
    | mux_21_64_1_1_U5/dout[0]_INST_0 | LUT.others.LUT3      |
    | add_ln48_reg_1139_reg[4]_i_1    | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[8]_i_1    | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[12]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[16]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[20]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[24]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[28]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[32]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[36]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[40]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[44]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[48]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[52]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[56]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[60]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[63]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[62]       | FLOP_LATCH.flop.FDRE |
    +---------------------------------+----------------------+

    +---------------------------------+----------------------+
    | Path4 Cells                     | Primitive Type       |
    +---------------------------------+----------------------+
    | tmp_4_reg_1099_reg[0]_rep       | FLOP_LATCH.flop.FDRE |
    | mux_21_64_1_1_U5_i_128          | LUT.others.LUT3      |
    | mux_21_64_1_1_U5/dout[0]_INST_0 | LUT.others.LUT3      |
    | add_ln48_reg_1139_reg[4]_i_1    | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[8]_i_1    | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[12]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[16]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[20]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[24]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[28]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[32]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[36]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[40]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[44]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[48]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[52]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[56]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[60]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[58]       | FLOP_LATCH.flop.FDRE |
    +---------------------------------+----------------------+

    +---------------------------------+----------------------+
    | Path5 Cells                     | Primitive Type       |
    +---------------------------------+----------------------+
    | tmp_4_reg_1099_reg[0]_rep       | FLOP_LATCH.flop.FDRE |
    | mux_21_64_1_1_U5_i_128          | LUT.others.LUT3      |
    | mux_21_64_1_1_U5/dout[0]_INST_0 | LUT.others.LUT3      |
    | add_ln48_reg_1139_reg[4]_i_1    | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[8]_i_1    | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[12]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[16]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[20]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[24]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[28]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[32]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[36]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[40]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[44]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[48]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[52]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[56]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[60]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[63]_i_1   | CARRY.others.CARRY4  |
    | add_ln48_reg_1139_reg[63]       | FLOP_LATCH.flop.FDRE |
    +---------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/bfs_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/bfs_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/bfs_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/bfs_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/bfs_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/bfs_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


