
*** Running vivado
    with args -log pleasework_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pleasework_wrapper.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Dec  1 15:16:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source pleasework_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/Xilinx/2025.1/Vivado/data/ip'.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design /home/ugrad/aldenb/group-work/12.01.25/12.01.25.srcs/sources_1/bd/pleasework/pleasework.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 pleasework_util_vector_logic_0_0
pleasework_xlconstant_0_0
Command: synth_design -top pleasework_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2102993
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.957 ; gain = 146.688 ; free physical = 12933 ; free virtual = 37476
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pleasework_wrapper' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/hdl/pleasework_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'pleasework' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:13]
INFO: [Synth 8-6157] synthesizing module 'pleasework_axi_bram_ctrl_0_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pleasework_axi_bram_ctrl_0_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pleasework_blk_mem_gen_0_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pleasework_blk_mem_gen_0_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'pleasework_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:150]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'pleasework_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:150]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'pleasework_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:150]
INFO: [Synth 8-6157] synthesizing module 'pleasework_picorv32_axi_0_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_picorv32_axi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pleasework_picorv32_axi_0_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_picorv32_axi_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'pcpi_valid' of module 'pleasework_picorv32_axi_0_0' is unconnected for instance 'picorv32_axi_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:165]
WARNING: [Synth 8-7071] port 'pcpi_insn' of module 'pleasework_picorv32_axi_0_0' is unconnected for instance 'picorv32_axi_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:165]
WARNING: [Synth 8-7071] port 'pcpi_rs1' of module 'pleasework_picorv32_axi_0_0' is unconnected for instance 'picorv32_axi_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:165]
WARNING: [Synth 8-7071] port 'pcpi_rs2' of module 'pleasework_picorv32_axi_0_0' is unconnected for instance 'picorv32_axi_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:165]
WARNING: [Synth 8-7071] port 'eoi' of module 'pleasework_picorv32_axi_0_0' is unconnected for instance 'picorv32_axi_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:165]
WARNING: [Synth 8-7071] port 'trace_valid' of module 'pleasework_picorv32_axi_0_0' is unconnected for instance 'picorv32_axi_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:165]
WARNING: [Synth 8-7071] port 'trace_data' of module 'pleasework_picorv32_axi_0_0' is unconnected for instance 'picorv32_axi_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:165]
WARNING: [Synth 8-7023] instance 'picorv32_axi_0' of module 'pleasework_picorv32_axi_0_0' has 32 connections declared, but only 25 given [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:165]
INFO: [Synth 8-6157] synthesizing module 'pleasework_proc_sys_reset_0_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pleasework_proc_sys_reset_0_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pleasework_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:191]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pleasework_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:191]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pleasework_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:191]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'pleasework_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:191]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'pleasework_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:191]
INFO: [Synth 8-6157] synthesizing module 'pleasework_smartconnect_0_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pleasework_smartconnect_0_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_smartconnect_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'S01_AXI_bresp' of module 'pleasework_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:198]
WARNING: [Synth 8-7071] port 'S01_AXI_rresp' of module 'pleasework_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:198]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'pleasework_smartconnect_0_0' has 79 connections declared, but only 77 given [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:198]
INFO: [Synth 8-6157] synthesizing module 'pleasework_util_vector_logic_0_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pleasework_util_vector_logic_0_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pleasework_vio_0_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pleasework_vio_0_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_vio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pleasework_xlconstant_0_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_xlconstant_0_0/synth/pleasework_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'pleasework_xlconstant_0_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_xlconstant_0_0/synth/pleasework_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pleasework_zynq_ultra_ps_e_0_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pleasework_zynq_ultra_ps_e_0_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/realtime/pleasework_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pleasework' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pleasework_wrapper' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/hdl/pleasework_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:280]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_vector_logic_0'. This will prevent further optimization [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:276]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'picorv32_axi_0'. This will prevent further optimization [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/synth/pleasework.v:165]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2967.895 ; gain = 226.625 ; free physical = 12861 ; free virtual = 37381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2973.832 ; gain = 232.562 ; free physical = 12860 ; free virtual = 37380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2973.832 ; gain = 232.562 ; free physical = 12860 ; free virtual = 37380
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.832 ; gain = 0.000 ; free physical = 12860 ; free virtual = 37380
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_zynq_ultra_ps_e_0_0/pleasework_zynq_ultra_ps_e_0_0/pleasework_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'pleasework_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_zynq_ultra_ps_e_0_0/pleasework_zynq_ultra_ps_e_0_0/pleasework_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'pleasework_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_proc_sys_reset_0_0/pleasework_proc_sys_reset_0_0/pleasework_proc_sys_reset_0_0_in_context.xdc] for cell 'pleasework_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_proc_sys_reset_0_0/pleasework_proc_sys_reset_0_0/pleasework_proc_sys_reset_0_0_in_context.xdc] for cell 'pleasework_i/proc_sys_reset_0'
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_smartconnect_0_0/pleasework_smartconnect_0_0/pleasework_smartconnect_0_0_in_context.xdc] for cell 'pleasework_i/smartconnect_0'
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_smartconnect_0_0/pleasework_smartconnect_0_0/pleasework_smartconnect_0_0_in_context.xdc] for cell 'pleasework_i/smartconnect_0'
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_axi_bram_ctrl_0_0/pleasework_axi_bram_ctrl_0_0/pleasework_axi_bram_ctrl_0_0_in_context.xdc] for cell 'pleasework_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_axi_bram_ctrl_0_0/pleasework_axi_bram_ctrl_0_0/pleasework_axi_bram_ctrl_0_0_in_context.xdc] for cell 'pleasework_i/axi_bram_ctrl_0'
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_blk_mem_gen_0_0/pleasework_blk_mem_gen_0_0/pleasework_blk_mem_gen_0_0_in_context.xdc] for cell 'pleasework_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_blk_mem_gen_0_0/pleasework_blk_mem_gen_0_0/pleasework_blk_mem_gen_0_0_in_context.xdc] for cell 'pleasework_i/blk_mem_gen_0'
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_vio_0_0/pleasework_vio_0_0/pleasework_vio_0_0_in_context.xdc] for cell 'pleasework_i/vio_0'
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_vio_0_0/pleasework_vio_0_0/pleasework_vio_0_0_in_context.xdc] for cell 'pleasework_i/vio_0'
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_util_vector_logic_0_0/pleasework_util_vector_logic_0_0/pleasework_util_vector_logic_0_0_in_context.xdc] for cell 'pleasework_i/util_vector_logic_0'
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_util_vector_logic_0_0/pleasework_util_vector_logic_0_0/pleasework_util_vector_logic_0_0_in_context.xdc] for cell 'pleasework_i/util_vector_logic_0'
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_picorv32_axi_0_0/pleasework_picorv32_axi_0_0/pleasework_picorv32_axi_0_0_in_context.xdc] for cell 'pleasework_i/picorv32_axi_0'
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/pleasework/ip/pleasework_picorv32_axi_0_0/pleasework_picorv32_axi_0_0/pleasework_picorv32_axi_0_0_in_context.xdc] for cell 'pleasework_i/picorv32_axi_0'
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.484 ; gain = 0.000 ; free physical = 12848 ; free virtual = 37365
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.520 ; gain = 0.000 ; free physical = 12850 ; free virtual = 37367
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pleasework_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3021.520 ; gain = 280.250 ; free physical = 12840 ; free virtual = 37357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3029.488 ; gain = 288.219 ; free physical = 12840 ; free virtual = 37357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3029.488 ; gain = 288.219 ; free physical = 12840 ; free virtual = 37357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3029.488 ; gain = 288.219 ; free physical = 12839 ; free virtual = 37357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3029.488 ; gain = 288.219 ; free physical = 12807 ; free virtual = 37413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3676.129 ; gain = 934.859 ; free physical = 12296 ; free virtual = 36864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3676.129 ; gain = 934.859 ; free physical = 12296 ; free virtual = 36864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3686.145 ; gain = 944.875 ; free physical = 12285 ; free virtual = 36853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3860.957 ; gain = 1119.688 ; free physical = 12123 ; free virtual = 36691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3860.957 ; gain = 1119.688 ; free physical = 12123 ; free virtual = 36691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3860.957 ; gain = 1119.688 ; free physical = 12123 ; free virtual = 36691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3860.957 ; gain = 1119.688 ; free physical = 12123 ; free virtual = 36691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3860.957 ; gain = 1119.688 ; free physical = 12123 ; free virtual = 36691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3860.957 ; gain = 1119.688 ; free physical = 12123 ; free virtual = 36691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |pleasework_axi_bram_ctrl_0_0     |         1|
|2     |pleasework_blk_mem_gen_0_0       |         1|
|3     |pleasework_picorv32_axi_0_0      |         1|
|4     |pleasework_proc_sys_reset_0_0    |         1|
|5     |pleasework_smartconnect_0_0      |         1|
|6     |pleasework_util_vector_logic_0_0 |         1|
|7     |pleasework_vio_0_0               |         1|
|8     |pleasework_zynq_ultra_ps_e_0_0   |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |pleasework_axi_bram_ctrl_0     |     1|
|2     |pleasework_blk_mem_gen_0       |     1|
|3     |pleasework_picorv32_axi_0      |     1|
|4     |pleasework_proc_sys_reset_0    |     1|
|5     |pleasework_smartconnect_0      |     1|
|6     |pleasework_util_vector_logic_0 |     1|
|7     |pleasework_vio_0               |     1|
|8     |pleasework_zynq_ultra_ps_e_0   |     1|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3860.957 ; gain = 1119.688 ; free physical = 12123 ; free virtual = 36691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3860.957 ; gain = 1072.000 ; free physical = 12125 ; free virtual = 36693
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3860.957 ; gain = 1119.688 ; free physical = 12125 ; free virtual = 36693
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3860.957 ; gain = 0.000 ; free physical = 12125 ; free virtual = 36693
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3860.957 ; gain = 0.000 ; free physical = 12339 ; free virtual = 36860
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7db5d04c
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 3860.957 ; gain = 2093.836 ; free physical = 12337 ; free virtual = 36859
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2907.420; main = 2684.669; forked = 249.302
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5422.770; main = 3836.148; forked = 1586.621
WARNING: [HDF 64-28] Could not delete directory /home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/.Xil/Vivado-2102904-cs730-test4.bu.edu/design.hdf
INFO: [Common 17-1381] The checkpoint '/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/synth_1/pleasework_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file pleasework_wrapper_utilization_synth.rpt -pb pleasework_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  1 15:17:41 2025...
